Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Oct  4 11:00:52 2022
| Host         : DESKTOP-FA8ORVD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file q1_timing_summary_routed.rpt -pb q1_timing_summary_routed.pb -rpx q1_timing_summary_routed.rpx -warn_on_violation
| Design       : q1
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: btnC (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.500ns  (logic 5.123ns (48.791%)  route 5.377ns (51.209%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           2.298     3.761    sw_IBUF[2]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.885 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.079     6.965    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.500 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.500    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.241ns  (logic 5.088ns (49.680%)  route 5.153ns (50.320%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.069     3.522    sw_IBUF[0]
    SLICE_X33Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.646 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.084     6.730    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.241 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.241    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.084ns  (logic 5.105ns (50.625%)  route 4.979ns (49.375%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           2.087     3.537    sw_IBUF[6]
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.124     3.661 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.892     6.553    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.084 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.084    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.990ns  (logic 5.114ns (51.198%)  route 4.875ns (48.802%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.079     3.540    sw_IBUF[1]
    SLICE_X33Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.664 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.796     6.460    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.990 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.990    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.963ns  (logic 5.094ns (51.132%)  route 4.869ns (48.868%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           2.299     3.765    sw_IBUF[5]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.889 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.570     6.459    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.963 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.963    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.829ns  (logic 5.095ns (51.831%)  route 4.735ns (48.169%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           1.808     3.259    sw_IBUF[4]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.383 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.927     6.309    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.829 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.829    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.670ns  (logic 5.108ns (52.824%)  route 4.562ns (47.176%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           1.777     3.225    sw_IBUF[3]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.349 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.785     6.134    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.670 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.670    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.947ns  (logic 3.959ns (66.568%)  route 1.988ns (33.432%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_onehot_a_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_onehot_a_reg[0]/Q
                         net (fo=5, routed)           1.988     2.444    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.947 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.947    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_a_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.930ns  (logic 4.104ns (69.208%)  route 1.826ns (30.792%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_onehot_a_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FSM_onehot_a_reg[1]/Q
                         net (fo=1, routed)           1.826     2.245    an_OBUF[2]
    W4                   OBUF (Prop_obuf_I_O)         3.685     5.930 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.930    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.660ns  (logic 3.955ns (69.875%)  route 1.705ns (30.125%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_onehot_a_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_onehot_a_reg[0]/Q
                         net (fo=5, routed)           1.705     2.161    an_OBUF[0]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.660 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.660    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_a_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_onehot_a_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_a_reg[0]/Q
                         net (fo=5, routed)           0.079     0.220    an_OBUF[0]
    SLICE_X65Y27         FDRE                                         r  FSM_onehot_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_a_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_onehot_a_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_a_reg[0]/Q
                         net (fo=5, routed)           0.139     0.280    an_OBUF[0]
    SLICE_X65Y27         FDRE                                         r  FSM_onehot_a_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_a_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_onehot_a_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  FSM_onehot_a_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    an_OBUF[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  FSM_onehot_a[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    a[0]
    SLICE_X65Y27         FDRE                                         r  FSM_onehot_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_a_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.365ns (82.951%)  route 0.281ns (17.049%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_onehot_a_reg[1]_lopt_replica/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_a_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.281     0.422    FSM_onehot_a_reg[1]_lopt_replica_1
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.645 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.645    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.341ns (78.832%)  route 0.360ns (21.168%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_onehot_a_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_a_reg[0]/Q
                         net (fo=5, routed)           0.360     0.501    an_OBUF[0]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.701 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.701    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_a_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.393ns (78.880%)  route 0.373ns (21.120%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_onehot_a_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_a_reg[1]/Q
                         net (fo=1, routed)           0.373     0.501    an_OBUF[2]
    W4                   OBUF (Prop_obuf_I_O)         1.265     1.766 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.766    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.345ns (73.891%)  route 0.475ns (26.109%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  FSM_onehot_a_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_a_reg[0]/Q
                         net (fo=5, routed)           0.475     0.616    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     1.820 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.820    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.180ns  (logic 1.485ns (46.679%)  route 1.696ns (53.321%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.987     1.221    sw_IBUF[5]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.266 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.709     1.975    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.180 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.180    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.210ns  (logic 1.498ns (46.669%)  route 1.712ns (53.331%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.825     1.041    sw_IBUF[3]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.086 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.887     1.974    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.210 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.210    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.282ns  (logic 1.485ns (45.235%)  route 1.798ns (54.765%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.850     1.069    sw_IBUF[4]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.114 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.948     2.061    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.282 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.282    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





