$date
	Sat Oct  4 11:45:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module one_hot_counter_tb $end
$var wire 8 ! count [7:0] $end
$var parameter 32 " WIDTH $end
$var reg 1 # clk $end
$var reg 1 $ rst_n $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ rst_n $end
$var parameter 32 % WIDTH $end
$var reg 8 & count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 %
b1000 "
$end
#0
$dumpvars
b1 &
0$
0#
b1 !
$end
#5
1#
#10
0#
#15
1#
#20
0#
#25
1#
#30
0#
#35
1#
#40
0#
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
1$
#105
b10 !
b10 &
1#
#110
0#
#115
b100 !
b100 &
1#
#120
0#
#125
b1000 !
b1000 &
1#
#130
0#
#135
b10000 !
b10000 &
1#
#140
0#
#145
b100000 !
b100000 &
1#
#150
0#
#155
b1000000 !
b1000000 &
1#
#160
0#
#165
b10000000 !
b10000000 &
1#
#170
0#
#175
b1 !
b1 &
1#
#180
0#
#185
b10 !
b10 &
1#
#190
0#
#195
b100 !
b100 &
1#
#200
0#
#205
b1000 !
b1000 &
1#
#210
0#
#215
b10000 !
b10000 &
1#
#220
0#
#225
b100000 !
b100000 &
1#
#230
0#
#235
b1000000 !
b1000000 &
1#
#240
0#
#245
b10000000 !
b10000000 &
1#
#250
0#
#255
b1 !
b1 &
1#
#260
0#
#265
b10 !
b10 &
1#
#270
0#
#275
b100 !
b100 &
1#
#280
0#
#285
b1000 !
b1000 &
1#
