<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:48.019+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.984+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.982+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241:18)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.981+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241:18)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.979+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241:18)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.977+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241:18)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.976+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.974+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.972+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.971+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.969+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.967+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.966+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.964+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.963+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.961+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.959+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.958+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.956+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[0][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241:18)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.955+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[1][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241:18)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.953+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'output_reg[2][3].1' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241:18)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-10T21:11:47.951+0900" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
