process ReadExampleRUFileAndCreateDigis = {
    
    include "DQM/SiStripCommon/data/MessageLogger.cfi"
    
    include "IORawData/SiStripInputSources/data/ExampleRUFile.cfi"
    replace TBRUInputSource.maxEvents = 10
    
    include "IORawData/SiStripInputSources/data/FEDRawDataAnalyzer.cfi"
    replace FedAnalyzer.pause_us = 0
    
    path p = { FedAnalyzer }
    
}
