

================================================================
== Vitis HLS Report for 'uz_FOC_sample'
================================================================
* Date:           Wed Jun 29 10:55:55 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        FOC_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.325 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       58|       97| 0.580 us | 0.970 us |   59|   98|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_uz_FOC_SpaceVector_Limitation_1_fu_265  |uz_FOC_SpaceVector_Limitation_1  |       30|       69| 0.300 us | 0.690 us |   30|   69|   none  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%output_volts_q_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_volts_q"   --->   Operation 30 'read' 'output_volts_q_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%output_volts_d_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_volts_d"   --->   Operation 31 'read' 'output_volts_d_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%omega_el_rad_per_sec_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %omega_el_rad_per_sec"   --->   Operation 32 'read' 'omega_el_rad_per_sec_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%V_dc_volts_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %V_dc_volts"   --->   Operation 33 'read' 'V_dc_volts_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%i_actual_Ampere_read = read i96 @_ssdm_op_Read.s_axilite.i96, i96 %i_actual_Ampere"   --->   Operation 34 'read' 'i_actual_Ampere_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%i_reference_Ampere_read = read i96 @_ssdm_op_Read.s_axilite.i96, i96 %i_reference_Ampere"   --->   Operation 35 'read' 'i_reference_Ampere_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = trunc i96 %i_reference_Ampere_read"   --->   Operation 36 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %i_reference_Ampere_read, i32, i32"   --->   Operation 37 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_49 = trunc i96 %i_actual_Ampere_read"   --->   Operation 38 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %i_actual_Ampere_read, i32, i32"   --->   Operation 39 'partselect' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%self_read = read i256 @_ssdm_op_Read.s_axilite.i256P, i256 %self" [foc/uz_FOC.c:31]   --->   Operation 40 'read' 'self_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%Controller_id_read = read i160 @_ssdm_op_Read.s_axilite.i160P, i160 %Controller_id" [foc/uz_FOC.c:31]   --->   Operation 41 'read' 'Controller_id_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%Controller_iq_read = read i160 @_ssdm_op_Read.s_axilite.i160P, i160 %Controller_iq" [foc/uz_FOC.c:31]   --->   Operation 42 'read' 'Controller_iq_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_FOC.c:58->foc/uz_FOC.c:31]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_FOC.c:59->foc/uz_FOC.c:31]   --->   Operation 44 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i160 %Controller_id_read" [foc/uz_FOC.c:60->foc/uz_FOC.c:31]   --->   Operation 45 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i160 %Controller_iq_read" [foc/uz_FOC.c:61->foc/uz_FOC.c:31]   --->   Operation 46 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_FOC.c:64->foc/uz_FOC.c:31]   --->   Operation 47 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_FOC.c:64->foc/uz_FOC.c:31]   --->   Operation 48 'partselect' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 49 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 50 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.84ns)   --->   "%icmp_ln23_2 = icmp_ne  i8 %tmp_1, i8" [foc/uz_signals.c:23]   --->   Operation 51 'icmp' 'icmp_ln23_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.05ns)   --->   "%icmp_ln23_3 = icmp_eq  i23 %trunc_ln23_1, i23" [foc/uz_signals.c:23]   --->   Operation 52 'icmp' 'icmp_ln23_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 53 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 54 'partselect' 'trunc_ln23_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.84ns)   --->   "%icmp_ln23_4 = icmp_ne  i8 %tmp_4, i8" [foc/uz_signals.c:23]   --->   Operation 55 'icmp' 'icmp_ln23_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.05ns)   --->   "%icmp_ln23_5 = icmp_eq  i23 %trunc_ln23_3, i23" [foc/uz_signals.c:23]   --->   Operation 56 'icmp' 'icmp_ln23_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_FOC.c:65->foc/uz_FOC.c:31]   --->   Operation 57 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_FOC.c:65->foc/uz_FOC.c:31]   --->   Operation 58 'partselect' 'trunc_ln65_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 59 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 60 'partselect' 'trunc_ln23_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.84ns)   --->   "%icmp_ln23_8 = icmp_ne  i8 %tmp_16, i8" [foc/uz_signals.c:23]   --->   Operation 61 'icmp' 'icmp_ln23_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.05ns)   --->   "%icmp_ln23_9 = icmp_eq  i23 %trunc_ln23_5, i23" [foc/uz_signals.c:23]   --->   Operation 62 'icmp' 'icmp_ln23_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 63 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln23_7 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 64 'partselect' 'trunc_ln23_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.84ns)   --->   "%icmp_ln23_10 = icmp_ne  i8 %tmp_18, i8" [foc/uz_signals.c:23]   --->   Operation 65 'icmp' 'icmp_ln23_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.05ns)   --->   "%icmp_ln23_11 = icmp_eq  i23 %trunc_ln23_7, i23" [foc/uz_signals.c:23]   --->   Operation 66 'icmp' 'icmp_ln23_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %self_read, i32" [foc/uz_FOC.c:66->foc/uz_FOC.c:31]   --->   Operation 67 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_FOC.c:71->foc/uz_FOC.c:31]   --->   Operation 68 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_FOC.c:76->foc/uz_FOC.c:31]   --->   Operation 69 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %self_read, i32" [foc/uz_FOC.c:82->foc/uz_FOC.c:31]   --->   Operation 70 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i256 %self_read" [foc/uz_FOC.c:33]   --->   Operation 71 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln20_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %self_read, i32, i32" [foc/uz_linear_decoupling.c:20]   --->   Operation 72 'partselect' 'trunc_ln20_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %self_read, i32, i32" [foc/uz_linear_decoupling.c:20]   --->   Operation 73 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %self_read, i32, i32" [foc/uz_linear_decoupling.c:20]   --->   Operation 74 'partselect' 'trunc_ln20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_volts_d_read, i32, i32" [foc/uz_FOC.c:37]   --->   Operation 75 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i62 %trunc_ln5" [foc/uz_FOC.c:37]   --->   Operation 76 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%Dout_addr = getelementptr i32 %Dout, i64 %sext_ln37" [foc/uz_FOC.c:37]   --->   Operation 77 'getelementptr' 'Dout_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_volts_q_read, i32, i32" [foc/uz_FOC.c:38]   --->   Operation 78 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i62 %trunc_ln6" [foc/uz_FOC.c:38]   --->   Operation 79 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%Dout_addr_1 = getelementptr i32 %Dout, i64 %sext_ln38" [foc/uz_FOC.c:38]   --->   Operation 80 'getelementptr' 'Dout_addr_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%i_reference_Ampere_d = bitcast i32 %empty"   --->   Operation 81 'bitcast' 'i_reference_Ampere_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%i_reference_Ampere_q = bitcast i32 %p_cast"   --->   Operation 82 'bitcast' 'i_reference_Ampere_q' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%i_actual_Ampere_d = bitcast i32 %empty_49"   --->   Operation 83 'bitcast' 'i_actual_Ampere_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%i_actual_Ampere_q = bitcast i32 %p_cast3"   --->   Operation 84 'bitcast' 'i_actual_Ampere_q' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [4/4] (6.87ns)   --->   "%error_d = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d" [foc/uz_FOC.c:54->foc/uz_FOC.c:31]   --->   Operation 85 'fsub' 'error_d' <Predicate = true> <Delay = 6.87> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [4/4] (6.86ns)   --->   "%error_q = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q" [foc/uz_FOC.c:55->foc/uz_FOC.c:31]   --->   Operation 86 'fsub' 'error_q' <Predicate = true> <Delay = 6.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%config = bitcast i32 %trunc_ln3" [foc/uz_linear_decoupling.c:20]   --->   Operation 87 'bitcast' 'config' <Predicate = (trunc_ln33)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.35ns)   --->   "%xor_ln25 = xor i32 %p_cast3, i32" [foc/uz_linear_decoupling.c:25]   --->   Operation 88 'xor' 'xor_ln25' <Predicate = (trunc_ln33)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [3/3] (7.01ns)   --->   "%mul4_i_i = fmul i32 %i_actual_Ampere_d, i32 %config" [foc/uz_linear_decoupling.c:26]   --->   Operation 89 'fmul' 'mul4_i_i' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (7.30ns)   --->   "%Dout_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %Dout_addr, i32" [foc/uz_FOC.c:37]   --->   Operation 90 'writereq' 'Dout_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 91 [3/4] (6.43ns)   --->   "%error_d = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d" [foc/uz_FOC.c:54->foc/uz_FOC.c:31]   --->   Operation 91 'fsub' 'error_d' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [3/4] (6.43ns)   --->   "%error_q = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q" [foc/uz_FOC.c:55->foc/uz_FOC.c:31]   --->   Operation 92 'fsub' 'error_q' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%config_1 = bitcast i32 %trunc_ln20_1" [foc/uz_linear_decoupling.c:20]   --->   Operation 93 'bitcast' 'config_1' <Predicate = (trunc_ln33)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %xor_ln25" [foc/uz_linear_decoupling.c:25]   --->   Operation 94 'bitcast' 'bitcast_ln25' <Predicate = (trunc_ln33)> <Delay = 0.00>
ST_3 : Operation 95 [3/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %bitcast_ln25, i32 %config_1" [foc/uz_linear_decoupling.c:25]   --->   Operation 95 'fmul' 'mul1_i_i' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [2/3] (7.01ns)   --->   "%mul4_i_i = fmul i32 %i_actual_Ampere_d, i32 %config" [foc/uz_linear_decoupling.c:26]   --->   Operation 96 'fmul' 'mul4_i_i' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (7.30ns)   --->   "%Dout_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %Dout_addr_1, i32, i1 %Dout_addr_req" [foc/uz_FOC.c:38]   --->   Operation 97 'writereq' 'Dout_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 98 [2/4] (6.43ns)   --->   "%error_d = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d" [foc/uz_FOC.c:54->foc/uz_FOC.c:31]   --->   Operation 98 'fsub' 'error_d' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [2/4] (6.43ns)   --->   "%error_q = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q" [foc/uz_FOC.c:55->foc/uz_FOC.c:31]   --->   Operation 99 'fsub' 'error_q' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [2/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %bitcast_ln25, i32 %config_1" [foc/uz_linear_decoupling.c:25]   --->   Operation 100 'fmul' 'mul1_i_i' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/3] (7.01ns)   --->   "%mul4_i_i = fmul i32 %i_actual_Ampere_d, i32 %config" [foc/uz_linear_decoupling.c:26]   --->   Operation 101 'fmul' 'mul4_i_i' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 102 [1/4] (6.43ns)   --->   "%error_d = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d" [foc/uz_FOC.c:54->foc/uz_FOC.c:31]   --->   Operation 102 'fsub' 'error_d' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/4] (6.43ns)   --->   "%error_q = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q" [foc/uz_FOC.c:55->foc/uz_FOC.c:31]   --->   Operation 103 'fsub' 'error_q' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%config_2 = bitcast i32 %trunc_ln20_2" [foc/uz_linear_decoupling.c:20]   --->   Operation 104 'bitcast' 'config_2' <Predicate = (trunc_ln33)> <Delay = 0.00>
ST_5 : Operation 105 [1/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %bitcast_ln25, i32 %config_1" [foc/uz_linear_decoupling.c:25]   --->   Operation 105 'fmul' 'mul1_i_i' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [4/4] (6.87ns)   --->   "%add_i_i = fadd i32 %mul4_i_i, i32 %config_2" [foc/uz_linear_decoupling.c:26]   --->   Operation 106 'fadd' 'add_i_i' <Predicate = (trunc_ln33)> <Delay = 6.87> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast i32 %trunc_ln" [foc/uz_FOC.c:58->foc/uz_FOC.c:31]   --->   Operation 107 'bitcast' 'bitcast_ln58' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_6 : Operation 108 [3/3] (7.01ns)   --->   "%preIntegrator_d = fmul i32 %error_d, i32 %bitcast_ln58" [foc/uz_FOC.c:58->foc/uz_FOC.c:31]   --->   Operation 108 'fmul' 'preIntegrator_d' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %trunc_ln1" [foc/uz_FOC.c:59->foc/uz_FOC.c:31]   --->   Operation 109 'bitcast' 'bitcast_ln59' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_6 : Operation 110 [3/3] (7.01ns)   --->   "%preIntegrator_q = fmul i32 %error_q, i32 %bitcast_ln59" [foc/uz_FOC.c:59->foc/uz_FOC.c:31]   --->   Operation 110 'fmul' 'preIntegrator_q' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %trunc_ln60" [foc/uz_FOC.c:60->foc/uz_FOC.c:31]   --->   Operation 111 'bitcast' 'bitcast_ln60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [3/3] (7.01ns)   --->   "%P_sum_d = fmul i32 %error_d, i32 %bitcast_ln60" [foc/uz_FOC.c:60->foc/uz_FOC.c:31]   --->   Operation 112 'fmul' 'P_sum_d' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %trunc_ln61" [foc/uz_FOC.c:61->foc/uz_FOC.c:31]   --->   Operation 113 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [3/3] (7.01ns)   --->   "%P_sum_q = fmul i32 %error_q, i32 %bitcast_ln61" [foc/uz_FOC.c:61->foc/uz_FOC.c:31]   --->   Operation 114 'fmul' 'P_sum_q' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [3/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul4_i_i, i32 %config_2" [foc/uz_linear_decoupling.c:26]   --->   Operation 115 'fadd' 'add_i_i' <Predicate = (trunc_ln33)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 116 [2/3] (7.01ns)   --->   "%preIntegrator_d = fmul i32 %error_d, i32 %bitcast_ln58" [foc/uz_FOC.c:58->foc/uz_FOC.c:31]   --->   Operation 116 'fmul' 'preIntegrator_d' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [2/3] (7.01ns)   --->   "%preIntegrator_q = fmul i32 %error_q, i32 %bitcast_ln59" [foc/uz_FOC.c:59->foc/uz_FOC.c:31]   --->   Operation 117 'fmul' 'preIntegrator_q' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [2/3] (7.01ns)   --->   "%P_sum_d = fmul i32 %error_d, i32 %bitcast_ln60" [foc/uz_FOC.c:60->foc/uz_FOC.c:31]   --->   Operation 118 'fmul' 'P_sum_d' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [2/3] (7.01ns)   --->   "%P_sum_q = fmul i32 %error_q, i32 %bitcast_ln61" [foc/uz_FOC.c:61->foc/uz_FOC.c:31]   --->   Operation 119 'fmul' 'P_sum_q' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [2/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul4_i_i, i32 %config_2" [foc/uz_linear_decoupling.c:26]   --->   Operation 120 'fadd' 'add_i_i' <Predicate = (trunc_ln33)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 121 [1/3] (7.01ns)   --->   "%preIntegrator_d = fmul i32 %error_d, i32 %bitcast_ln58" [foc/uz_FOC.c:58->foc/uz_FOC.c:31]   --->   Operation 121 'fmul' 'preIntegrator_d' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/3] (7.01ns)   --->   "%preIntegrator_q = fmul i32 %error_q, i32 %bitcast_ln59" [foc/uz_FOC.c:59->foc/uz_FOC.c:31]   --->   Operation 122 'fmul' 'preIntegrator_q' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/3] (7.01ns)   --->   "%P_sum_d = fmul i32 %error_d, i32 %bitcast_ln60" [foc/uz_FOC.c:60->foc/uz_FOC.c:31]   --->   Operation 123 'fmul' 'P_sum_d' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/3] (7.01ns)   --->   "%P_sum_q = fmul i32 %error_q, i32 %bitcast_ln61" [foc/uz_FOC.c:61->foc/uz_FOC.c:31]   --->   Operation 124 'fmul' 'P_sum_q' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul4_i_i, i32 %config_2" [foc/uz_linear_decoupling.c:26]   --->   Operation 125 'fadd' 'add_i_i' <Predicate = (trunc_ln33)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%old_I_sum_d = load i32 %I_sum_d" [foc/uz_FOC.c:56->foc/uz_FOC.c:31]   --->   Operation 126 'load' 'old_I_sum_d' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%old_I_sum_q = load i32 %I_sum_q" [foc/uz_FOC.c:57->foc/uz_FOC.c:31]   --->   Operation 127 'load' 'old_I_sum_q' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [4/4] (6.87ns)   --->   "%output_before_saturation_d = fadd i32 %old_I_sum_d, i32 %P_sum_d" [foc/uz_FOC.c:62->foc/uz_FOC.c:31]   --->   Operation 128 'fadd' 'output_before_saturation_d' <Predicate = true> <Delay = 6.87> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [4/4] (6.86ns)   --->   "%output_before_saturation_q = fadd i32 %old_I_sum_q, i32 %P_sum_q" [foc/uz_FOC.c:63->foc/uz_FOC.c:31]   --->   Operation 129 'fadd' 'output_before_saturation_q' <Predicate = true> <Delay = 6.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast i32 %preIntegrator_d" [foc/uz_signals.c:35]   --->   Operation 130 'bitcast' 'bitcast_ln35_1' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_1, i32, i32" [foc/uz_signals.c:35]   --->   Operation 131 'partselect' 'tmp_6' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i32 %bitcast_ln35_1" [foc/uz_signals.c:35]   --->   Operation 132 'trunc' 'trunc_ln35_1' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.84ns)   --->   "%icmp_ln35_2 = icmp_ne  i8 %tmp_6, i8" [foc/uz_signals.c:35]   --->   Operation 133 'icmp' 'icmp_ln35_2' <Predicate = (!tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (1.05ns)   --->   "%icmp_ln35_3 = icmp_eq  i23 %trunc_ln35_1, i23" [foc/uz_signals.c:35]   --->   Operation 134 'icmp' 'icmp_ln35_3' <Predicate = (!tmp_34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.28ns)   --->   "%or_ln35_1 = or i1 %icmp_ln35_3, i1 %icmp_ln35_2" [foc/uz_signals.c:35]   --->   Operation 135 'or' 'or_ln35_1' <Predicate = (!tmp_34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [2/2] (2.78ns)   --->   "%tmp_7 = fcmp_olt  i32 %preIntegrator_d, i32" [foc/uz_signals.c:35]   --->   Operation 136 'fcmp' 'tmp_7' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %preIntegrator_d, i32" [foc/uz_signals.c:35]   --->   Operation 137 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %preIntegrator_d, i32" [foc/uz_signals.c:35]   --->   Operation 138 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln35_3 = bitcast i32 %preIntegrator_q" [foc/uz_signals.c:35]   --->   Operation 139 'bitcast' 'bitcast_ln35_3' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_3, i32, i32" [foc/uz_signals.c:35]   --->   Operation 140 'partselect' 'tmp_24' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln35_3 = trunc i32 %bitcast_ln35_3" [foc/uz_signals.c:35]   --->   Operation 141 'trunc' 'trunc_ln35_3' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.84ns)   --->   "%icmp_ln35_6 = icmp_ne  i8 %tmp_24, i8" [foc/uz_signals.c:35]   --->   Operation 142 'icmp' 'icmp_ln35_6' <Predicate = (!tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (1.05ns)   --->   "%icmp_ln35_7 = icmp_eq  i23 %trunc_ln35_3, i23" [foc/uz_signals.c:35]   --->   Operation 143 'icmp' 'icmp_ln35_7' <Predicate = (!tmp_34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.28ns)   --->   "%or_ln35_3 = or i1 %icmp_ln35_7, i1 %icmp_ln35_6" [foc/uz_signals.c:35]   --->   Operation 144 'or' 'or_ln35_3' <Predicate = (!tmp_34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [2/2] (2.78ns)   --->   "%tmp_25 = fcmp_olt  i32 %preIntegrator_q, i32" [foc/uz_signals.c:35]   --->   Operation 145 'fcmp' 'tmp_25' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %preIntegrator_q, i32" [foc/uz_signals.c:35]   --->   Operation 146 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %preIntegrator_q, i32" [foc/uz_signals.c:35]   --->   Operation 147 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln71 = bitcast i32 %trunc_ln9" [foc/uz_FOC.c:71->foc/uz_FOC.c:31]   --->   Operation 148 'bitcast' 'bitcast_ln71' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 149 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %preIntegrator_d, i32 %bitcast_ln71" [foc/uz_FOC.c:71->foc/uz_FOC.c:31]   --->   Operation 149 'fmul' 'mul_i' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast i32 %trunc_ln2" [foc/uz_FOC.c:76->foc/uz_FOC.c:31]   --->   Operation 150 'bitcast' 'bitcast_ln76' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 151 [3/3] (7.01ns)   --->   "%mul1_i = fmul i32 %preIntegrator_q, i32 %bitcast_ln76" [foc/uz_FOC.c:76->foc/uz_FOC.c:31]   --->   Operation 151 'fmul' 'mul1_i' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [3/3] (7.01ns)   --->   "%u_dq_vor_Volts = fmul i32 %mul1_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:25]   --->   Operation 152 'fmul' 'u_dq_vor_Volts' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [3/3] (7.01ns)   --->   "%u_dq_vor_Volts_2 = fmul i32 %add_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:26]   --->   Operation 153 'fmul' 'u_dq_vor_Volts_2' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 154 [3/4] (6.43ns)   --->   "%output_before_saturation_d = fadd i32 %old_I_sum_d, i32 %P_sum_d" [foc/uz_FOC.c:62->foc/uz_FOC.c:31]   --->   Operation 154 'fadd' 'output_before_saturation_d' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [3/4] (6.43ns)   --->   "%output_before_saturation_q = fadd i32 %old_I_sum_q, i32 %P_sum_q" [foc/uz_FOC.c:63->foc/uz_FOC.c:31]   --->   Operation 155 'fadd' 'output_before_saturation_q' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_olt  i32 %preIntegrator_d, i32" [foc/uz_signals.c:35]   --->   Operation 156 'fcmp' 'tmp_7' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %preIntegrator_d, i32" [foc/uz_signals.c:35]   --->   Operation 157 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %preIntegrator_d, i32" [foc/uz_signals.c:35]   --->   Operation 158 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_olt  i32 %preIntegrator_q, i32" [foc/uz_signals.c:35]   --->   Operation 159 'fcmp' 'tmp_25' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %preIntegrator_q, i32" [foc/uz_signals.c:35]   --->   Operation 160 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %preIntegrator_q, i32" [foc/uz_signals.c:35]   --->   Operation 161 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %preIntegrator_d, i32 %bitcast_ln71" [foc/uz_FOC.c:71->foc/uz_FOC.c:31]   --->   Operation 162 'fmul' 'mul_i' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [2/3] (7.01ns)   --->   "%mul1_i = fmul i32 %preIntegrator_q, i32 %bitcast_ln76" [foc/uz_FOC.c:76->foc/uz_FOC.c:31]   --->   Operation 163 'fmul' 'mul1_i' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [2/3] (7.01ns)   --->   "%u_dq_vor_Volts = fmul i32 %mul1_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:25]   --->   Operation 164 'fmul' 'u_dq_vor_Volts' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [2/3] (7.01ns)   --->   "%u_dq_vor_Volts_2 = fmul i32 %add_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:26]   --->   Operation 165 'fmul' 'u_dq_vor_Volts_2' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 166 [2/4] (6.43ns)   --->   "%output_before_saturation_d = fadd i32 %old_I_sum_d, i32 %P_sum_d" [foc/uz_FOC.c:62->foc/uz_FOC.c:31]   --->   Operation 166 'fadd' 'output_before_saturation_d' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [2/4] (6.43ns)   --->   "%output_before_saturation_q = fadd i32 %old_I_sum_q, i32 %P_sum_q" [foc/uz_FOC.c:63->foc/uz_FOC.c:31]   --->   Operation 167 'fadd' 'output_before_saturation_q' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %preIntegrator_d, i32 %bitcast_ln71" [foc/uz_FOC.c:71->foc/uz_FOC.c:31]   --->   Operation 168 'fmul' 'mul_i' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/3] (7.01ns)   --->   "%mul1_i = fmul i32 %preIntegrator_q, i32 %bitcast_ln76" [foc/uz_FOC.c:76->foc/uz_FOC.c:31]   --->   Operation 169 'fmul' 'mul1_i' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/3] (7.01ns)   --->   "%u_dq_vor_Volts = fmul i32 %mul1_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:25]   --->   Operation 170 'fmul' 'u_dq_vor_Volts' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/3] (7.01ns)   --->   "%u_dq_vor_Volts_2 = fmul i32 %add_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:26]   --->   Operation 171 'fmul' 'u_dq_vor_Volts_2' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 172 [1/4] (6.43ns)   --->   "%output_before_saturation_d = fadd i32 %old_I_sum_d, i32 %P_sum_d" [foc/uz_FOC.c:62->foc/uz_FOC.c:31]   --->   Operation 172 'fadd' 'output_before_saturation_d' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/4] (6.43ns)   --->   "%output_before_saturation_q = fadd i32 %old_I_sum_q, i32 %P_sum_q" [foc/uz_FOC.c:63->foc/uz_FOC.c:31]   --->   Operation 173 'fadd' 'output_before_saturation_q' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.44ns)   --->   "%decouple_voltage_3 = select i1 %trunc_ln33, i32 %u_dq_vor_Volts_2, i32" [foc/uz_FOC.c:33]   --->   Operation 174 'select' 'decouple_voltage_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.44ns)   --->   "%decouple_voltage_2 = select i1 %trunc_ln33, i32 %u_dq_vor_Volts, i32" [foc/uz_FOC.c:33]   --->   Operation 175 'select' 'decouple_voltage_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.78>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %trunc_ln4" [foc/uz_FOC.c:64->foc/uz_FOC.c:31]   --->   Operation 176 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %output_before_saturation_d" [foc/uz_signals.c:23]   --->   Operation 177 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln23, i32, i32" [foc/uz_signals.c:23]   --->   Operation 178 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %bitcast_ln23" [foc/uz_signals.c:23]   --->   Operation 179 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.84ns)   --->   "%icmp_ln23 = icmp_ne  i8 %tmp, i8" [foc/uz_signals.c:23]   --->   Operation 180 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (1.05ns)   --->   "%icmp_ln23_1 = icmp_eq  i23 %trunc_ln23, i23" [foc/uz_signals.c:23]   --->   Operation 181 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.28ns)   --->   "%or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23" [foc/uz_signals.c:23]   --->   Operation 182 'or' 'or_ln23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln23)   --->   "%or_ln23_1 = or i1 %icmp_ln23_3, i1 %icmp_ln23_2" [foc/uz_signals.c:23]   --->   Operation 183 'or' 'or_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23 = and i1 %or_ln23, i1 %or_ln23_1" [foc/uz_signals.c:23]   --->   Operation 184 'and' 'and_ln23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_2)   --->   "%or_ln23_2 = or i1 %icmp_ln23_5, i1 %icmp_ln23_4" [foc/uz_signals.c:23]   --->   Operation 185 'or' 'or_ln23_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_2 = and i1 %or_ln23, i1 %or_ln23_2" [foc/uz_signals.c:23]   --->   Operation 186 'and' 'and_ln23_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [2/2] (2.78ns)   --->   "%tmp_8 = fcmp_ogt  i32 %output_before_saturation_d, i32 %bitcast_ln64" [foc/uz_signals.c:25]   --->   Operation 187 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %trunc_ln7" [foc/uz_FOC.c:65->foc/uz_FOC.c:31]   --->   Operation 188 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i32 %output_before_saturation_q" [foc/uz_signals.c:23]   --->   Operation 189 'bitcast' 'bitcast_ln23_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln23_1, i32, i32" [foc/uz_signals.c:23]   --->   Operation 190 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i32 %bitcast_ln23_1" [foc/uz_signals.c:23]   --->   Operation 191 'trunc' 'trunc_ln23_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.84ns)   --->   "%icmp_ln23_6 = icmp_ne  i8 %tmp_15, i8" [foc/uz_signals.c:23]   --->   Operation 192 'icmp' 'icmp_ln23_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (1.05ns)   --->   "%icmp_ln23_7 = icmp_eq  i23 %trunc_ln23_2, i23" [foc/uz_signals.c:23]   --->   Operation 193 'icmp' 'icmp_ln23_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.28ns)   --->   "%or_ln23_3 = or i1 %icmp_ln23_7, i1 %icmp_ln23_6" [foc/uz_signals.c:23]   --->   Operation 194 'or' 'or_ln23_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_5)   --->   "%or_ln23_4 = or i1 %icmp_ln23_9, i1 %icmp_ln23_8" [foc/uz_signals.c:23]   --->   Operation 195 'or' 'or_ln23_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_5 = and i1 %or_ln23_3, i1 %or_ln23_4" [foc/uz_signals.c:23]   --->   Operation 196 'and' 'and_ln23_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_7)   --->   "%or_ln23_5 = or i1 %icmp_ln23_11, i1 %icmp_ln23_10" [foc/uz_signals.c:23]   --->   Operation 197 'or' 'or_ln23_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_7 = and i1 %or_ln23_3, i1 %or_ln23_5" [foc/uz_signals.c:23]   --->   Operation 198 'and' 'and_ln23_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [2/2] (2.78ns)   --->   "%tmp_20 = fcmp_ogt  i32 %output_before_saturation_q, i32 %bitcast_ln65" [foc/uz_signals.c:25]   --->   Operation 199 'fcmp' 'tmp_20' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.06>
ST_14 : Operation 200 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_ogt  i32 %output_before_saturation_d, i32 %bitcast_ln64" [foc/uz_signals.c:25]   --->   Operation 200 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.28ns)   --->   "%and_ln25 = and i1 %and_ln23_2, i1 %tmp_8" [foc/uz_signals.c:25]   --->   Operation 201 'and' 'and_ln25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [1/2] (2.78ns)   --->   "%tmp_20 = fcmp_ogt  i32 %output_before_saturation_q, i32 %bitcast_ln65" [foc/uz_signals.c:25]   --->   Operation 202 'fcmp' 'tmp_20' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.28ns)   --->   "%and_ln25_1 = and i1 %and_ln23_7, i1 %tmp_20" [foc/uz_signals.c:25]   --->   Operation 203 'and' 'and_ln25_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.32>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln64_1 = bitcast i32 %trunc_ln64_1" [foc/uz_FOC.c:64->foc/uz_FOC.c:31]   --->   Operation 204 'bitcast' 'bitcast_ln64_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.44ns)   --->   "%select_ln25 = select i1 %and_ln25, i32 %bitcast_ln64, i32 %bitcast_ln64_1" [foc/uz_signals.c:25]   --->   Operation 205 'select' 'select_ln25' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 206 [4/4] (6.87ns)   --->   "%output_0_i_i_i = fsub i32 %output_before_saturation_d, i32 %select_ln25" [foc/uz_signals.c:25]   --->   Operation 206 'fsub' 'output_0_i_i_i' <Predicate = (!tmp_34)> <Delay = 6.87> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln65_1 = bitcast i32 %trunc_ln65_1" [foc/uz_FOC.c:65->foc/uz_FOC.c:31]   --->   Operation 207 'bitcast' 'bitcast_ln65_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.44ns)   --->   "%select_ln25_1 = select i1 %and_ln25_1, i32 %bitcast_ln65, i32 %bitcast_ln65_1" [foc/uz_signals.c:25]   --->   Operation 208 'select' 'select_ln25_1' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 209 [4/4] (6.86ns)   --->   "%output_0_i_i7_i = fsub i32 %output_before_saturation_q, i32 %select_ln25_1" [foc/uz_signals.c:25]   --->   Operation 209 'fsub' 'output_0_i_i7_i' <Predicate = (!tmp_34)> <Delay = 6.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 210 [2/2] (2.78ns)   --->   "%tmp_31 = fcmp_olt  i32 %output_before_saturation_d, i32 %bitcast_ln64_1" [foc/uz_signals.c:49]   --->   Operation 210 'fcmp' 'tmp_31' <Predicate = (!and_ln25)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 211 [2/2] (2.78ns)   --->   "%tmp_32 = fcmp_olt  i32 %output_before_saturation_q, i32 %bitcast_ln65_1" [foc/uz_signals.c:49]   --->   Operation 211 'fcmp' 'tmp_32' <Predicate = (!and_ln25_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 212 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_oge  i32 %output_before_saturation_d, i32 %bitcast_ln64_1" [foc/uz_signals.c:23]   --->   Operation 212 'fcmp' 'tmp_2' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [2/2] (2.78ns)   --->   "%tmp_5 = fcmp_ole  i32 %output_before_saturation_d, i32 %bitcast_ln64" [foc/uz_signals.c:23]   --->   Operation 213 'fcmp' 'tmp_5' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [3/4] (6.43ns)   --->   "%output_0_i_i_i = fsub i32 %output_before_saturation_d, i32 %select_ln25" [foc/uz_signals.c:25]   --->   Operation 214 'fsub' 'output_0_i_i_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [2/2] (2.78ns)   --->   "%tmp_17 = fcmp_oge  i32 %output_before_saturation_q, i32 %bitcast_ln65_1" [foc/uz_signals.c:23]   --->   Operation 215 'fcmp' 'tmp_17' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [2/2] (2.78ns)   --->   "%tmp_19 = fcmp_ole  i32 %output_before_saturation_q, i32 %bitcast_ln65" [foc/uz_signals.c:23]   --->   Operation 216 'fcmp' 'tmp_19' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 217 [3/4] (6.43ns)   --->   "%output_0_i_i7_i = fsub i32 %output_before_saturation_q, i32 %select_ln25_1" [foc/uz_signals.c:25]   --->   Operation 217 'fsub' 'output_0_i_i7_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [1/2] (2.78ns)   --->   "%tmp_31 = fcmp_olt  i32 %output_before_saturation_d, i32 %bitcast_ln64_1" [foc/uz_signals.c:49]   --->   Operation 218 'fcmp' 'tmp_31' <Predicate = (!and_ln25)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node output_12)   --->   "%and_ln49 = and i1 %and_ln23, i1 %tmp_31" [foc/uz_signals.c:49]   --->   Operation 219 'and' 'and_ln49' <Predicate = (!and_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node output_12)   --->   "%output = select i1 %and_ln49, i32 %bitcast_ln64_1, i32 %output_before_saturation_d" [foc/uz_signals.c:51]   --->   Operation 220 'select' 'output' <Predicate = (!and_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 221 [1/1] (0.44ns) (out node of the LUT)   --->   "%output_12 = select i1 %and_ln25, i32 %bitcast_ln64, i32 %output" [foc/uz_signals.c:47]   --->   Operation 221 'select' 'output_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 222 [1/2] (2.78ns)   --->   "%tmp_32 = fcmp_olt  i32 %output_before_saturation_q, i32 %bitcast_ln65_1" [foc/uz_signals.c:49]   --->   Operation 222 'fcmp' 'tmp_32' <Predicate = (!and_ln25_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node output_13)   --->   "%and_ln49_1 = and i1 %and_ln23_5, i1 %tmp_32" [foc/uz_signals.c:49]   --->   Operation 223 'and' 'and_ln49_1' <Predicate = (!and_ln25_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node output_13)   --->   "%output_6 = select i1 %and_ln49_1, i32 %bitcast_ln65_1, i32 %output_before_saturation_q" [foc/uz_signals.c:51]   --->   Operation 224 'select' 'output_6' <Predicate = (!and_ln25_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 225 [1/1] (0.44ns) (out node of the LUT)   --->   "%output_13 = select i1 %and_ln25_1, i32 %bitcast_ln65, i32 %output_6" [foc/uz_signals.c:47]   --->   Operation 225 'select' 'output_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.87>
ST_17 : Operation 226 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_oge  i32 %output_before_saturation_d, i32 %bitcast_ln64_1" [foc/uz_signals.c:23]   --->   Operation 226 'fcmp' 'tmp_2' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 227 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_ole  i32 %output_before_saturation_d, i32 %bitcast_ln64" [foc/uz_signals.c:23]   --->   Operation 227 'fcmp' 'tmp_5' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 228 [2/4] (6.43ns)   --->   "%output_0_i_i_i = fsub i32 %output_before_saturation_d, i32 %select_ln25" [foc/uz_signals.c:25]   --->   Operation 228 'fsub' 'output_0_i_i_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 229 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_oge  i32 %output_before_saturation_q, i32 %bitcast_ln65_1" [foc/uz_signals.c:23]   --->   Operation 229 'fcmp' 'tmp_17' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_ole  i32 %output_before_saturation_q, i32 %bitcast_ln65" [foc/uz_signals.c:23]   --->   Operation 230 'fcmp' 'tmp_19' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [2/4] (6.43ns)   --->   "%output_0_i_i7_i = fsub i32 %output_before_saturation_q, i32 %select_ln25_1" [foc/uz_signals.c:25]   --->   Operation 231 'fsub' 'output_0_i_i7_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 232 [4/4] (6.87ns)   --->   "%add = fadd i32 %output_12, i32 %decouple_voltage_2" [foc/uz_FOC.c:34]   --->   Operation 232 'fadd' 'add' <Predicate = true> <Delay = 6.87> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 233 [4/4] (6.86ns)   --->   "%add4 = fadd i32 %output_13, i32 %decouple_voltage_3" [foc/uz_FOC.c:35]   --->   Operation 233 'fadd' 'add4' <Predicate = true> <Delay = 6.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.88>
ST_18 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node output_8)   --->   "%and_ln23_1 = and i1 %and_ln23, i1 %tmp_2" [foc/uz_signals.c:23]   --->   Operation 234 'and' 'and_ln23_1' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node output_8)   --->   "%and_ln23_3 = and i1 %and_ln23_2, i1 %tmp_5" [foc/uz_signals.c:23]   --->   Operation 235 'and' 'and_ln23_3' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node output_8)   --->   "%and_ln23_4 = and i1 %and_ln23_1, i1 %and_ln23_3" [foc/uz_signals.c:23]   --->   Operation 236 'and' 'and_ln23_4' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 237 [1/4] (6.43ns)   --->   "%output_0_i_i_i = fsub i32 %output_before_saturation_d, i32 %select_ln25" [foc/uz_signals.c:25]   --->   Operation 237 'fsub' 'output_0_i_i_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 238 [1/1] (0.44ns) (out node of the LUT)   --->   "%output_8 = select i1 %and_ln23_4, i32, i32 %output_0_i_i_i" [foc/uz_signals.c:23]   --->   Operation 238 'select' 'output_8' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node output_10)   --->   "%and_ln23_6 = and i1 %and_ln23_5, i1 %tmp_17" [foc/uz_signals.c:23]   --->   Operation 239 'and' 'and_ln23_6' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node output_10)   --->   "%and_ln23_8 = and i1 %and_ln23_7, i1 %tmp_19" [foc/uz_signals.c:23]   --->   Operation 240 'and' 'and_ln23_8' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node output_10)   --->   "%and_ln23_9 = and i1 %and_ln23_6, i1 %and_ln23_8" [foc/uz_signals.c:23]   --->   Operation 241 'and' 'and_ln23_9' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 242 [1/4] (6.43ns)   --->   "%output_0_i_i7_i = fsub i32 %output_before_saturation_q, i32 %select_ln25_1" [foc/uz_signals.c:25]   --->   Operation 242 'fsub' 'output_0_i_i7_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 243 [1/1] (0.44ns) (out node of the LUT)   --->   "%output_10 = select i1 %and_ln23_9, i32, i32 %output_0_i_i7_i" [foc/uz_signals.c:23]   --->   Operation 243 'select' 'output_10' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 244 [3/4] (6.43ns)   --->   "%add = fadd i32 %output_12, i32 %decouple_voltage_2" [foc/uz_FOC.c:34]   --->   Operation 244 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 245 [3/4] (6.43ns)   --->   "%add4 = fadd i32 %output_13, i32 %decouple_voltage_3" [foc/uz_FOC.c:35]   --->   Operation 245 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %output_8" [foc/uz_signals.c:35]   --->   Operation 246 'bitcast' 'bitcast_ln35' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32, i32" [foc/uz_signals.c:35]   --->   Operation 247 'partselect' 'tmp_9' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [foc/uz_signals.c:35]   --->   Operation 248 'trunc' 'trunc_ln35' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_9, i8" [foc/uz_signals.c:35]   --->   Operation 249 'icmp' 'icmp_ln35' <Predicate = (!tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 250 [1/1] (1.05ns)   --->   "%icmp_ln35_1 = icmp_eq  i23 %trunc_ln35, i23" [foc/uz_signals.c:35]   --->   Operation 250 'icmp' 'icmp_ln35_1' <Predicate = (!tmp_34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 251 [1/1] (0.28ns)   --->   "%or_ln35 = or i1 %icmp_ln35_1, i1 %icmp_ln35" [foc/uz_signals.c:35]   --->   Operation 251 'or' 'or_ln35' <Predicate = (!tmp_34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 252 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_olt  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 252 'fcmp' 'tmp_s' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 253 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 253 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 254 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 254 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 255 [2/2] (2.78ns)   --->   "%tmp_11 = fcmp_oeq  i32 %output_8, i32" [foc/uz_piController.c:31]   --->   Operation 255 'fcmp' 'tmp_11' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln35_2 = bitcast i32 %output_10" [foc/uz_signals.c:35]   --->   Operation 256 'bitcast' 'bitcast_ln35_2' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_2, i32, i32" [foc/uz_signals.c:35]   --->   Operation 257 'partselect' 'tmp_21' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = trunc i32 %bitcast_ln35_2" [foc/uz_signals.c:35]   --->   Operation 258 'trunc' 'trunc_ln35_2' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_19 : Operation 259 [1/1] (0.84ns)   --->   "%icmp_ln35_4 = icmp_ne  i8 %tmp_21, i8" [foc/uz_signals.c:35]   --->   Operation 259 'icmp' 'icmp_ln35_4' <Predicate = (!tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 260 [1/1] (1.05ns)   --->   "%icmp_ln35_5 = icmp_eq  i23 %trunc_ln35_2, i23" [foc/uz_signals.c:35]   --->   Operation 260 'icmp' 'icmp_ln35_5' <Predicate = (!tmp_34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 261 [1/1] (0.28ns)   --->   "%or_ln35_2 = or i1 %icmp_ln35_5, i1 %icmp_ln35_4" [foc/uz_signals.c:35]   --->   Operation 261 'or' 'or_ln35_2' <Predicate = (!tmp_34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 262 [2/2] (2.78ns)   --->   "%tmp_22 = fcmp_olt  i32 %output_10, i32" [foc/uz_signals.c:35]   --->   Operation 262 'fcmp' 'tmp_22' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %output_10, i32" [foc/uz_signals.c:35]   --->   Operation 263 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 264 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %output_10, i32" [foc/uz_signals.c:35]   --->   Operation 264 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 265 [2/2] (2.78ns)   --->   "%tmp_27 = fcmp_oeq  i32 %output_10, i32" [foc/uz_piController.c:31]   --->   Operation 265 'fcmp' 'tmp_27' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 266 [2/4] (6.43ns)   --->   "%add = fadd i32 %output_12, i32 %decouple_voltage_2" [foc/uz_FOC.c:34]   --->   Operation 266 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [2/4] (6.43ns)   --->   "%add4 = fadd i32 %output_13, i32 %decouple_voltage_3" [foc/uz_FOC.c:35]   --->   Operation 267 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 268 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_olt  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 268 'fcmp' 'tmp_s' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_s" [foc/uz_signals.c:35]   --->   Operation 269 'and' 'and_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%select_ln35 = select i1 %and_ln35, i32, i32" [foc/uz_signals.c:35]   --->   Operation 270 'select' 'select_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 271 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 271 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 272 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 273 'xor' 'xor_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 274 'xor' 'xor_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 275 'and' 'and_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35_1 = and i1 %or_ln35, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 276 'and' 'and_ln35_1' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 277 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign = select i1 %and_ln35_1, i32 %select_ln35, i32" [foc/uz_signals.c:35]   --->   Operation 277 'select' 'sign' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%and_ln35_2 = and i1 %or_ln35_1, i1 %tmp_7" [foc/uz_signals.c:35]   --->   Operation 278 'and' 'and_ln35_2' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%select_ln35_2 = select i1 %and_ln35_2, i32, i32" [foc/uz_signals.c:35]   --->   Operation 279 'select' 'select_ln35_2' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 280 'xor' 'xor_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 281 'xor' 'xor_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 282 'and' 'and_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%and_ln35_3 = and i1 %or_ln35_1, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 283 'and' 'and_ln35_3' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 284 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_1 = select i1 %and_ln35_3, i32 %select_ln35_2, i32" [foc/uz_signals.c:35]   --->   Operation 284 'select' 'sign_1' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 285 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_oeq  i32 %output_8, i32" [foc/uz_piController.c:31]   --->   Operation 285 'fcmp' 'tmp_11' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %sign" [foc/uz_piController.c:31]   --->   Operation 286 'bitcast' 'bitcast_ln31' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31, i32, i32" [foc/uz_piController.c:31]   --->   Operation 287 'partselect' 'tmp_12' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %bitcast_ln31" [foc/uz_piController.c:31]   --->   Operation 288 'trunc' 'trunc_ln31' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln31_1 = bitcast i32 %sign_1" [foc/uz_piController.c:31]   --->   Operation 289 'bitcast' 'bitcast_ln31_1' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31_1, i32, i32" [foc/uz_piController.c:31]   --->   Operation 290 'partselect' 'tmp_13' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = trunc i32 %bitcast_ln31_1" [foc/uz_piController.c:31]   --->   Operation 291 'trunc' 'trunc_ln31_1' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 292 [1/1] (0.84ns)   --->   "%icmp_ln31 = icmp_ne  i8 %tmp_12, i8" [foc/uz_piController.c:31]   --->   Operation 292 'icmp' 'icmp_ln31' <Predicate = (!tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 293 [1/1] (1.05ns)   --->   "%icmp_ln31_1 = icmp_eq  i23 %trunc_ln31, i23" [foc/uz_piController.c:31]   --->   Operation 293 'icmp' 'icmp_ln31_1' <Predicate = (!tmp_34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 294 [1/1] (0.84ns)   --->   "%icmp_ln31_2 = icmp_ne  i8 %tmp_13, i8" [foc/uz_piController.c:31]   --->   Operation 294 'icmp' 'icmp_ln31_2' <Predicate = (!tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [1/1] (1.05ns)   --->   "%icmp_ln31_3 = icmp_eq  i23 %trunc_ln31_1, i23" [foc/uz_piController.c:31]   --->   Operation 295 'icmp' 'icmp_ln31_3' <Predicate = (!tmp_34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [2/2] (2.78ns)   --->   "%tmp_14 = fcmp_oeq  i32 %sign, i32 %sign_1" [foc/uz_piController.c:31]   --->   Operation 296 'fcmp' 'tmp_14' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 297 [1/2] (2.78ns)   --->   "%tmp_22 = fcmp_olt  i32 %output_10, i32" [foc/uz_signals.c:35]   --->   Operation 297 'fcmp' 'tmp_22' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%and_ln35_4 = and i1 %or_ln35_2, i1 %tmp_22" [foc/uz_signals.c:35]   --->   Operation 298 'and' 'and_ln35_4' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%select_ln35_4 = select i1 %and_ln35_4, i32, i32" [foc/uz_signals.c:35]   --->   Operation 299 'select' 'select_ln35_4' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 300 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %output_10, i32" [foc/uz_signals.c:35]   --->   Operation 300 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 301 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %output_10, i32" [foc/uz_signals.c:35]   --->   Operation 301 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 302 'xor' 'xor_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 303 'xor' 'xor_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 304 'and' 'and_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%and_ln35_5 = and i1 %or_ln35_2, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 305 'and' 'and_ln35_5' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 306 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_2 = select i1 %and_ln35_5, i32 %select_ln35_4, i32" [foc/uz_signals.c:35]   --->   Operation 306 'select' 'sign_2' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%and_ln35_6 = and i1 %or_ln35_3, i1 %tmp_25" [foc/uz_signals.c:35]   --->   Operation 307 'and' 'and_ln35_6' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%select_ln35_6 = select i1 %and_ln35_6, i32, i32" [foc/uz_signals.c:35]   --->   Operation 308 'select' 'select_ln35_6' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 309 'xor' 'xor_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 310 'xor' 'xor_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 311 'and' 'and_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%and_ln35_7 = and i1 %or_ln35_3, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 312 'and' 'and_ln35_7' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 313 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_3 = select i1 %and_ln35_7, i32 %select_ln35_6, i32" [foc/uz_signals.c:35]   --->   Operation 313 'select' 'sign_3' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 314 [1/2] (2.78ns)   --->   "%tmp_27 = fcmp_oeq  i32 %output_10, i32" [foc/uz_piController.c:31]   --->   Operation 314 'fcmp' 'tmp_27' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 315 [1/1] (0.00ns)   --->   "%bitcast_ln31_2 = bitcast i32 %sign_2" [foc/uz_piController.c:31]   --->   Operation 315 'bitcast' 'bitcast_ln31_2' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31_2, i32, i32" [foc/uz_piController.c:31]   --->   Operation 316 'partselect' 'tmp_28' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln31_2 = trunc i32 %bitcast_ln31_2" [foc/uz_piController.c:31]   --->   Operation 317 'trunc' 'trunc_ln31_2' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln31_3 = bitcast i32 %sign_3" [foc/uz_piController.c:31]   --->   Operation 318 'bitcast' 'bitcast_ln31_3' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31_3, i32, i32" [foc/uz_piController.c:31]   --->   Operation 319 'partselect' 'tmp_29' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln31_3 = trunc i32 %bitcast_ln31_3" [foc/uz_piController.c:31]   --->   Operation 320 'trunc' 'trunc_ln31_3' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 321 [1/1] (0.84ns)   --->   "%icmp_ln31_4 = icmp_ne  i8 %tmp_28, i8" [foc/uz_piController.c:31]   --->   Operation 321 'icmp' 'icmp_ln31_4' <Predicate = (!tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 322 [1/1] (1.05ns)   --->   "%icmp_ln31_5 = icmp_eq  i23 %trunc_ln31_2, i23" [foc/uz_piController.c:31]   --->   Operation 322 'icmp' 'icmp_ln31_5' <Predicate = (!tmp_34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 323 [1/1] (0.84ns)   --->   "%icmp_ln31_6 = icmp_ne  i8 %tmp_29, i8" [foc/uz_piController.c:31]   --->   Operation 323 'icmp' 'icmp_ln31_6' <Predicate = (!tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 324 [1/1] (1.05ns)   --->   "%icmp_ln31_7 = icmp_eq  i23 %trunc_ln31_3, i23" [foc/uz_piController.c:31]   --->   Operation 324 'icmp' 'icmp_ln31_7' <Predicate = (!tmp_34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 325 [2/2] (2.78ns)   --->   "%tmp_30 = fcmp_oeq  i32 %sign_2, i32 %sign_3" [foc/uz_piController.c:31]   --->   Operation 325 'fcmp' 'tmp_30' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 326 [1/4] (6.43ns)   --->   "%add = fadd i32 %output_12, i32 %decouple_voltage_2" [foc/uz_FOC.c:34]   --->   Operation 326 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 327 [1/4] (6.43ns)   --->   "%add4 = fadd i32 %output_13, i32 %decouple_voltage_3" [foc/uz_FOC.c:35]   --->   Operation 327 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln66)   --->   "%and_ln31 = and i1 %or_ln35, i1 %tmp_11" [foc/uz_piController.c:31]   --->   Operation 328 'and' 'and_ln31' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln66)   --->   "%xor_ln31 = xor i1 %and_ln31, i1" [foc/uz_piController.c:31]   --->   Operation 329 'xor' 'xor_ln31' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_2)   --->   "%or_ln31 = or i1 %icmp_ln31_1, i1 %icmp_ln31" [foc/uz_piController.c:31]   --->   Operation 330 'or' 'or_ln31' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_2)   --->   "%or_ln31_1 = or i1 %icmp_ln31_3, i1 %icmp_ln31_2" [foc/uz_piController.c:31]   --->   Operation 331 'or' 'or_ln31_1' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_2)   --->   "%and_ln31_1 = and i1 %or_ln31, i1 %or_ln31_1" [foc/uz_piController.c:31]   --->   Operation 332 'and' 'and_ln31_1' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 333 [1/2] (2.78ns)   --->   "%tmp_14 = fcmp_oeq  i32 %sign, i32 %sign_1" [foc/uz_piController.c:31]   --->   Operation 333 'fcmp' 'tmp_14' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 334 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln31_2 = and i1 %and_ln31_1, i1 %tmp_14" [foc/uz_piController.c:31]   --->   Operation 334 'and' 'and_ln31_2' <Predicate = (!tmp_34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln66)   --->   "%output_9 = and i1 %and_ln31_2, i1 %xor_ln31" [foc/uz_piController.c:31]   --->   Operation 335 'and' 'output_9' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%and_ln31_4 = and i1 %or_ln35_2, i1 %tmp_27" [foc/uz_piController.c:31]   --->   Operation 336 'and' 'and_ln31_4' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%xor_ln31_1 = xor i1 %and_ln31_4, i1" [foc/uz_piController.c:31]   --->   Operation 337 'xor' 'xor_ln31_1' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_6)   --->   "%or_ln31_2 = or i1 %icmp_ln31_5, i1 %icmp_ln31_4" [foc/uz_piController.c:31]   --->   Operation 338 'or' 'or_ln31_2' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_6)   --->   "%or_ln31_3 = or i1 %icmp_ln31_7, i1 %icmp_ln31_6" [foc/uz_piController.c:31]   --->   Operation 339 'or' 'or_ln31_3' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_6)   --->   "%and_ln31_5 = and i1 %or_ln31_2, i1 %or_ln31_3" [foc/uz_piController.c:31]   --->   Operation 340 'and' 'and_ln31_5' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 341 [1/2] (2.78ns)   --->   "%tmp_30 = fcmp_oeq  i32 %sign_2, i32 %sign_3" [foc/uz_piController.c:31]   --->   Operation 341 'fcmp' 'tmp_30' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 342 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln31_6 = and i1 %and_ln31_5, i1 %tmp_30" [foc/uz_piController.c:31]   --->   Operation 342 'and' 'and_ln31_6' <Predicate = (!tmp_34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%output_11 = and i1 %and_ln31_6, i1 %xor_ln31_1" [foc/uz_piController.c:31]   --->   Operation 343 'and' 'output_11' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln66)   --->   "%clamping_active_d = or i1 %tmp_33, i1 %output_9" [foc/uz_FOC.c:66->foc/uz_FOC.c:31]   --->   Operation 344 'or' 'clamping_active_d' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%clamping_active_q = or i1 %tmp_33, i1 %output_11" [foc/uz_FOC.c:67->foc/uz_FOC.c:31]   --->   Operation 345 'or' 'clamping_active_q' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 346 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln66 = select i1 %clamping_active_d, i32, i32 %mul_i" [foc/uz_FOC.c:66->foc/uz_FOC.c:31]   --->   Operation 346 'select' 'select_ln66' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 347 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln67 = select i1 %clamping_active_q, i32, i32 %mul1_i" [foc/uz_FOC.c:67->foc/uz_FOC.c:31]   --->   Operation 347 'select' 'select_ln67' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 348 [2/2] (7.05ns)   --->   "%call_ret = call i320 @uz_FOC_SpaceVector_Limitation.1, i256 %self_read, i32 %add, i32 %add4, i32 %V_dc_volts_read, i32 %omega_el_rad_per_sec_read, i32 %i_actual_Ampere_q, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [foc/uz_FOC.c:36]   --->   Operation 348 'call' 'call_ret' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 6.87>
ST_22 : Operation 349 [4/4] (6.87ns)   --->   "%storemerge_i = fadd i32 %old_I_sum_d, i32 %select_ln66" [foc/uz_FOC.c:69->foc/uz_FOC.c:31]   --->   Operation 349 'fadd' 'storemerge_i' <Predicate = (!tmp_34)> <Delay = 6.87> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 350 [4/4] (6.86ns)   --->   "%storemerge1_i = fadd i32 %old_I_sum_q, i32 %select_ln67" [foc/uz_FOC.c:74->foc/uz_FOC.c:31]   --->   Operation 350 'fadd' 'storemerge1_i' <Predicate = (!tmp_34)> <Delay = 6.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 351 [1/2] (0.69ns)   --->   "%call_ret = call i320 @uz_FOC_SpaceVector_Limitation.1, i256 %self_read, i32 %add, i32 %add4, i32 %V_dc_volts_read, i32 %omega_el_rad_per_sec_read, i32 %i_actual_Ampere_q, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [foc/uz_FOC.c:36]   --->   Operation 351 'call' 'call_ret' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 352 [1/1] (0.00ns)   --->   "%newret = extractvalue i320 %call_ret" [foc/uz_FOC.c:36]   --->   Operation 352 'extractvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%u_output_Volts_d = extractvalue i320 %call_ret" [foc/uz_FOC.c:36]   --->   Operation 353 'extractvalue' 'u_output_Volts_d' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 354 [1/1] (0.00ns)   --->   "%u_output_Volts_q = extractvalue i320 %call_ret" [foc/uz_FOC.c:36]   --->   Operation 354 'extractvalue' 'u_output_Volts_q' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 355 [3/4] (6.43ns)   --->   "%storemerge_i = fadd i32 %old_I_sum_d, i32 %select_ln66" [foc/uz_FOC.c:69->foc/uz_FOC.c:31]   --->   Operation 355 'fadd' 'storemerge_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 356 [3/4] (6.43ns)   --->   "%storemerge1_i = fadd i32 %old_I_sum_q, i32 %select_ln67" [foc/uz_FOC.c:74->foc/uz_FOC.c:31]   --->   Operation 356 'fadd' 'storemerge1_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 357 [1/1] (1.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.s_axilite.i256P, i256 %self, i256 %newret, i256 %self_read" [foc/uz_FOC.c:36]   --->   Operation 357 'write' 'write_ln36' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_23 : Operation 358 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %u_output_Volts_d" [foc/uz_FOC.c:37]   --->   Operation 358 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 359 [1/1] (7.30ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.m_axi.i32P, i32 %Dout_addr, i32 %bitcast_ln37, i4, i1 %Dout_addr_req" [foc/uz_FOC.c:37]   --->   Operation 359 'write' 'write_ln37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 360 [2/4] (6.43ns)   --->   "%storemerge_i = fadd i32 %old_I_sum_d, i32 %select_ln66" [foc/uz_FOC.c:69->foc/uz_FOC.c:31]   --->   Operation 360 'fadd' 'storemerge_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 361 [2/4] (6.43ns)   --->   "%storemerge1_i = fadd i32 %old_I_sum_q, i32 %select_ln67" [foc/uz_FOC.c:74->foc/uz_FOC.c:31]   --->   Operation 361 'fadd' 'storemerge1_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 362 [5/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln37" [foc/uz_FOC.c:37]   --->   Operation 362 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 363 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %u_output_Volts_q" [foc/uz_FOC.c:38]   --->   Operation 363 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 364 [1/1] (7.30ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.m_axi.i32P, i32 %Dout_addr_1, i32 %bitcast_ln38, i4, i1 %Dout_addr_1_req, void %write_ln37" [foc/uz_FOC.c:38]   --->   Operation 364 'write' 'write_ln38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 365 [1/4] (6.43ns)   --->   "%storemerge_i = fadd i32 %old_I_sum_d, i32 %select_ln66" [foc/uz_FOC.c:69->foc/uz_FOC.c:31]   --->   Operation 365 'fadd' 'storemerge_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 366 [1/4] (6.43ns)   --->   "%storemerge1_i = fadd i32 %old_I_sum_q, i32 %select_ln67" [foc/uz_FOC.c:74->foc/uz_FOC.c:31]   --->   Operation 366 'fadd' 'storemerge1_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 367 [1/1] (0.44ns)   --->   "%select_ln82 = select i1 %tmp_34, i32, i32 %storemerge_i" [foc/uz_FOC.c:82->foc/uz_FOC.c:31]   --->   Operation 367 'select' 'select_ln82' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 368 [1/1] (0.44ns)   --->   "%select_ln82_1 = select i1 %tmp_34, i32, i32 %storemerge1_i" [foc/uz_FOC.c:82->foc/uz_FOC.c:31]   --->   Operation 368 'select' 'select_ln82_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 369 [1/1] (0.00ns)   --->   "%store_ln74 = store i32 %select_ln82_1, i32 %I_sum_q, i32 %old_I_sum_q" [foc/uz_FOC.c:74->foc/uz_FOC.c:31]   --->   Operation 369 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 370 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %select_ln82, i32 %I_sum_d, i32 %old_I_sum_d" [foc/uz_FOC.c:69->foc/uz_FOC.c:31]   --->   Operation 370 'store' 'store_ln69' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 371 [4/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln37" [foc/uz_FOC.c:37]   --->   Operation 371 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 372 [5/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln38, i1 %Dout_addr_resp" [foc/uz_FOC.c:38]   --->   Operation 372 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 373 [3/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln37" [foc/uz_FOC.c:37]   --->   Operation 373 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 374 [4/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln38, i1 %Dout_addr_resp" [foc/uz_FOC.c:38]   --->   Operation 374 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 375 [2/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln37" [foc/uz_FOC.c:37]   --->   Operation 375 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 376 [3/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln38, i1 %Dout_addr_resp" [foc/uz_FOC.c:38]   --->   Operation 376 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 377 [1/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln37" [foc/uz_FOC.c:37]   --->   Operation 377 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 378 [2/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln38, i1 %Dout_addr_resp" [foc/uz_FOC.c:38]   --->   Operation 378 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 379 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty"   --->   Operation 379 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 380 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Dout, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 380 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 381 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Dout"   --->   Operation 381 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 382 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %self, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_3, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 382 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 383 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %self"   --->   Operation 383 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 384 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %Controller_id"   --->   Operation 384 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 385 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %Controller_id, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_5, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 385 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 386 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %Controller_iq"   --->   Operation 386 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 387 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %Controller_iq, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_6, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 387 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 388 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %i_reference_Ampere"   --->   Operation 388 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 389 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_reference_Ampere, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_7, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 389 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 390 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_reference_Ampere, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 390 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 391 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %i_actual_Ampere"   --->   Operation 391 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 392 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_actual_Ampere, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_8, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 392 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 393 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_actual_Ampere, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 393 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 394 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_dc_volts"   --->   Operation 394 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 395 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_dc_volts, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_9, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 395 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 396 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_dc_volts, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 396 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 397 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %omega_el_rad_per_sec"   --->   Operation 397 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 398 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %omega_el_rad_per_sec, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_10, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 398 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 399 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %omega_el_rad_per_sec, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 399 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 400 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_d, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_11, void @empty_7, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12"   --->   Operation 400 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 401 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_d, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12"   --->   Operation 401 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 402 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_q, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_11, void @empty_13, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12"   --->   Operation 402 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 403 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_q, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12"   --->   Operation 403 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 404 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 404 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 405 [1/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln38, i1 %Dout_addr_resp" [foc/uz_FOC.c:38]   --->   Operation 405 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 406 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [foc/uz_FOC.c:39]   --->   Operation 406 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Dout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ self]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Controller_id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Controller_iq]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_reference_Ampere]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_actual_Ampere]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_dc_volts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ omega_el_rad_per_sec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_volts_d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_volts_q]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I_sum_d]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ I_sum_q]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_volts_q_read        (read         ) [ 000000000000000000000000000000]
output_volts_d_read        (read         ) [ 000000000000000000000000000000]
omega_el_rad_per_sec_read  (read         ) [ 001111111111111111111110000000]
V_dc_volts_read            (read         ) [ 001111111111111111111110000000]
i_actual_Ampere_read       (read         ) [ 000000000000000000000000000000]
i_reference_Ampere_read    (read         ) [ 000000000000000000000000000000]
empty                      (trunc        ) [ 001000000000000000000000000000]
p_cast                     (partselect   ) [ 001000000000000000000000000000]
empty_49                   (trunc        ) [ 001000000000000000000000000000]
p_cast3                    (partselect   ) [ 001000000000000000000000000000]
self_read                  (read         ) [ 001111111111111111111110000000]
Controller_id_read         (read         ) [ 000000000000000000000000000000]
Controller_iq_read         (read         ) [ 000000000000000000000000000000]
trunc_ln                   (partselect   ) [ 001111100000000000000000000000]
trunc_ln1                  (partselect   ) [ 001111100000000000000000000000]
trunc_ln60                 (trunc        ) [ 001111100000000000000000000000]
trunc_ln61                 (trunc        ) [ 001111100000000000000000000000]
trunc_ln4                  (partselect   ) [ 001111111111110000000000000000]
trunc_ln64_1               (partselect   ) [ 001111111111111100000000000000]
tmp_1                      (partselect   ) [ 000000000000000000000000000000]
trunc_ln23_1               (partselect   ) [ 000000000000000000000000000000]
icmp_ln23_2                (icmp         ) [ 001111111111110000000000000000]
icmp_ln23_3                (icmp         ) [ 001111111111110000000000000000]
tmp_4                      (partselect   ) [ 000000000000000000000000000000]
trunc_ln23_3               (partselect   ) [ 000000000000000000000000000000]
icmp_ln23_4                (icmp         ) [ 001111111111110000000000000000]
icmp_ln23_5                (icmp         ) [ 001111111111110000000000000000]
trunc_ln7                  (partselect   ) [ 001111111111110000000000000000]
trunc_ln65_1               (partselect   ) [ 001111111111111100000000000000]
tmp_16                     (partselect   ) [ 000000000000000000000000000000]
trunc_ln23_5               (partselect   ) [ 000000000000000000000000000000]
icmp_ln23_8                (icmp         ) [ 001111111111110000000000000000]
icmp_ln23_9                (icmp         ) [ 001111111111110000000000000000]
tmp_18                     (partselect   ) [ 000000000000000000000000000000]
trunc_ln23_7               (partselect   ) [ 000000000000000000000000000000]
icmp_ln23_10               (icmp         ) [ 001111111111110000000000000000]
icmp_ln23_11               (icmp         ) [ 001111111111110000000000000000]
tmp_33                     (bitselect    ) [ 001111111111111111111100000000]
trunc_ln9                  (partselect   ) [ 001111111100000000000000000000]
trunc_ln2                  (partselect   ) [ 001111111100000000000000000000]
tmp_34                     (bitselect    ) [ 001111111111111111111111110000]
trunc_ln33                 (trunc        ) [ 001111111111100000000000000000]
trunc_ln20_2               (partselect   ) [ 001111000000000000000000000000]
trunc_ln3                  (partselect   ) [ 001000000000000000000000000000]
trunc_ln20_1               (partselect   ) [ 001100000000000000000000000000]
trunc_ln5                  (partselect   ) [ 000000000000000000000000000000]
sext_ln37                  (sext         ) [ 000000000000000000000000000000]
Dout_addr                  (getelementptr) [ 001111111111111111111111111110]
trunc_ln6                  (partselect   ) [ 000000000000000000000000000000]
sext_ln38                  (sext         ) [ 000000000000000000000000000000]
Dout_addr_1                (getelementptr) [ 001111111111111111111111111111]
i_reference_Ampere_d       (bitcast      ) [ 000111000000000000000000000000]
i_reference_Ampere_q       (bitcast      ) [ 000111000000000000000000000000]
i_actual_Ampere_d          (bitcast      ) [ 000111000000000000000000000000]
i_actual_Ampere_q          (bitcast      ) [ 000111111111111111111110000000]
config                     (bitcast      ) [ 000110000000000000000000000000]
xor_ln25                   (xor          ) [ 000100000000000000000000000000]
Dout_addr_req              (writereq     ) [ 000000000000000000000000000000]
config_1                   (bitcast      ) [ 000011000000000000000000000000]
bitcast_ln25               (bitcast      ) [ 000011000000000000000000000000]
Dout_addr_1_req            (writereq     ) [ 000000000000000000000000000000]
mul4_i_i                   (fmul         ) [ 000001111000000000000000000000]
error_d                    (fsub         ) [ 000000111000000000000000000000]
error_q                    (fsub         ) [ 000000111000000000000000000000]
config_2                   (bitcast      ) [ 000000111000000000000000000000]
mul1_i_i                   (fmul         ) [ 000000111111000000000000000000]
bitcast_ln58               (bitcast      ) [ 000000011000000000000000000000]
bitcast_ln59               (bitcast      ) [ 000000011000000000000000000000]
bitcast_ln60               (bitcast      ) [ 000000011000000000000000000000]
bitcast_ln61               (bitcast      ) [ 000000011000000000000000000000]
preIntegrator_d            (fmul         ) [ 000000000111000000000000000000]
preIntegrator_q            (fmul         ) [ 000000000111000000000000000000]
P_sum_d                    (fmul         ) [ 000000000111100000000000000000]
P_sum_q                    (fmul         ) [ 000000000111100000000000000000]
add_i_i                    (fadd         ) [ 000000000111000000000000000000]
old_I_sum_d                (load         ) [ 000000000011111111111111110000]
old_I_sum_q                (load         ) [ 000000000011111111111111110000]
bitcast_ln35_1             (bitcast      ) [ 000000000000000000000000000000]
tmp_6                      (partselect   ) [ 000000000000000000000000000000]
trunc_ln35_1               (trunc        ) [ 000000000000000000000000000000]
icmp_ln35_2                (icmp         ) [ 000000000000000000000000000000]
icmp_ln35_3                (icmp         ) [ 000000000000000000000000000000]
or_ln35_1                  (or           ) [ 000000000011111111111000000000]
bitcast_ln35_3             (bitcast      ) [ 000000000000000000000000000000]
tmp_24                     (partselect   ) [ 000000000000000000000000000000]
trunc_ln35_3               (trunc        ) [ 000000000000000000000000000000]
icmp_ln35_6                (icmp         ) [ 000000000000000000000000000000]
icmp_ln35_7                (icmp         ) [ 000000000000000000000000000000]
or_ln35_3                  (or           ) [ 000000000011111111111000000000]
bitcast_ln71               (bitcast      ) [ 000000000011000000000000000000]
bitcast_ln76               (bitcast      ) [ 000000000011000000000000000000]
tmp_7                      (fcmp         ) [ 000000000001111111111000000000]
fcmp_ln35                  (fcmp         ) [ 000000000001111111111000000000]
fcmp_ln35                  (fcmp         ) [ 000000000001111111111000000000]
tmp_25                     (fcmp         ) [ 000000000001111111111000000000]
fcmp_ln35                  (fcmp         ) [ 000000000001111111111000000000]
fcmp_ln35                  (fcmp         ) [ 000000000001111111111000000000]
mul_i                      (fmul         ) [ 000000000000111111111100000000]
mul1_i                     (fmul         ) [ 000000000000111111111100000000]
u_dq_vor_Volts             (fmul         ) [ 000000000000100000000000000000]
u_dq_vor_Volts_2           (fmul         ) [ 000000000000100000000000000000]
output_before_saturation_d (fadd         ) [ 000000000000011111100000000000]
output_before_saturation_q (fadd         ) [ 000000000000011111100000000000]
decouple_voltage_3         (select       ) [ 000000000000011111111000000000]
decouple_voltage_2         (select       ) [ 000000000000011111111000000000]
bitcast_ln64               (bitcast      ) [ 000000000000001111000000000000]
bitcast_ln23               (bitcast      ) [ 000000000000000000000000000000]
tmp                        (partselect   ) [ 000000000000000000000000000000]
trunc_ln23                 (trunc        ) [ 000000000000000000000000000000]
icmp_ln23                  (icmp         ) [ 000000000000000000000000000000]
icmp_ln23_1                (icmp         ) [ 000000000000000000000000000000]
or_ln23                    (or           ) [ 000000000000000000000000000000]
or_ln23_1                  (or           ) [ 000000000000000000000000000000]
and_ln23                   (and          ) [ 000000000000001111100000000000]
or_ln23_2                  (or           ) [ 000000000000000000000000000000]
and_ln23_2                 (and          ) [ 000000000000001111100000000000]
bitcast_ln65               (bitcast      ) [ 000000000000001111000000000000]
bitcast_ln23_1             (bitcast      ) [ 000000000000000000000000000000]
tmp_15                     (partselect   ) [ 000000000000000000000000000000]
trunc_ln23_2               (trunc        ) [ 000000000000000000000000000000]
icmp_ln23_6                (icmp         ) [ 000000000000000000000000000000]
icmp_ln23_7                (icmp         ) [ 000000000000000000000000000000]
or_ln23_3                  (or           ) [ 000000000000000000000000000000]
or_ln23_4                  (or           ) [ 000000000000000000000000000000]
and_ln23_5                 (and          ) [ 000000000000001111100000000000]
or_ln23_5                  (or           ) [ 000000000000000000000000000000]
and_ln23_7                 (and          ) [ 000000000000001111100000000000]
tmp_8                      (fcmp         ) [ 000000000000000000000000000000]
and_ln25                   (and          ) [ 000000000000000110000000000000]
tmp_20                     (fcmp         ) [ 000000000000000000000000000000]
and_ln25_1                 (and          ) [ 000000000000000110000000000000]
bitcast_ln64_1             (bitcast      ) [ 000000000000000011000000000000]
select_ln25                (select       ) [ 000000000000000011100000000000]
bitcast_ln65_1             (bitcast      ) [ 000000000000000011000000000000]
select_ln25_1              (select       ) [ 000000000000000011100000000000]
tmp_31                     (fcmp         ) [ 000000000000000000000000000000]
and_ln49                   (and          ) [ 000000000000000000000000000000]
output                     (select       ) [ 000000000000000000000000000000]
output_12                  (select       ) [ 000000000000000001111000000000]
tmp_32                     (fcmp         ) [ 000000000000000000000000000000]
and_ln49_1                 (and          ) [ 000000000000000000000000000000]
output_6                   (select       ) [ 000000000000000000000000000000]
output_13                  (select       ) [ 000000000000000001111000000000]
tmp_2                      (fcmp         ) [ 000000000000000000100000000000]
tmp_5                      (fcmp         ) [ 000000000000000000100000000000]
tmp_17                     (fcmp         ) [ 000000000000000000100000000000]
tmp_19                     (fcmp         ) [ 000000000000000000100000000000]
and_ln23_1                 (and          ) [ 000000000000000000000000000000]
and_ln23_3                 (and          ) [ 000000000000000000000000000000]
and_ln23_4                 (and          ) [ 000000000000000000000000000000]
output_0_i_i_i             (fsub         ) [ 000000000000000000000000000000]
output_8                   (select       ) [ 000000000000000000011000000000]
and_ln23_6                 (and          ) [ 000000000000000000000000000000]
and_ln23_8                 (and          ) [ 000000000000000000000000000000]
and_ln23_9                 (and          ) [ 000000000000000000000000000000]
output_0_i_i7_i            (fsub         ) [ 000000000000000000000000000000]
output_10                  (select       ) [ 000000000000000000011000000000]
bitcast_ln35               (bitcast      ) [ 000000000000000000000000000000]
tmp_9                      (partselect   ) [ 000000000000000000000000000000]
trunc_ln35                 (trunc        ) [ 000000000000000000000000000000]
icmp_ln35                  (icmp         ) [ 000000000000000000000000000000]
icmp_ln35_1                (icmp         ) [ 000000000000000000000000000000]
or_ln35                    (or           ) [ 000000000000000000001100000000]
bitcast_ln35_2             (bitcast      ) [ 000000000000000000000000000000]
tmp_21                     (partselect   ) [ 000000000000000000000000000000]
trunc_ln35_2               (trunc        ) [ 000000000000000000000000000000]
icmp_ln35_4                (icmp         ) [ 000000000000000000000000000000]
icmp_ln35_5                (icmp         ) [ 000000000000000000000000000000]
or_ln35_2                  (or           ) [ 000000000000000000001100000000]
tmp_s                      (fcmp         ) [ 000000000000000000000000000000]
and_ln35                   (and          ) [ 000000000000000000000000000000]
select_ln35                (select       ) [ 000000000000000000000000000000]
fcmp_ln35                  (fcmp         ) [ 000000000000000000000000000000]
fcmp_ln35                  (fcmp         ) [ 000000000000000000000000000000]
xor_ln35                   (xor          ) [ 000000000000000000000000000000]
xor_ln35                   (xor          ) [ 000000000000000000000000000000]
and_ln35                   (and          ) [ 000000000000000000000000000000]
and_ln35_1                 (and          ) [ 000000000000000000000000000000]
sign                       (select       ) [ 000000000000000000000100000000]
and_ln35_2                 (and          ) [ 000000000000000000000000000000]
select_ln35_2              (select       ) [ 000000000000000000000000000000]
xor_ln35                   (xor          ) [ 000000000000000000000000000000]
xor_ln35                   (xor          ) [ 000000000000000000000000000000]
and_ln35                   (and          ) [ 000000000000000000000000000000]
and_ln35_3                 (and          ) [ 000000000000000000000000000000]
sign_1                     (select       ) [ 000000000000000000000100000000]
tmp_11                     (fcmp         ) [ 000000000000000000000100000000]
bitcast_ln31               (bitcast      ) [ 000000000000000000000000000000]
tmp_12                     (partselect   ) [ 000000000000000000000000000000]
trunc_ln31                 (trunc        ) [ 000000000000000000000000000000]
bitcast_ln31_1             (bitcast      ) [ 000000000000000000000000000000]
tmp_13                     (partselect   ) [ 000000000000000000000000000000]
trunc_ln31_1               (trunc        ) [ 000000000000000000000000000000]
icmp_ln31                  (icmp         ) [ 000000000000000000000100000000]
icmp_ln31_1                (icmp         ) [ 000000000000000000000100000000]
icmp_ln31_2                (icmp         ) [ 000000000000000000000100000000]
icmp_ln31_3                (icmp         ) [ 000000000000000000000100000000]
tmp_22                     (fcmp         ) [ 000000000000000000000000000000]
and_ln35_4                 (and          ) [ 000000000000000000000000000000]
select_ln35_4              (select       ) [ 000000000000000000000000000000]
fcmp_ln35                  (fcmp         ) [ 000000000000000000000000000000]
fcmp_ln35                  (fcmp         ) [ 000000000000000000000000000000]
xor_ln35                   (xor          ) [ 000000000000000000000000000000]
xor_ln35                   (xor          ) [ 000000000000000000000000000000]
and_ln35                   (and          ) [ 000000000000000000000000000000]
and_ln35_5                 (and          ) [ 000000000000000000000000000000]
sign_2                     (select       ) [ 000000000000000000000100000000]
and_ln35_6                 (and          ) [ 000000000000000000000000000000]
select_ln35_6              (select       ) [ 000000000000000000000000000000]
xor_ln35                   (xor          ) [ 000000000000000000000000000000]
xor_ln35                   (xor          ) [ 000000000000000000000000000000]
and_ln35                   (and          ) [ 000000000000000000000000000000]
and_ln35_7                 (and          ) [ 000000000000000000000000000000]
sign_3                     (select       ) [ 000000000000000000000100000000]
tmp_27                     (fcmp         ) [ 000000000000000000000100000000]
bitcast_ln31_2             (bitcast      ) [ 000000000000000000000000000000]
tmp_28                     (partselect   ) [ 000000000000000000000000000000]
trunc_ln31_2               (trunc        ) [ 000000000000000000000000000000]
bitcast_ln31_3             (bitcast      ) [ 000000000000000000000000000000]
tmp_29                     (partselect   ) [ 000000000000000000000000000000]
trunc_ln31_3               (trunc        ) [ 000000000000000000000000000000]
icmp_ln31_4                (icmp         ) [ 000000000000000000000100000000]
icmp_ln31_5                (icmp         ) [ 000000000000000000000100000000]
icmp_ln31_6                (icmp         ) [ 000000000000000000000100000000]
icmp_ln31_7                (icmp         ) [ 000000000000000000000100000000]
add                        (fadd         ) [ 000000000000000000000110000000]
add4                       (fadd         ) [ 000000000000000000000110000000]
and_ln31                   (and          ) [ 000000000000000000000000000000]
xor_ln31                   (xor          ) [ 000000000000000000000000000000]
or_ln31                    (or           ) [ 000000000000000000000000000000]
or_ln31_1                  (or           ) [ 000000000000000000000000000000]
and_ln31_1                 (and          ) [ 000000000000000000000000000000]
tmp_14                     (fcmp         ) [ 000000000000000000000000000000]
and_ln31_2                 (and          ) [ 000000000000000000000000000000]
output_9                   (and          ) [ 000000000000000000000000000000]
and_ln31_4                 (and          ) [ 000000000000000000000000000000]
xor_ln31_1                 (xor          ) [ 000000000000000000000000000000]
or_ln31_2                  (or           ) [ 000000000000000000000000000000]
or_ln31_3                  (or           ) [ 000000000000000000000000000000]
and_ln31_5                 (and          ) [ 000000000000000000000000000000]
tmp_30                     (fcmp         ) [ 000000000000000000000000000000]
and_ln31_6                 (and          ) [ 000000000000000000000000000000]
output_11                  (and          ) [ 000000000000000000000000000000]
clamping_active_d          (or           ) [ 000000000000000000000000000000]
clamping_active_q          (or           ) [ 000000000000000000000000000000]
select_ln66                (select       ) [ 000000000000000000000011110000]
select_ln67                (select       ) [ 000000000000000000000011110000]
call_ret                   (call         ) [ 000000000000000000000000000000]
newret                     (extractvalue ) [ 000000000000000000000001000000]
u_output_Volts_d           (extractvalue ) [ 000000000000000000000001000000]
u_output_Volts_q           (extractvalue ) [ 000000000000000000000001100000]
write_ln36                 (write        ) [ 000000000000000000000000000000]
bitcast_ln37               (bitcast      ) [ 000000000000000000000000000000]
write_ln37                 (write        ) [ 000000000000000000000000000000]
bitcast_ln38               (bitcast      ) [ 000000000000000000000000000000]
write_ln38                 (write        ) [ 000000000000000000000000000000]
storemerge_i               (fadd         ) [ 000000000000000000000000000000]
storemerge1_i              (fadd         ) [ 000000000000000000000000000000]
select_ln82                (select       ) [ 000000000000000000000000000000]
select_ln82_1              (select       ) [ 000000000000000000000000000000]
store_ln74                 (store        ) [ 000000000000000000000000000000]
store_ln69                 (store        ) [ 000000000000000000000000000000]
Dout_addr_resp             (writeresp    ) [ 000000000000000000000000000000]
spectopmodule_ln0          (spectopmodule) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap  ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface) [ 000000000000000000000000000000]
Dout_addr_1_resp           (writeresp    ) [ 000000000000000000000000000000]
ret_ln39                   (ret          ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Dout">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dout"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="self">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="self"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Controller_id">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Controller_id"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Controller_iq">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Controller_iq"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i_reference_Ampere">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_reference_Ampere"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i_actual_Ampere">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_actual_Ampere"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="V_dc_volts">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_dc_volts"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="omega_el_rad_per_sec">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="omega_el_rad_per_sec"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_volts_d">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_volts_d"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_volts_q">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_volts_q"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="I_sum_d">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_sum_d"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="I_sum_q">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_sum_q"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i96"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i256P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i160P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i256.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uz_FOC_SpaceVector_Limitation.1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i256P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="output_volts_q_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_volts_q_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="output_volts_d_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_volts_d_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="omega_el_rad_per_sec_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="omega_el_rad_per_sec_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="V_dc_volts_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_dc_volts_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_actual_Ampere_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="96" slack="0"/>
<pin id="198" dir="0" index="1" bw="96" slack="0"/>
<pin id="199" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_actual_Ampere_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_reference_Ampere_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="96" slack="0"/>
<pin id="204" dir="0" index="1" bw="96" slack="0"/>
<pin id="205" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_reference_Ampere_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="self_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="256" slack="0"/>
<pin id="210" dir="0" index="1" bw="256" slack="0"/>
<pin id="211" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="self_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="Controller_id_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="160" slack="0"/>
<pin id="216" dir="0" index="1" bw="160" slack="0"/>
<pin id="217" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Controller_id_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="Controller_iq_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="160" slack="0"/>
<pin id="222" dir="0" index="1" bw="160" slack="0"/>
<pin id="223" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Controller_iq_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_writeresp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="1"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="Dout_addr_req/2 Dout_addr_resp/24 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_writeresp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="2"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="Dout_addr_1_req/3 Dout_addr_1_resp/25 "/>
</bind>
</comp>

<comp id="240" class="1004" name="write_ln36_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="256" slack="0"/>
<pin id="243" dir="0" index="2" bw="256" slack="1"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/23 "/>
</bind>
</comp>

<comp id="247" class="1004" name="write_ln37_write_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="22"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="0" index="3" bw="1" slack="0"/>
<pin id="252" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/23 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln38_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="23"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="0" index="3" bw="1" slack="0"/>
<pin id="261" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/24 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_uz_FOC_SpaceVector_Limitation_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="320" slack="0"/>
<pin id="267" dir="0" index="1" bw="256" slack="20"/>
<pin id="268" dir="0" index="2" bw="32" slack="1"/>
<pin id="269" dir="0" index="3" bw="32" slack="1"/>
<pin id="270" dir="0" index="4" bw="32" slack="20"/>
<pin id="271" dir="0" index="5" bw="32" slack="20"/>
<pin id="272" dir="0" index="6" bw="32" slack="19"/>
<pin id="273" dir="0" index="7" bw="6" slack="0"/>
<pin id="274" dir="0" index="8" bw="56" slack="0"/>
<pin id="275" dir="0" index="9" bw="52" slack="0"/>
<pin id="276" dir="0" index="10" bw="49" slack="0"/>
<pin id="277" dir="0" index="11" bw="44" slack="0"/>
<pin id="278" dir="0" index="12" bw="27" slack="0"/>
<pin id="279" dir="0" index="13" bw="8" slack="0"/>
<pin id="280" dir="1" index="14" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/21 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="error_d/2 add_i_i/5 output_before_saturation_d/9 output_0_i_i_i/15 add/17 storemerge_i/22 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="error_q/2 output_before_saturation_q/9 output_0_i_i7_i/15 add4/17 storemerge1_i/22 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4_i_i/2 mul1_i_i/3 preIntegrator_d/6 mul_i/9 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="preIntegrator_q/6 mul1_i/9 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="P_sum_d/6 u_dq_vor_Volts/9 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="P_sum_q/6 u_dq_vor_Volts_2/9 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/9 tmp_8/13 tmp_31/15 tmp_2/16 tmp_s/19 tmp_14/20 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="fcmp_ln35/9 tmp_20/13 tmp_32/15 tmp_5/16 fcmp_ln35/19 tmp_30/20 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="fcmp_ln35/9 tmp_17/16 fcmp_ln35/19 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_25/9 tmp_19/16 tmp_11/19 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="fcmp_ln35/9 tmp_22/19 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="fcmp_ln35/9 fcmp_ln35/19 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="fcmp_ln35/19 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_27/19 "/>
</bind>
</comp>

<comp id="353" class="1005" name="reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4_i_i preIntegrator_d mul_i "/>
</bind>
</comp>

<comp id="362" class="1005" name="reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="error_d add_i_i output_before_saturation_d add "/>
</bind>
</comp>

<comp id="373" class="1005" name="reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="error_q output_before_saturation_q add4 "/>
</bind>
</comp>

<comp id="384" class="1005" name="reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="preIntegrator_q mul1_i "/>
</bind>
</comp>

<comp id="392" class="1004" name="empty_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="96" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="96" slack="0"/>
<pin id="399" dir="0" index="2" bw="7" slack="0"/>
<pin id="400" dir="0" index="3" bw="7" slack="0"/>
<pin id="401" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="empty_49_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="96" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_49/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_cast3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="96" slack="0"/>
<pin id="413" dir="0" index="2" bw="7" slack="0"/>
<pin id="414" dir="0" index="3" bw="7" slack="0"/>
<pin id="415" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast3/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="160" slack="0"/>
<pin id="423" dir="0" index="2" bw="7" slack="0"/>
<pin id="424" dir="0" index="3" bw="7" slack="0"/>
<pin id="425" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="160" slack="0"/>
<pin id="433" dir="0" index="2" bw="7" slack="0"/>
<pin id="434" dir="0" index="3" bw="7" slack="0"/>
<pin id="435" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln60_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="160" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln61_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="160" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="160" slack="0"/>
<pin id="451" dir="0" index="2" bw="8" slack="0"/>
<pin id="452" dir="0" index="3" bw="8" slack="0"/>
<pin id="453" dir="1" index="4" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln64_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="160" slack="0"/>
<pin id="461" dir="0" index="2" bw="9" slack="0"/>
<pin id="462" dir="0" index="3" bw="9" slack="0"/>
<pin id="463" dir="1" index="4" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln64_1/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="160" slack="0"/>
<pin id="471" dir="0" index="2" bw="9" slack="0"/>
<pin id="472" dir="0" index="3" bw="9" slack="0"/>
<pin id="473" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln23_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="23" slack="0"/>
<pin id="480" dir="0" index="1" bw="160" slack="0"/>
<pin id="481" dir="0" index="2" bw="9" slack="0"/>
<pin id="482" dir="0" index="3" bw="9" slack="0"/>
<pin id="483" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_1/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln23_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_2/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln23_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="23" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_3/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="160" slack="0"/>
<pin id="503" dir="0" index="2" bw="8" slack="0"/>
<pin id="504" dir="0" index="3" bw="8" slack="0"/>
<pin id="505" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln23_3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="23" slack="0"/>
<pin id="512" dir="0" index="1" bw="160" slack="0"/>
<pin id="513" dir="0" index="2" bw="8" slack="0"/>
<pin id="514" dir="0" index="3" bw="8" slack="0"/>
<pin id="515" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_3/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln23_4_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_4/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln23_5_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="23" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_5/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln7_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="160" slack="0"/>
<pin id="535" dir="0" index="2" bw="8" slack="0"/>
<pin id="536" dir="0" index="3" bw="8" slack="0"/>
<pin id="537" dir="1" index="4" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln65_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="160" slack="0"/>
<pin id="545" dir="0" index="2" bw="9" slack="0"/>
<pin id="546" dir="0" index="3" bw="9" slack="0"/>
<pin id="547" dir="1" index="4" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln65_1/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_16_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="160" slack="0"/>
<pin id="555" dir="0" index="2" bw="9" slack="0"/>
<pin id="556" dir="0" index="3" bw="9" slack="0"/>
<pin id="557" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="trunc_ln23_5_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="23" slack="0"/>
<pin id="564" dir="0" index="1" bw="160" slack="0"/>
<pin id="565" dir="0" index="2" bw="9" slack="0"/>
<pin id="566" dir="0" index="3" bw="9" slack="0"/>
<pin id="567" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_5/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln23_8_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_8/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="icmp_ln23_9_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="23" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_9/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_18_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="160" slack="0"/>
<pin id="587" dir="0" index="2" bw="8" slack="0"/>
<pin id="588" dir="0" index="3" bw="8" slack="0"/>
<pin id="589" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="trunc_ln23_7_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="23" slack="0"/>
<pin id="596" dir="0" index="1" bw="160" slack="0"/>
<pin id="597" dir="0" index="2" bw="8" slack="0"/>
<pin id="598" dir="0" index="3" bw="8" slack="0"/>
<pin id="599" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23_7/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln23_10_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_10/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln23_11_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="23" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_11/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_33_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="256" slack="0"/>
<pin id="619" dir="0" index="2" bw="6" slack="0"/>
<pin id="620" dir="1" index="3" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="trunc_ln9_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="160" slack="0"/>
<pin id="627" dir="0" index="2" bw="8" slack="0"/>
<pin id="628" dir="0" index="3" bw="8" slack="0"/>
<pin id="629" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="0" index="1" bw="160" slack="0"/>
<pin id="637" dir="0" index="2" bw="8" slack="0"/>
<pin id="638" dir="0" index="3" bw="8" slack="0"/>
<pin id="639" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_34_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="256" slack="0"/>
<pin id="647" dir="0" index="2" bw="5" slack="0"/>
<pin id="648" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="trunc_ln33_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="256" slack="0"/>
<pin id="654" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="trunc_ln20_2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="256" slack="0"/>
<pin id="659" dir="0" index="2" bw="9" slack="0"/>
<pin id="660" dir="0" index="3" bw="9" slack="0"/>
<pin id="661" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln20_2/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="trunc_ln3_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="256" slack="0"/>
<pin id="669" dir="0" index="2" bw="8" slack="0"/>
<pin id="670" dir="0" index="3" bw="8" slack="0"/>
<pin id="671" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="trunc_ln20_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="256" slack="0"/>
<pin id="679" dir="0" index="2" bw="8" slack="0"/>
<pin id="680" dir="0" index="3" bw="8" slack="0"/>
<pin id="681" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln20_1/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="trunc_ln5_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="62" slack="0"/>
<pin id="688" dir="0" index="1" bw="64" slack="0"/>
<pin id="689" dir="0" index="2" bw="3" slack="0"/>
<pin id="690" dir="0" index="3" bw="7" slack="0"/>
<pin id="691" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="sext_ln37_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="62" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="Dout_addr_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="62" slack="0"/>
<pin id="703" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Dout_addr/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="trunc_ln6_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="62" slack="0"/>
<pin id="708" dir="0" index="1" bw="64" slack="0"/>
<pin id="709" dir="0" index="2" bw="3" slack="0"/>
<pin id="710" dir="0" index="3" bw="7" slack="0"/>
<pin id="711" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/1 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sext_ln38_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="62" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="Dout_addr_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="0" index="1" bw="62" slack="0"/>
<pin id="723" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Dout_addr_1/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="i_reference_Ampere_d_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="i_reference_Ampere_d/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="i_reference_Ampere_q_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="i_reference_Ampere_q/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="i_actual_Ampere_d_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="i_actual_Ampere_d/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="i_actual_Ampere_q_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="i_actual_Ampere_q/2 "/>
</bind>
</comp>

<comp id="743" class="1004" name="config_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="config/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="xor_ln25_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="0" index="1" bw="32" slack="0"/>
<pin id="750" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="config_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="2"/>
<pin id="754" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="config_1/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="bitcast_ln25_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="config_2_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="4"/>
<pin id="762" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="config_2/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="bitcast_ln58_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="5"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln58/6 "/>
</bind>
</comp>

<comp id="768" class="1004" name="bitcast_ln59_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="5"/>
<pin id="770" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="bitcast_ln60_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="5"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln60/6 "/>
</bind>
</comp>

<comp id="776" class="1004" name="bitcast_ln61_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="5"/>
<pin id="778" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/6 "/>
</bind>
</comp>

<comp id="780" class="1004" name="old_I_sum_d_load_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="old_I_sum_d/9 "/>
</bind>
</comp>

<comp id="785" class="1004" name="old_I_sum_q_load_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="old_I_sum_q/9 "/>
</bind>
</comp>

<comp id="790" class="1004" name="bitcast_ln35_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_1/9 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_6_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="0" index="2" bw="6" slack="0"/>
<pin id="798" dir="0" index="3" bw="6" slack="0"/>
<pin id="799" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln35_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_1/9 "/>
</bind>
</comp>

<comp id="808" class="1004" name="icmp_ln35_2_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_2/9 "/>
</bind>
</comp>

<comp id="814" class="1004" name="icmp_ln35_3_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="23" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_3/9 "/>
</bind>
</comp>

<comp id="820" class="1004" name="or_ln35_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_1/9 "/>
</bind>
</comp>

<comp id="826" class="1004" name="bitcast_ln35_3_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_3/9 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_24_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="0"/>
<pin id="832" dir="0" index="1" bw="32" slack="0"/>
<pin id="833" dir="0" index="2" bw="6" slack="0"/>
<pin id="834" dir="0" index="3" bw="6" slack="0"/>
<pin id="835" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="trunc_ln35_3_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_3/9 "/>
</bind>
</comp>

<comp id="844" class="1004" name="icmp_ln35_6_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_6/9 "/>
</bind>
</comp>

<comp id="850" class="1004" name="icmp_ln35_7_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="23" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_7/9 "/>
</bind>
</comp>

<comp id="856" class="1004" name="or_ln35_3_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_3/9 "/>
</bind>
</comp>

<comp id="862" class="1004" name="bitcast_ln71_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="8"/>
<pin id="864" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln71/9 "/>
</bind>
</comp>

<comp id="866" class="1004" name="bitcast_ln76_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="8"/>
<pin id="868" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76/9 "/>
</bind>
</comp>

<comp id="870" class="1004" name="decouple_voltage_3_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="11"/>
<pin id="872" dir="0" index="1" bw="32" slack="1"/>
<pin id="873" dir="0" index="2" bw="32" slack="0"/>
<pin id="874" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="decouple_voltage_3/12 "/>
</bind>
</comp>

<comp id="876" class="1004" name="decouple_voltage_2_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="11"/>
<pin id="878" dir="0" index="1" bw="32" slack="1"/>
<pin id="879" dir="0" index="2" bw="32" slack="0"/>
<pin id="880" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="decouple_voltage_2/12 "/>
</bind>
</comp>

<comp id="882" class="1004" name="bitcast_ln64_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="12"/>
<pin id="884" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64/13 "/>
</bind>
</comp>

<comp id="886" class="1004" name="bitcast_ln23_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23/13 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="0" index="1" bw="32" slack="0"/>
<pin id="893" dir="0" index="2" bw="6" slack="0"/>
<pin id="894" dir="0" index="3" bw="6" slack="0"/>
<pin id="895" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="900" class="1004" name="trunc_ln23_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="0"/>
<pin id="902" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/13 "/>
</bind>
</comp>

<comp id="904" class="1004" name="icmp_ln23_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/13 "/>
</bind>
</comp>

<comp id="910" class="1004" name="icmp_ln23_1_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="23" slack="0"/>
<pin id="912" dir="0" index="1" bw="1" slack="0"/>
<pin id="913" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/13 "/>
</bind>
</comp>

<comp id="916" class="1004" name="or_ln23_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="0"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/13 "/>
</bind>
</comp>

<comp id="922" class="1004" name="or_ln23_1_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="12"/>
<pin id="924" dir="0" index="1" bw="1" slack="12"/>
<pin id="925" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_1/13 "/>
</bind>
</comp>

<comp id="926" class="1004" name="and_ln23_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23/13 "/>
</bind>
</comp>

<comp id="932" class="1004" name="or_ln23_2_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="12"/>
<pin id="934" dir="0" index="1" bw="1" slack="12"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_2/13 "/>
</bind>
</comp>

<comp id="936" class="1004" name="and_ln23_2_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="1" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_2/13 "/>
</bind>
</comp>

<comp id="942" class="1004" name="bitcast_ln65_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="12"/>
<pin id="944" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65/13 "/>
</bind>
</comp>

<comp id="946" class="1004" name="bitcast_ln23_1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="1"/>
<pin id="948" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_1/13 "/>
</bind>
</comp>

<comp id="950" class="1004" name="tmp_15_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="0"/>
<pin id="952" dir="0" index="1" bw="32" slack="0"/>
<pin id="953" dir="0" index="2" bw="6" slack="0"/>
<pin id="954" dir="0" index="3" bw="6" slack="0"/>
<pin id="955" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/13 "/>
</bind>
</comp>

<comp id="960" class="1004" name="trunc_ln23_2_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="0"/>
<pin id="962" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_2/13 "/>
</bind>
</comp>

<comp id="964" class="1004" name="icmp_ln23_6_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_6/13 "/>
</bind>
</comp>

<comp id="970" class="1004" name="icmp_ln23_7_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="23" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_7/13 "/>
</bind>
</comp>

<comp id="976" class="1004" name="or_ln23_3_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="1" slack="0"/>
<pin id="979" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_3/13 "/>
</bind>
</comp>

<comp id="982" class="1004" name="or_ln23_4_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="12"/>
<pin id="984" dir="0" index="1" bw="1" slack="12"/>
<pin id="985" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_4/13 "/>
</bind>
</comp>

<comp id="986" class="1004" name="and_ln23_5_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="0"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_5/13 "/>
</bind>
</comp>

<comp id="992" class="1004" name="or_ln23_5_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="12"/>
<pin id="994" dir="0" index="1" bw="1" slack="12"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_5/13 "/>
</bind>
</comp>

<comp id="996" class="1004" name="and_ln23_7_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_7/13 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="and_ln25_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/14 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="and_ln25_1_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="0" index="1" bw="1" slack="0"/>
<pin id="1010" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_1/14 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="bitcast_ln64_1_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="14"/>
<pin id="1014" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64_1/15 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="select_ln25_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="1"/>
<pin id="1018" dir="0" index="1" bw="32" slack="2"/>
<pin id="1019" dir="0" index="2" bw="32" slack="0"/>
<pin id="1020" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/15 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="bitcast_ln65_1_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="14"/>
<pin id="1025" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65_1/15 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="select_ln25_1_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="1"/>
<pin id="1029" dir="0" index="1" bw="32" slack="2"/>
<pin id="1030" dir="0" index="2" bw="32" slack="0"/>
<pin id="1031" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/15 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="and_ln49_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="3"/>
<pin id="1036" dir="0" index="1" bw="1" slack="0"/>
<pin id="1037" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/16 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="output_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="32" slack="1"/>
<pin id="1042" dir="0" index="2" bw="32" slack="4"/>
<pin id="1043" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output/16 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="output_12_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="2"/>
<pin id="1048" dir="0" index="1" bw="32" slack="3"/>
<pin id="1049" dir="0" index="2" bw="32" slack="0"/>
<pin id="1050" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_12/16 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="and_ln49_1_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="3"/>
<pin id="1054" dir="0" index="1" bw="1" slack="0"/>
<pin id="1055" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49_1/16 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="output_6_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="32" slack="1"/>
<pin id="1060" dir="0" index="2" bw="32" slack="4"/>
<pin id="1061" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_6/16 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="output_13_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="2"/>
<pin id="1066" dir="0" index="1" bw="32" slack="3"/>
<pin id="1067" dir="0" index="2" bw="32" slack="0"/>
<pin id="1068" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_13/16 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="and_ln23_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="5"/>
<pin id="1072" dir="0" index="1" bw="1" slack="1"/>
<pin id="1073" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_1/18 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="and_ln23_3_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="5"/>
<pin id="1076" dir="0" index="1" bw="1" slack="1"/>
<pin id="1077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_3/18 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="and_ln23_4_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_4/18 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="output_8_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="32" slack="0"/>
<pin id="1087" dir="0" index="2" bw="32" slack="0"/>
<pin id="1088" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_8/18 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="and_ln23_6_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="5"/>
<pin id="1094" dir="0" index="1" bw="1" slack="1"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_6/18 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="and_ln23_8_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="5"/>
<pin id="1098" dir="0" index="1" bw="1" slack="1"/>
<pin id="1099" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_8/18 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="and_ln23_9_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="1" slack="0"/>
<pin id="1103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23_9/18 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="output_10_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="32" slack="0"/>
<pin id="1109" dir="0" index="2" bw="32" slack="0"/>
<pin id="1110" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_10/18 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="bitcast_ln35_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="1"/>
<pin id="1116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35/19 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="tmp_9_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="8" slack="0"/>
<pin id="1119" dir="0" index="1" bw="32" slack="0"/>
<pin id="1120" dir="0" index="2" bw="6" slack="0"/>
<pin id="1121" dir="0" index="3" bw="6" slack="0"/>
<pin id="1122" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/19 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="trunc_ln35_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="0"/>
<pin id="1129" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/19 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="icmp_ln35_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="8" slack="0"/>
<pin id="1133" dir="0" index="1" bw="1" slack="0"/>
<pin id="1134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/19 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="icmp_ln35_1_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="23" slack="0"/>
<pin id="1139" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_1/19 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="or_ln35_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="0"/>
<pin id="1145" dir="0" index="1" bw="1" slack="0"/>
<pin id="1146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/19 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="bitcast_ln35_2_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="1"/>
<pin id="1151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_2/19 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_21_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="8" slack="0"/>
<pin id="1154" dir="0" index="1" bw="32" slack="0"/>
<pin id="1155" dir="0" index="2" bw="6" slack="0"/>
<pin id="1156" dir="0" index="3" bw="6" slack="0"/>
<pin id="1157" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/19 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="trunc_ln35_2_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="0"/>
<pin id="1164" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_2/19 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="icmp_ln35_4_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="0"/>
<pin id="1168" dir="0" index="1" bw="1" slack="0"/>
<pin id="1169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_4/19 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="icmp_ln35_5_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="23" slack="0"/>
<pin id="1174" dir="0" index="1" bw="1" slack="0"/>
<pin id="1175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_5/19 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="or_ln35_2_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="1" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_2/19 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="and_ln35_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="1"/>
<pin id="1186" dir="0" index="1" bw="1" slack="0"/>
<pin id="1187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/20 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="select_ln35_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="0" index="1" bw="32" slack="0"/>
<pin id="1192" dir="0" index="2" bw="32" slack="0"/>
<pin id="1193" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/20 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="xor_ln35_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="0"/>
<pin id="1199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/20 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="xor_ln35_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="0"/>
<pin id="1205" dir="0" index="1" bw="1" slack="0"/>
<pin id="1206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/20 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="and_ln35_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="0"/>
<pin id="1211" dir="0" index="1" bw="1" slack="0"/>
<pin id="1212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/20 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="and_ln35_1_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="1"/>
<pin id="1217" dir="0" index="1" bw="1" slack="0"/>
<pin id="1218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_1/20 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="sign_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="32" slack="0"/>
<pin id="1223" dir="0" index="2" bw="32" slack="0"/>
<pin id="1224" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sign/20 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="and_ln35_2_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="11"/>
<pin id="1231" dir="0" index="1" bw="1" slack="10"/>
<pin id="1232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_2/20 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="select_ln35_2_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="0"/>
<pin id="1235" dir="0" index="1" bw="32" slack="0"/>
<pin id="1236" dir="0" index="2" bw="32" slack="0"/>
<pin id="1237" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/20 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="xor_ln35_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="10"/>
<pin id="1243" dir="0" index="1" bw="1" slack="0"/>
<pin id="1244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/20 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="xor_ln35_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="10"/>
<pin id="1248" dir="0" index="1" bw="1" slack="0"/>
<pin id="1249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/20 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="and_ln35_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="0"/>
<pin id="1253" dir="0" index="1" bw="1" slack="0"/>
<pin id="1254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/20 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="and_ln35_3_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="11"/>
<pin id="1259" dir="0" index="1" bw="1" slack="0"/>
<pin id="1260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_3/20 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="sign_1_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="0"/>
<pin id="1264" dir="0" index="1" bw="32" slack="0"/>
<pin id="1265" dir="0" index="2" bw="32" slack="0"/>
<pin id="1266" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sign_1/20 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="bitcast_ln31_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="0"/>
<pin id="1273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31/20 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="tmp_12_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="0"/>
<pin id="1277" dir="0" index="1" bw="32" slack="0"/>
<pin id="1278" dir="0" index="2" bw="6" slack="0"/>
<pin id="1279" dir="0" index="3" bw="6" slack="0"/>
<pin id="1280" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/20 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="trunc_ln31_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="0"/>
<pin id="1287" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/20 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="bitcast_ln31_1_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="0"/>
<pin id="1291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_1/20 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="tmp_13_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="8" slack="0"/>
<pin id="1295" dir="0" index="1" bw="32" slack="0"/>
<pin id="1296" dir="0" index="2" bw="6" slack="0"/>
<pin id="1297" dir="0" index="3" bw="6" slack="0"/>
<pin id="1298" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/20 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="trunc_ln31_1_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="32" slack="0"/>
<pin id="1305" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_1/20 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="icmp_ln31_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="8" slack="0"/>
<pin id="1309" dir="0" index="1" bw="1" slack="0"/>
<pin id="1310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/20 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="icmp_ln31_1_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="23" slack="0"/>
<pin id="1315" dir="0" index="1" bw="1" slack="0"/>
<pin id="1316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_1/20 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="icmp_ln31_2_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="8" slack="0"/>
<pin id="1321" dir="0" index="1" bw="1" slack="0"/>
<pin id="1322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_2/20 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="icmp_ln31_3_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="23" slack="0"/>
<pin id="1327" dir="0" index="1" bw="1" slack="0"/>
<pin id="1328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_3/20 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="and_ln35_4_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="1" slack="1"/>
<pin id="1333" dir="0" index="1" bw="1" slack="0"/>
<pin id="1334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_4/20 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="select_ln35_4_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="1" slack="0"/>
<pin id="1338" dir="0" index="1" bw="32" slack="0"/>
<pin id="1339" dir="0" index="2" bw="32" slack="0"/>
<pin id="1340" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_4/20 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="xor_ln35_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="0"/>
<pin id="1346" dir="0" index="1" bw="1" slack="0"/>
<pin id="1347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/20 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="xor_ln35_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="0"/>
<pin id="1352" dir="0" index="1" bw="1" slack="0"/>
<pin id="1353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/20 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="and_ln35_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="0"/>
<pin id="1358" dir="0" index="1" bw="1" slack="0"/>
<pin id="1359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/20 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="and_ln35_5_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="1"/>
<pin id="1364" dir="0" index="1" bw="1" slack="0"/>
<pin id="1365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_5/20 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="sign_2_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="0"/>
<pin id="1369" dir="0" index="1" bw="32" slack="0"/>
<pin id="1370" dir="0" index="2" bw="32" slack="0"/>
<pin id="1371" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sign_2/20 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="and_ln35_6_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="11"/>
<pin id="1378" dir="0" index="1" bw="1" slack="10"/>
<pin id="1379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_6/20 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="select_ln35_6_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="0"/>
<pin id="1382" dir="0" index="1" bw="32" slack="0"/>
<pin id="1383" dir="0" index="2" bw="32" slack="0"/>
<pin id="1384" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_6/20 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="xor_ln35_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="10"/>
<pin id="1390" dir="0" index="1" bw="1" slack="0"/>
<pin id="1391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/20 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="xor_ln35_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="10"/>
<pin id="1395" dir="0" index="1" bw="1" slack="0"/>
<pin id="1396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/20 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="and_ln35_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="0"/>
<pin id="1400" dir="0" index="1" bw="1" slack="0"/>
<pin id="1401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/20 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="and_ln35_7_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="11"/>
<pin id="1406" dir="0" index="1" bw="1" slack="0"/>
<pin id="1407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_7/20 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="sign_3_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="1" slack="0"/>
<pin id="1411" dir="0" index="1" bw="32" slack="0"/>
<pin id="1412" dir="0" index="2" bw="32" slack="0"/>
<pin id="1413" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sign_3/20 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="bitcast_ln31_2_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="0"/>
<pin id="1420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_2/20 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="tmp_28_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="8" slack="0"/>
<pin id="1424" dir="0" index="1" bw="32" slack="0"/>
<pin id="1425" dir="0" index="2" bw="6" slack="0"/>
<pin id="1426" dir="0" index="3" bw="6" slack="0"/>
<pin id="1427" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/20 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="trunc_ln31_2_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="32" slack="0"/>
<pin id="1434" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_2/20 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="bitcast_ln31_3_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="32" slack="0"/>
<pin id="1438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31_3/20 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="tmp_29_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="8" slack="0"/>
<pin id="1442" dir="0" index="1" bw="32" slack="0"/>
<pin id="1443" dir="0" index="2" bw="6" slack="0"/>
<pin id="1444" dir="0" index="3" bw="6" slack="0"/>
<pin id="1445" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/20 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="trunc_ln31_3_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="32" slack="0"/>
<pin id="1452" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_3/20 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="icmp_ln31_4_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="8" slack="0"/>
<pin id="1456" dir="0" index="1" bw="1" slack="0"/>
<pin id="1457" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_4/20 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="icmp_ln31_5_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="23" slack="0"/>
<pin id="1462" dir="0" index="1" bw="1" slack="0"/>
<pin id="1463" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_5/20 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="icmp_ln31_6_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="8" slack="0"/>
<pin id="1468" dir="0" index="1" bw="1" slack="0"/>
<pin id="1469" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_6/20 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="icmp_ln31_7_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="23" slack="0"/>
<pin id="1474" dir="0" index="1" bw="1" slack="0"/>
<pin id="1475" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_7/20 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="and_ln31_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="1" slack="2"/>
<pin id="1480" dir="0" index="1" bw="1" slack="1"/>
<pin id="1481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31/21 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="xor_ln31_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="1" slack="0"/>
<pin id="1484" dir="0" index="1" bw="1" slack="0"/>
<pin id="1485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31/21 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="or_ln31_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="1" slack="1"/>
<pin id="1490" dir="0" index="1" bw="1" slack="1"/>
<pin id="1491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/21 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="or_ln31_1_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="1" slack="1"/>
<pin id="1494" dir="0" index="1" bw="1" slack="1"/>
<pin id="1495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_1/21 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="and_ln31_1_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="0"/>
<pin id="1498" dir="0" index="1" bw="1" slack="0"/>
<pin id="1499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31_1/21 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="and_ln31_2_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="1" slack="0"/>
<pin id="1504" dir="0" index="1" bw="1" slack="0"/>
<pin id="1505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31_2/21 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="output_9_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="1" slack="0"/>
<pin id="1510" dir="0" index="1" bw="1" slack="0"/>
<pin id="1511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="output_9/21 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="and_ln31_4_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="1" slack="2"/>
<pin id="1516" dir="0" index="1" bw="1" slack="1"/>
<pin id="1517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31_4/21 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="xor_ln31_1_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="1" slack="0"/>
<pin id="1520" dir="0" index="1" bw="1" slack="0"/>
<pin id="1521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31_1/21 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="or_ln31_2_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="1" slack="1"/>
<pin id="1526" dir="0" index="1" bw="1" slack="1"/>
<pin id="1527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_2/21 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="or_ln31_3_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="1" slack="1"/>
<pin id="1530" dir="0" index="1" bw="1" slack="1"/>
<pin id="1531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_3/21 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="and_ln31_5_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="1" slack="0"/>
<pin id="1534" dir="0" index="1" bw="1" slack="0"/>
<pin id="1535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31_5/21 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="and_ln31_6_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="1" slack="0"/>
<pin id="1540" dir="0" index="1" bw="1" slack="0"/>
<pin id="1541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31_6/21 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="output_11_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="1" slack="0"/>
<pin id="1546" dir="0" index="1" bw="1" slack="0"/>
<pin id="1547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="output_11/21 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="clamping_active_d_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="1" slack="20"/>
<pin id="1552" dir="0" index="1" bw="1" slack="0"/>
<pin id="1553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="clamping_active_d/21 "/>
</bind>
</comp>

<comp id="1555" class="1004" name="clamping_active_q_fu_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="1" slack="20"/>
<pin id="1557" dir="0" index="1" bw="1" slack="0"/>
<pin id="1558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="clamping_active_q/21 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="select_ln66_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="1" slack="0"/>
<pin id="1562" dir="0" index="1" bw="32" slack="0"/>
<pin id="1563" dir="0" index="2" bw="32" slack="10"/>
<pin id="1564" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/21 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="select_ln67_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="1" slack="0"/>
<pin id="1570" dir="0" index="1" bw="32" slack="0"/>
<pin id="1571" dir="0" index="2" bw="32" slack="10"/>
<pin id="1572" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/21 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="newret_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="320" slack="0"/>
<pin id="1578" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="newret/22 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="u_output_Volts_d_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="320" slack="0"/>
<pin id="1582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="u_output_Volts_d/22 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="u_output_Volts_q_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="320" slack="0"/>
<pin id="1586" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="u_output_Volts_q/22 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="bitcast_ln37_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="32" slack="1"/>
<pin id="1590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln37/23 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="bitcast_ln38_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="32" slack="2"/>
<pin id="1594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/24 "/>
</bind>
</comp>

<comp id="1596" class="1004" name="select_ln82_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="1" slack="24"/>
<pin id="1598" dir="0" index="1" bw="32" slack="0"/>
<pin id="1599" dir="0" index="2" bw="32" slack="0"/>
<pin id="1600" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/25 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="select_ln82_1_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="1" slack="24"/>
<pin id="1605" dir="0" index="1" bw="32" slack="0"/>
<pin id="1606" dir="0" index="2" bw="32" slack="0"/>
<pin id="1607" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_1/25 "/>
</bind>
</comp>

<comp id="1610" class="1004" name="store_ln74_store_fu_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="32" slack="0"/>
<pin id="1612" dir="0" index="1" bw="32" slack="0"/>
<pin id="1613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/25 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="store_ln69_store_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="0"/>
<pin id="1618" dir="0" index="1" bw="32" slack="0"/>
<pin id="1619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/25 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="omega_el_rad_per_sec_read_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="32" slack="8"/>
<pin id="1624" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="omega_el_rad_per_sec_read "/>
</bind>
</comp>

<comp id="1629" class="1005" name="V_dc_volts_read_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="32" slack="20"/>
<pin id="1631" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="V_dc_volts_read "/>
</bind>
</comp>

<comp id="1634" class="1005" name="empty_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="32" slack="1"/>
<pin id="1636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1639" class="1005" name="p_cast_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="32" slack="1"/>
<pin id="1641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="1644" class="1005" name="empty_49_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="32" slack="1"/>
<pin id="1646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_49 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="p_cast3_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="32" slack="1"/>
<pin id="1651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_cast3 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="self_read_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="256" slack="20"/>
<pin id="1657" dir="1" index="1" bw="256" slack="20"/>
</pin_list>
<bind>
<opset="self_read "/>
</bind>
</comp>

<comp id="1660" class="1005" name="trunc_ln_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="32" slack="5"/>
<pin id="1662" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1665" class="1005" name="trunc_ln1_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="32" slack="5"/>
<pin id="1667" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="trunc_ln60_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="32" slack="5"/>
<pin id="1672" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln60 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="trunc_ln61_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="32" slack="5"/>
<pin id="1677" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln61 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="trunc_ln4_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="32" slack="12"/>
<pin id="1682" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="trunc_ln64_1_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="32" slack="14"/>
<pin id="1687" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="trunc_ln64_1 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="icmp_ln23_2_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="1" slack="12"/>
<pin id="1692" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln23_2 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="icmp_ln23_3_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="1" slack="12"/>
<pin id="1697" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln23_3 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="icmp_ln23_4_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="1" slack="12"/>
<pin id="1702" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln23_4 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="icmp_ln23_5_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="1" slack="12"/>
<pin id="1707" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln23_5 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="trunc_ln7_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="32" slack="12"/>
<pin id="1712" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="trunc_ln65_1_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="32" slack="14"/>
<pin id="1717" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="trunc_ln65_1 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="icmp_ln23_8_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="1" slack="12"/>
<pin id="1722" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln23_8 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="icmp_ln23_9_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="1" slack="12"/>
<pin id="1727" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln23_9 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="icmp_ln23_10_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="1" slack="12"/>
<pin id="1732" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln23_10 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="icmp_ln23_11_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="1" slack="12"/>
<pin id="1737" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln23_11 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="tmp_33_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="1" slack="20"/>
<pin id="1742" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="trunc_ln9_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="32" slack="8"/>
<pin id="1748" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="trunc_ln2_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="32" slack="8"/>
<pin id="1753" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1756" class="1005" name="tmp_34_reg_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="1" slack="5"/>
<pin id="1758" dir="1" index="1" bw="1" slack="24"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="trunc_ln33_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="1" slack="1"/>
<pin id="1764" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln33 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="trunc_ln20_2_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="32" slack="4"/>
<pin id="1770" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln20_2 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="trunc_ln3_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="32" slack="1"/>
<pin id="1775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="trunc_ln20_1_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="32" slack="2"/>
<pin id="1780" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln20_1 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="Dout_addr_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="32" slack="1"/>
<pin id="1785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Dout_addr "/>
</bind>
</comp>

<comp id="1789" class="1005" name="Dout_addr_1_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="32" slack="2"/>
<pin id="1791" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="Dout_addr_1 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="i_reference_Ampere_d_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="32" slack="1"/>
<pin id="1797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_reference_Ampere_d "/>
</bind>
</comp>

<comp id="1800" class="1005" name="i_reference_Ampere_q_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="32" slack="1"/>
<pin id="1802" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_reference_Ampere_q "/>
</bind>
</comp>

<comp id="1805" class="1005" name="i_actual_Ampere_d_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="32" slack="1"/>
<pin id="1807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_actual_Ampere_d "/>
</bind>
</comp>

<comp id="1811" class="1005" name="i_actual_Ampere_q_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="32" slack="1"/>
<pin id="1813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_actual_Ampere_q "/>
</bind>
</comp>

<comp id="1817" class="1005" name="config_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="32" slack="1"/>
<pin id="1819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="config "/>
</bind>
</comp>

<comp id="1822" class="1005" name="xor_ln25_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="32" slack="1"/>
<pin id="1824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln25 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="config_1_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="32" slack="1"/>
<pin id="1829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="config_1 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="bitcast_ln25_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="32" slack="1"/>
<pin id="1834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="config_2_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="32" slack="1"/>
<pin id="1839" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="config_2 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="mul1_i_i_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="32" slack="4"/>
<pin id="1844" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul1_i_i "/>
</bind>
</comp>

<comp id="1847" class="1005" name="bitcast_ln58_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="32" slack="1"/>
<pin id="1849" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln58 "/>
</bind>
</comp>

<comp id="1852" class="1005" name="bitcast_ln59_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="32" slack="1"/>
<pin id="1854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln59 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="bitcast_ln60_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="32" slack="1"/>
<pin id="1859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln60 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="bitcast_ln61_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="32" slack="1"/>
<pin id="1864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln61 "/>
</bind>
</comp>

<comp id="1867" class="1005" name="P_sum_d_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="32" slack="1"/>
<pin id="1869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_sum_d "/>
</bind>
</comp>

<comp id="1872" class="1005" name="P_sum_q_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="32" slack="1"/>
<pin id="1874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_sum_q "/>
</bind>
</comp>

<comp id="1877" class="1005" name="old_I_sum_d_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="32" slack="1"/>
<pin id="1879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="old_I_sum_d "/>
</bind>
</comp>

<comp id="1882" class="1005" name="old_I_sum_q_reg_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="32" slack="1"/>
<pin id="1884" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="old_I_sum_q "/>
</bind>
</comp>

<comp id="1887" class="1005" name="or_ln35_1_reg_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="1" slack="11"/>
<pin id="1889" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="or_ln35_1 "/>
</bind>
</comp>

<comp id="1893" class="1005" name="or_ln35_3_reg_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="1" slack="11"/>
<pin id="1895" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="or_ln35_3 "/>
</bind>
</comp>

<comp id="1899" class="1005" name="bitcast_ln71_reg_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="32" slack="1"/>
<pin id="1901" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln71 "/>
</bind>
</comp>

<comp id="1904" class="1005" name="bitcast_ln76_reg_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="32" slack="1"/>
<pin id="1906" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln76 "/>
</bind>
</comp>

<comp id="1909" class="1005" name="tmp_7_reg_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="1" slack="10"/>
<pin id="1911" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1914" class="1005" name="fcmp_ln35_reg_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="1" slack="10"/>
<pin id="1916" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="fcmp_ln35 "/>
</bind>
</comp>

<comp id="1919" class="1005" name="fcmp_ln35_reg_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="1" slack="10"/>
<pin id="1921" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="fcmp_ln35 "/>
</bind>
</comp>

<comp id="1924" class="1005" name="tmp_25_reg_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="1" slack="10"/>
<pin id="1926" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1929" class="1005" name="fcmp_ln35_reg_1929">
<pin_list>
<pin id="1930" dir="0" index="0" bw="1" slack="10"/>
<pin id="1931" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="fcmp_ln35 "/>
</bind>
</comp>

<comp id="1934" class="1005" name="fcmp_ln35_reg_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="1" slack="10"/>
<pin id="1936" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="fcmp_ln35 "/>
</bind>
</comp>

<comp id="1939" class="1005" name="u_dq_vor_Volts_reg_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="32" slack="1"/>
<pin id="1941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u_dq_vor_Volts "/>
</bind>
</comp>

<comp id="1944" class="1005" name="u_dq_vor_Volts_2_reg_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="32" slack="1"/>
<pin id="1946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u_dq_vor_Volts_2 "/>
</bind>
</comp>

<comp id="1949" class="1005" name="decouple_voltage_3_reg_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="32" slack="5"/>
<pin id="1951" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="decouple_voltage_3 "/>
</bind>
</comp>

<comp id="1954" class="1005" name="decouple_voltage_2_reg_1954">
<pin_list>
<pin id="1955" dir="0" index="0" bw="32" slack="5"/>
<pin id="1956" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="decouple_voltage_2 "/>
</bind>
</comp>

<comp id="1959" class="1005" name="bitcast_ln64_reg_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="32" slack="1"/>
<pin id="1961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln64 "/>
</bind>
</comp>

<comp id="1967" class="1005" name="and_ln23_reg_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="1" slack="3"/>
<pin id="1969" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and_ln23 "/>
</bind>
</comp>

<comp id="1973" class="1005" name="and_ln23_2_reg_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="1" slack="1"/>
<pin id="1975" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln23_2 "/>
</bind>
</comp>

<comp id="1979" class="1005" name="bitcast_ln65_reg_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="32" slack="1"/>
<pin id="1981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln65 "/>
</bind>
</comp>

<comp id="1987" class="1005" name="and_ln23_5_reg_1987">
<pin_list>
<pin id="1988" dir="0" index="0" bw="1" slack="3"/>
<pin id="1989" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and_ln23_5 "/>
</bind>
</comp>

<comp id="1993" class="1005" name="and_ln23_7_reg_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="1" slack="1"/>
<pin id="1995" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln23_7 "/>
</bind>
</comp>

<comp id="1999" class="1005" name="and_ln25_reg_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="1" slack="1"/>
<pin id="2001" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln25 "/>
</bind>
</comp>

<comp id="2005" class="1005" name="and_ln25_1_reg_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="1" slack="1"/>
<pin id="2007" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln25_1 "/>
</bind>
</comp>

<comp id="2011" class="1005" name="bitcast_ln64_1_reg_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="32" slack="1"/>
<pin id="2013" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln64_1 "/>
</bind>
</comp>

<comp id="2017" class="1005" name="select_ln25_reg_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="32" slack="1"/>
<pin id="2019" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25 "/>
</bind>
</comp>

<comp id="2022" class="1005" name="bitcast_ln65_1_reg_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="32" slack="1"/>
<pin id="2024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln65_1 "/>
</bind>
</comp>

<comp id="2029" class="1005" name="select_ln25_1_reg_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="32" slack="1"/>
<pin id="2031" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_1 "/>
</bind>
</comp>

<comp id="2034" class="1005" name="output_12_reg_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="32" slack="1"/>
<pin id="2036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_12 "/>
</bind>
</comp>

<comp id="2039" class="1005" name="output_13_reg_2039">
<pin_list>
<pin id="2040" dir="0" index="0" bw="32" slack="1"/>
<pin id="2041" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_13 "/>
</bind>
</comp>

<comp id="2044" class="1005" name="tmp_2_reg_2044">
<pin_list>
<pin id="2045" dir="0" index="0" bw="1" slack="1"/>
<pin id="2046" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2049" class="1005" name="tmp_5_reg_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="1" slack="1"/>
<pin id="2051" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="2054" class="1005" name="tmp_17_reg_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="1" slack="1"/>
<pin id="2056" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="2059" class="1005" name="tmp_19_reg_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="1" slack="1"/>
<pin id="2061" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="2064" class="1005" name="output_8_reg_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="32" slack="1"/>
<pin id="2066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_8 "/>
</bind>
</comp>

<comp id="2073" class="1005" name="output_10_reg_2073">
<pin_list>
<pin id="2074" dir="0" index="0" bw="32" slack="1"/>
<pin id="2075" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_10 "/>
</bind>
</comp>

<comp id="2082" class="1005" name="or_ln35_reg_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="1" slack="1"/>
<pin id="2084" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln35 "/>
</bind>
</comp>

<comp id="2089" class="1005" name="or_ln35_2_reg_2089">
<pin_list>
<pin id="2090" dir="0" index="0" bw="1" slack="1"/>
<pin id="2091" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln35_2 "/>
</bind>
</comp>

<comp id="2096" class="1005" name="sign_reg_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="32" slack="1"/>
<pin id="2098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sign "/>
</bind>
</comp>

<comp id="2101" class="1005" name="sign_1_reg_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="32" slack="1"/>
<pin id="2103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sign_1 "/>
</bind>
</comp>

<comp id="2106" class="1005" name="tmp_11_reg_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="1" slack="1"/>
<pin id="2108" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2111" class="1005" name="icmp_ln31_reg_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="1" slack="1"/>
<pin id="2113" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="2116" class="1005" name="icmp_ln31_1_reg_2116">
<pin_list>
<pin id="2117" dir="0" index="0" bw="1" slack="1"/>
<pin id="2118" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_1 "/>
</bind>
</comp>

<comp id="2121" class="1005" name="icmp_ln31_2_reg_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="1" slack="1"/>
<pin id="2123" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_2 "/>
</bind>
</comp>

<comp id="2126" class="1005" name="icmp_ln31_3_reg_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="1" slack="1"/>
<pin id="2128" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_3 "/>
</bind>
</comp>

<comp id="2131" class="1005" name="sign_2_reg_2131">
<pin_list>
<pin id="2132" dir="0" index="0" bw="32" slack="1"/>
<pin id="2133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sign_2 "/>
</bind>
</comp>

<comp id="2136" class="1005" name="sign_3_reg_2136">
<pin_list>
<pin id="2137" dir="0" index="0" bw="32" slack="1"/>
<pin id="2138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sign_3 "/>
</bind>
</comp>

<comp id="2141" class="1005" name="tmp_27_reg_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="1" slack="1"/>
<pin id="2143" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="2146" class="1005" name="icmp_ln31_4_reg_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="1" slack="1"/>
<pin id="2148" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_4 "/>
</bind>
</comp>

<comp id="2151" class="1005" name="icmp_ln31_5_reg_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="1" slack="1"/>
<pin id="2153" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_5 "/>
</bind>
</comp>

<comp id="2156" class="1005" name="icmp_ln31_6_reg_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="1" slack="1"/>
<pin id="2158" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_6 "/>
</bind>
</comp>

<comp id="2161" class="1005" name="icmp_ln31_7_reg_2161">
<pin_list>
<pin id="2162" dir="0" index="0" bw="1" slack="1"/>
<pin id="2163" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_7 "/>
</bind>
</comp>

<comp id="2166" class="1005" name="select_ln66_reg_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="32" slack="1"/>
<pin id="2168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66 "/>
</bind>
</comp>

<comp id="2171" class="1005" name="select_ln67_reg_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="32" slack="1"/>
<pin id="2173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln67 "/>
</bind>
</comp>

<comp id="2176" class="1005" name="newret_reg_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="256" slack="1"/>
<pin id="2178" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="newret "/>
</bind>
</comp>

<comp id="2181" class="1005" name="u_output_Volts_d_reg_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="32" slack="1"/>
<pin id="2183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u_output_Volts_d "/>
</bind>
</comp>

<comp id="2186" class="1005" name="u_output_Volts_q_reg_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="32" slack="2"/>
<pin id="2188" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="u_output_Volts_q "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="50" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="102" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="104" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="102" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="104" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="122" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="2" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="253"><net_src comp="124" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="126" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="255"><net_src comp="128" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="262"><net_src comp="124" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="126" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="264"><net_src comp="128" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="281"><net_src comp="120" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="265" pin=7"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="265" pin=8"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="265" pin=9"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="265" pin=10"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="265" pin=11"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="265" pin=12"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="265" pin=13"/></net>

<net id="317"><net_src comp="112" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="112" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="112" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="112" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="112" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="112" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="112" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="112" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="297" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="360"><net_src comp="353" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="365"><net_src comp="289" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="369"><net_src comp="362" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="371"><net_src comp="362" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="376"><net_src comp="293" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="265" pin=3"/></net>

<net id="387"><net_src comp="301" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="395"><net_src comp="202" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="44" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="202" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="48" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="409"><net_src comp="196" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="44" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="196" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="46" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="48" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="426"><net_src comp="54" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="214" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="46" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="48" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="436"><net_src comp="54" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="220" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="46" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="48" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="443"><net_src comp="214" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="220" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="54" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="214" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="56" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="58" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="464"><net_src comp="54" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="214" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="60" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="62" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="474"><net_src comp="64" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="214" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="66" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="68" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="484"><net_src comp="70" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="214" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="60" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="72" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="492"><net_src comp="468" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="74" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="478" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="76" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="64" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="214" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="78" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="80" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="516"><net_src comp="70" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="214" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="56" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="82" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="524"><net_src comp="500" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="74" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="510" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="76" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="538"><net_src comp="54" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="220" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="56" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="58" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="548"><net_src comp="54" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="220" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="60" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="62" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="558"><net_src comp="64" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="220" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="66" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="561"><net_src comp="68" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="568"><net_src comp="70" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="220" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="60" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="72" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="576"><net_src comp="552" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="74" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="562" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="76" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="590"><net_src comp="64" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="220" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="78" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="80" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="600"><net_src comp="70" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="220" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="56" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="82" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="608"><net_src comp="584" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="74" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="594" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="76" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="84" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="208" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="86" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="630"><net_src comp="54" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="214" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="88" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="90" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="640"><net_src comp="54" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="220" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="88" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="90" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="649"><net_src comp="84" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="208" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="92" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="208" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="662"><net_src comp="94" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="208" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="60" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="62" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="672"><net_src comp="94" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="208" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="88" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="90" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="682"><net_src comp="94" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="208" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="684"><net_src comp="56" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="685"><net_src comp="58" pin="0"/><net_sink comp="676" pin=3"/></net>

<net id="692"><net_src comp="96" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="178" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="98" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="695"><net_src comp="48" pin="0"/><net_sink comp="686" pin=3"/></net>

<net id="699"><net_src comp="686" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="0" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="696" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="712"><net_src comp="96" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="172" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="98" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="48" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="719"><net_src comp="706" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="0" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="716" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="729"><net_src comp="726" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="733"><net_src comp="730" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="737"><net_src comp="734" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="742"><net_src comp="739" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="746"><net_src comp="743" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="751"><net_src comp="100" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="752" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="759"><net_src comp="756" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="763"><net_src comp="760" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="767"><net_src comp="764" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="771"><net_src comp="768" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="775"><net_src comp="772" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="779"><net_src comp="776" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="783"><net_src comp="20" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="788"><net_src comp="22" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="793"><net_src comp="353" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="800"><net_src comp="106" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="790" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="108" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="803"><net_src comp="110" pin="0"/><net_sink comp="794" pin=3"/></net>

<net id="807"><net_src comp="790" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="794" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="74" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="804" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="76" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="808" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="829"><net_src comp="384" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="836"><net_src comp="106" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="826" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="838"><net_src comp="108" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="839"><net_src comp="110" pin="0"/><net_sink comp="830" pin=3"/></net>

<net id="843"><net_src comp="826" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="830" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="74" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="840" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="76" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="844" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="862" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="869"><net_src comp="866" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="875"><net_src comp="112" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="881"><net_src comp="112" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="885"><net_src comp="882" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="889"><net_src comp="362" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="896"><net_src comp="106" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="886" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="898"><net_src comp="108" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="899"><net_src comp="110" pin="0"/><net_sink comp="890" pin=3"/></net>

<net id="903"><net_src comp="886" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="908"><net_src comp="890" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="74" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="900" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="76" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="910" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="904" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="930"><net_src comp="916" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="922" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="940"><net_src comp="916" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="932" pin="2"/><net_sink comp="936" pin=1"/></net>

<net id="945"><net_src comp="942" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="949"><net_src comp="373" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="956"><net_src comp="106" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="946" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="958"><net_src comp="108" pin="0"/><net_sink comp="950" pin=2"/></net>

<net id="959"><net_src comp="110" pin="0"/><net_sink comp="950" pin=3"/></net>

<net id="963"><net_src comp="946" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="968"><net_src comp="950" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="74" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="960" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="76" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="970" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="964" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="990"><net_src comp="976" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="982" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="1000"><net_src comp="976" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="992" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1006"><net_src comp="313" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1011"><net_src comp="318" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1015"><net_src comp="1012" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="1021"><net_src comp="1012" pin="1"/><net_sink comp="1016" pin=2"/></net>

<net id="1022"><net_src comp="1016" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="1026"><net_src comp="1023" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="1032"><net_src comp="1023" pin="1"/><net_sink comp="1027" pin=2"/></net>

<net id="1033"><net_src comp="1027" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="1038"><net_src comp="313" pin="2"/><net_sink comp="1034" pin=1"/></net>

<net id="1044"><net_src comp="1034" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="362" pin="1"/><net_sink comp="1039" pin=2"/></net>

<net id="1051"><net_src comp="1039" pin="3"/><net_sink comp="1046" pin=2"/></net>

<net id="1056"><net_src comp="318" pin="2"/><net_sink comp="1052" pin=1"/></net>

<net id="1062"><net_src comp="1052" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1063"><net_src comp="373" pin="1"/><net_sink comp="1057" pin=2"/></net>

<net id="1069"><net_src comp="1057" pin="3"/><net_sink comp="1064" pin=2"/></net>

<net id="1082"><net_src comp="1070" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1074" pin="2"/><net_sink comp="1078" pin=1"/></net>

<net id="1089"><net_src comp="1078" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1090"><net_src comp="112" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1091"><net_src comp="289" pin="2"/><net_sink comp="1084" pin=2"/></net>

<net id="1104"><net_src comp="1092" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="1096" pin="2"/><net_sink comp="1100" pin=1"/></net>

<net id="1111"><net_src comp="1100" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1112"><net_src comp="112" pin="0"/><net_sink comp="1106" pin=1"/></net>

<net id="1113"><net_src comp="293" pin="2"/><net_sink comp="1106" pin=2"/></net>

<net id="1123"><net_src comp="106" pin="0"/><net_sink comp="1117" pin=0"/></net>

<net id="1124"><net_src comp="1114" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1125"><net_src comp="108" pin="0"/><net_sink comp="1117" pin=2"/></net>

<net id="1126"><net_src comp="110" pin="0"/><net_sink comp="1117" pin=3"/></net>

<net id="1130"><net_src comp="1114" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1135"><net_src comp="1117" pin="4"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="74" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="1127" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="76" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1147"><net_src comp="1137" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="1131" pin="2"/><net_sink comp="1143" pin=1"/></net>

<net id="1158"><net_src comp="106" pin="0"/><net_sink comp="1152" pin=0"/></net>

<net id="1159"><net_src comp="1149" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1160"><net_src comp="108" pin="0"/><net_sink comp="1152" pin=2"/></net>

<net id="1161"><net_src comp="110" pin="0"/><net_sink comp="1152" pin=3"/></net>

<net id="1165"><net_src comp="1149" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1170"><net_src comp="1152" pin="4"/><net_sink comp="1166" pin=0"/></net>

<net id="1171"><net_src comp="74" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1176"><net_src comp="1162" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="76" pin="0"/><net_sink comp="1172" pin=1"/></net>

<net id="1182"><net_src comp="1172" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="1166" pin="2"/><net_sink comp="1178" pin=1"/></net>

<net id="1188"><net_src comp="313" pin="2"/><net_sink comp="1184" pin=1"/></net>

<net id="1194"><net_src comp="1184" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1195"><net_src comp="114" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1196"><net_src comp="116" pin="0"/><net_sink comp="1189" pin=2"/></net>

<net id="1201"><net_src comp="318" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="118" pin="0"/><net_sink comp="1197" pin=1"/></net>

<net id="1207"><net_src comp="323" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="118" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1213"><net_src comp="1197" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="1203" pin="2"/><net_sink comp="1209" pin=1"/></net>

<net id="1219"><net_src comp="1209" pin="2"/><net_sink comp="1215" pin=1"/></net>

<net id="1225"><net_src comp="1215" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1226"><net_src comp="1189" pin="3"/><net_sink comp="1220" pin=1"/></net>

<net id="1227"><net_src comp="112" pin="0"/><net_sink comp="1220" pin=2"/></net>

<net id="1228"><net_src comp="1220" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="1238"><net_src comp="1229" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1239"><net_src comp="114" pin="0"/><net_sink comp="1233" pin=1"/></net>

<net id="1240"><net_src comp="116" pin="0"/><net_sink comp="1233" pin=2"/></net>

<net id="1245"><net_src comp="118" pin="0"/><net_sink comp="1241" pin=1"/></net>

<net id="1250"><net_src comp="118" pin="0"/><net_sink comp="1246" pin=1"/></net>

<net id="1255"><net_src comp="1241" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="1246" pin="2"/><net_sink comp="1251" pin=1"/></net>

<net id="1261"><net_src comp="1251" pin="2"/><net_sink comp="1257" pin=1"/></net>

<net id="1267"><net_src comp="1257" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1268"><net_src comp="1233" pin="3"/><net_sink comp="1262" pin=1"/></net>

<net id="1269"><net_src comp="112" pin="0"/><net_sink comp="1262" pin=2"/></net>

<net id="1270"><net_src comp="1262" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="1274"><net_src comp="1220" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1281"><net_src comp="106" pin="0"/><net_sink comp="1275" pin=0"/></net>

<net id="1282"><net_src comp="1271" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1283"><net_src comp="108" pin="0"/><net_sink comp="1275" pin=2"/></net>

<net id="1284"><net_src comp="110" pin="0"/><net_sink comp="1275" pin=3"/></net>

<net id="1288"><net_src comp="1271" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1292"><net_src comp="1262" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1299"><net_src comp="106" pin="0"/><net_sink comp="1293" pin=0"/></net>

<net id="1300"><net_src comp="1289" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1301"><net_src comp="108" pin="0"/><net_sink comp="1293" pin=2"/></net>

<net id="1302"><net_src comp="110" pin="0"/><net_sink comp="1293" pin=3"/></net>

<net id="1306"><net_src comp="1289" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1311"><net_src comp="1275" pin="4"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="74" pin="0"/><net_sink comp="1307" pin=1"/></net>

<net id="1317"><net_src comp="1285" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1318"><net_src comp="76" pin="0"/><net_sink comp="1313" pin=1"/></net>

<net id="1323"><net_src comp="1293" pin="4"/><net_sink comp="1319" pin=0"/></net>

<net id="1324"><net_src comp="74" pin="0"/><net_sink comp="1319" pin=1"/></net>

<net id="1329"><net_src comp="1303" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1330"><net_src comp="76" pin="0"/><net_sink comp="1325" pin=1"/></net>

<net id="1335"><net_src comp="333" pin="2"/><net_sink comp="1331" pin=1"/></net>

<net id="1341"><net_src comp="1331" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1342"><net_src comp="114" pin="0"/><net_sink comp="1336" pin=1"/></net>

<net id="1343"><net_src comp="116" pin="0"/><net_sink comp="1336" pin=2"/></net>

<net id="1348"><net_src comp="338" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1349"><net_src comp="118" pin="0"/><net_sink comp="1344" pin=1"/></net>

<net id="1354"><net_src comp="343" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1355"><net_src comp="118" pin="0"/><net_sink comp="1350" pin=1"/></net>

<net id="1360"><net_src comp="1344" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1361"><net_src comp="1350" pin="2"/><net_sink comp="1356" pin=1"/></net>

<net id="1366"><net_src comp="1356" pin="2"/><net_sink comp="1362" pin=1"/></net>

<net id="1372"><net_src comp="1362" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1373"><net_src comp="1336" pin="3"/><net_sink comp="1367" pin=1"/></net>

<net id="1374"><net_src comp="112" pin="0"/><net_sink comp="1367" pin=2"/></net>

<net id="1375"><net_src comp="1367" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="1385"><net_src comp="1376" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1386"><net_src comp="114" pin="0"/><net_sink comp="1380" pin=1"/></net>

<net id="1387"><net_src comp="116" pin="0"/><net_sink comp="1380" pin=2"/></net>

<net id="1392"><net_src comp="118" pin="0"/><net_sink comp="1388" pin=1"/></net>

<net id="1397"><net_src comp="118" pin="0"/><net_sink comp="1393" pin=1"/></net>

<net id="1402"><net_src comp="1388" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="1393" pin="2"/><net_sink comp="1398" pin=1"/></net>

<net id="1408"><net_src comp="1398" pin="2"/><net_sink comp="1404" pin=1"/></net>

<net id="1414"><net_src comp="1404" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1415"><net_src comp="1380" pin="3"/><net_sink comp="1409" pin=1"/></net>

<net id="1416"><net_src comp="112" pin="0"/><net_sink comp="1409" pin=2"/></net>

<net id="1417"><net_src comp="1409" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="1421"><net_src comp="1367" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1428"><net_src comp="106" pin="0"/><net_sink comp="1422" pin=0"/></net>

<net id="1429"><net_src comp="1418" pin="1"/><net_sink comp="1422" pin=1"/></net>

<net id="1430"><net_src comp="108" pin="0"/><net_sink comp="1422" pin=2"/></net>

<net id="1431"><net_src comp="110" pin="0"/><net_sink comp="1422" pin=3"/></net>

<net id="1435"><net_src comp="1418" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1439"><net_src comp="1409" pin="3"/><net_sink comp="1436" pin=0"/></net>

<net id="1446"><net_src comp="106" pin="0"/><net_sink comp="1440" pin=0"/></net>

<net id="1447"><net_src comp="1436" pin="1"/><net_sink comp="1440" pin=1"/></net>

<net id="1448"><net_src comp="108" pin="0"/><net_sink comp="1440" pin=2"/></net>

<net id="1449"><net_src comp="110" pin="0"/><net_sink comp="1440" pin=3"/></net>

<net id="1453"><net_src comp="1436" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1458"><net_src comp="1422" pin="4"/><net_sink comp="1454" pin=0"/></net>

<net id="1459"><net_src comp="74" pin="0"/><net_sink comp="1454" pin=1"/></net>

<net id="1464"><net_src comp="1432" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1465"><net_src comp="76" pin="0"/><net_sink comp="1460" pin=1"/></net>

<net id="1470"><net_src comp="1440" pin="4"/><net_sink comp="1466" pin=0"/></net>

<net id="1471"><net_src comp="74" pin="0"/><net_sink comp="1466" pin=1"/></net>

<net id="1476"><net_src comp="1450" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1477"><net_src comp="76" pin="0"/><net_sink comp="1472" pin=1"/></net>

<net id="1486"><net_src comp="1478" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1487"><net_src comp="118" pin="0"/><net_sink comp="1482" pin=1"/></net>

<net id="1500"><net_src comp="1488" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1501"><net_src comp="1492" pin="2"/><net_sink comp="1496" pin=1"/></net>

<net id="1506"><net_src comp="1496" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1507"><net_src comp="313" pin="2"/><net_sink comp="1502" pin=1"/></net>

<net id="1512"><net_src comp="1502" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1513"><net_src comp="1482" pin="2"/><net_sink comp="1508" pin=1"/></net>

<net id="1522"><net_src comp="1514" pin="2"/><net_sink comp="1518" pin=0"/></net>

<net id="1523"><net_src comp="118" pin="0"/><net_sink comp="1518" pin=1"/></net>

<net id="1536"><net_src comp="1524" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1537"><net_src comp="1528" pin="2"/><net_sink comp="1532" pin=1"/></net>

<net id="1542"><net_src comp="1532" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1543"><net_src comp="318" pin="2"/><net_sink comp="1538" pin=1"/></net>

<net id="1548"><net_src comp="1538" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1549"><net_src comp="1518" pin="2"/><net_sink comp="1544" pin=1"/></net>

<net id="1554"><net_src comp="1508" pin="2"/><net_sink comp="1550" pin=1"/></net>

<net id="1559"><net_src comp="1544" pin="2"/><net_sink comp="1555" pin=1"/></net>

<net id="1565"><net_src comp="1550" pin="2"/><net_sink comp="1560" pin=0"/></net>

<net id="1566"><net_src comp="112" pin="0"/><net_sink comp="1560" pin=1"/></net>

<net id="1567"><net_src comp="353" pin="1"/><net_sink comp="1560" pin=2"/></net>

<net id="1573"><net_src comp="1555" pin="2"/><net_sink comp="1568" pin=0"/></net>

<net id="1574"><net_src comp="112" pin="0"/><net_sink comp="1568" pin=1"/></net>

<net id="1575"><net_src comp="384" pin="1"/><net_sink comp="1568" pin=2"/></net>

<net id="1579"><net_src comp="265" pin="14"/><net_sink comp="1576" pin=0"/></net>

<net id="1583"><net_src comp="265" pin="14"/><net_sink comp="1580" pin=0"/></net>

<net id="1587"><net_src comp="265" pin="14"/><net_sink comp="1584" pin=0"/></net>

<net id="1591"><net_src comp="1588" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1595"><net_src comp="1592" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1601"><net_src comp="112" pin="0"/><net_sink comp="1596" pin=1"/></net>

<net id="1602"><net_src comp="289" pin="2"/><net_sink comp="1596" pin=2"/></net>

<net id="1608"><net_src comp="112" pin="0"/><net_sink comp="1603" pin=1"/></net>

<net id="1609"><net_src comp="293" pin="2"/><net_sink comp="1603" pin=2"/></net>

<net id="1614"><net_src comp="1603" pin="3"/><net_sink comp="1610" pin=0"/></net>

<net id="1615"><net_src comp="22" pin="0"/><net_sink comp="1610" pin=1"/></net>

<net id="1620"><net_src comp="1596" pin="3"/><net_sink comp="1616" pin=0"/></net>

<net id="1621"><net_src comp="20" pin="0"/><net_sink comp="1616" pin=1"/></net>

<net id="1625"><net_src comp="184" pin="2"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="1627"><net_src comp="1622" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1628"><net_src comp="1622" pin="1"/><net_sink comp="265" pin=5"/></net>

<net id="1632"><net_src comp="190" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="265" pin=4"/></net>

<net id="1637"><net_src comp="392" pin="1"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1642"><net_src comp="396" pin="4"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1647"><net_src comp="406" pin="1"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1652"><net_src comp="410" pin="4"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1654"><net_src comp="1649" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1658"><net_src comp="208" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="1663"><net_src comp="420" pin="4"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1668"><net_src comp="430" pin="4"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1673"><net_src comp="440" pin="1"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1678"><net_src comp="444" pin="1"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1683"><net_src comp="448" pin="4"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1688"><net_src comp="458" pin="4"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1693"><net_src comp="488" pin="2"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1698"><net_src comp="494" pin="2"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1703"><net_src comp="520" pin="2"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1708"><net_src comp="526" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1713"><net_src comp="532" pin="4"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1718"><net_src comp="542" pin="4"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1723"><net_src comp="572" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="1728"><net_src comp="578" pin="2"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1733"><net_src comp="604" pin="2"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1738"><net_src comp="610" pin="2"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1743"><net_src comp="616" pin="3"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="1745"><net_src comp="1740" pin="1"/><net_sink comp="1555" pin=0"/></net>

<net id="1749"><net_src comp="624" pin="4"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1754"><net_src comp="634" pin="4"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1759"><net_src comp="644" pin="3"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="1596" pin=0"/></net>

<net id="1761"><net_src comp="1756" pin="1"/><net_sink comp="1603" pin=0"/></net>

<net id="1765"><net_src comp="652" pin="1"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1767"><net_src comp="1762" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1771"><net_src comp="656" pin="4"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1776"><net_src comp="666" pin="4"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1781"><net_src comp="676" pin="4"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1786"><net_src comp="700" pin="2"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="1788"><net_src comp="1783" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="1792"><net_src comp="720" pin="2"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="1794"><net_src comp="1789" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1798"><net_src comp="726" pin="1"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1803"><net_src comp="730" pin="1"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1808"><net_src comp="734" pin="1"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1810"><net_src comp="1805" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1814"><net_src comp="739" pin="1"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1816"><net_src comp="1811" pin="1"/><net_sink comp="265" pin=6"/></net>

<net id="1820"><net_src comp="743" pin="1"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1825"><net_src comp="747" pin="2"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1830"><net_src comp="752" pin="1"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1835"><net_src comp="756" pin="1"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1840"><net_src comp="760" pin="1"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1845"><net_src comp="297" pin="2"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="1850"><net_src comp="764" pin="1"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1855"><net_src comp="768" pin="1"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1860"><net_src comp="772" pin="1"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="1865"><net_src comp="776" pin="1"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1870"><net_src comp="305" pin="2"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1875"><net_src comp="309" pin="2"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1880"><net_src comp="780" pin="1"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1885"><net_src comp="785" pin="1"/><net_sink comp="1882" pin=0"/></net>

<net id="1886"><net_src comp="1882" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1890"><net_src comp="820" pin="2"/><net_sink comp="1887" pin=0"/></net>

<net id="1891"><net_src comp="1887" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1892"><net_src comp="1887" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1896"><net_src comp="856" pin="2"/><net_sink comp="1893" pin=0"/></net>

<net id="1897"><net_src comp="1893" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1898"><net_src comp="1893" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1902"><net_src comp="862" pin="1"/><net_sink comp="1899" pin=0"/></net>

<net id="1903"><net_src comp="1899" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1907"><net_src comp="866" pin="1"/><net_sink comp="1904" pin=0"/></net>

<net id="1908"><net_src comp="1904" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1912"><net_src comp="313" pin="2"/><net_sink comp="1909" pin=0"/></net>

<net id="1913"><net_src comp="1909" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="1917"><net_src comp="318" pin="2"/><net_sink comp="1914" pin=0"/></net>

<net id="1918"><net_src comp="1914" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1922"><net_src comp="323" pin="2"/><net_sink comp="1919" pin=0"/></net>

<net id="1923"><net_src comp="1919" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1927"><net_src comp="328" pin="2"/><net_sink comp="1924" pin=0"/></net>

<net id="1928"><net_src comp="1924" pin="1"/><net_sink comp="1376" pin=1"/></net>

<net id="1932"><net_src comp="333" pin="2"/><net_sink comp="1929" pin=0"/></net>

<net id="1933"><net_src comp="1929" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1937"><net_src comp="338" pin="2"/><net_sink comp="1934" pin=0"/></net>

<net id="1938"><net_src comp="1934" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1942"><net_src comp="305" pin="2"/><net_sink comp="1939" pin=0"/></net>

<net id="1943"><net_src comp="1939" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1947"><net_src comp="309" pin="2"/><net_sink comp="1944" pin=0"/></net>

<net id="1948"><net_src comp="1944" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1952"><net_src comp="870" pin="3"/><net_sink comp="1949" pin=0"/></net>

<net id="1953"><net_src comp="1949" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1957"><net_src comp="876" pin="3"/><net_sink comp="1954" pin=0"/></net>

<net id="1958"><net_src comp="1954" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1962"><net_src comp="882" pin="1"/><net_sink comp="1959" pin=0"/></net>

<net id="1963"><net_src comp="1959" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="1964"><net_src comp="1959" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1965"><net_src comp="1959" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="1966"><net_src comp="1959" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1970"><net_src comp="926" pin="2"/><net_sink comp="1967" pin=0"/></net>

<net id="1971"><net_src comp="1967" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1972"><net_src comp="1967" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1976"><net_src comp="936" pin="2"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1978"><net_src comp="1973" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1982"><net_src comp="942" pin="1"/><net_sink comp="1979" pin=0"/></net>

<net id="1983"><net_src comp="1979" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="1984"><net_src comp="1979" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1985"><net_src comp="1979" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="1986"><net_src comp="1979" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1990"><net_src comp="986" pin="2"/><net_sink comp="1987" pin=0"/></net>

<net id="1991"><net_src comp="1987" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1992"><net_src comp="1987" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1996"><net_src comp="996" pin="2"/><net_sink comp="1993" pin=0"/></net>

<net id="1997"><net_src comp="1993" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1998"><net_src comp="1993" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="2002"><net_src comp="1002" pin="2"/><net_sink comp="1999" pin=0"/></net>

<net id="2003"><net_src comp="1999" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="2004"><net_src comp="1999" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="2008"><net_src comp="1007" pin="2"/><net_sink comp="2005" pin=0"/></net>

<net id="2009"><net_src comp="2005" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="2010"><net_src comp="2005" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="2014"><net_src comp="1012" pin="1"/><net_sink comp="2011" pin=0"/></net>

<net id="2015"><net_src comp="2011" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="2016"><net_src comp="2011" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="2020"><net_src comp="1016" pin="3"/><net_sink comp="2017" pin=0"/></net>

<net id="2021"><net_src comp="2017" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="2025"><net_src comp="1023" pin="1"/><net_sink comp="2022" pin=0"/></net>

<net id="2026"><net_src comp="2022" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="2027"><net_src comp="2022" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="2028"><net_src comp="2022" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="2032"><net_src comp="1027" pin="3"/><net_sink comp="2029" pin=0"/></net>

<net id="2033"><net_src comp="2029" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="2037"><net_src comp="1046" pin="3"/><net_sink comp="2034" pin=0"/></net>

<net id="2038"><net_src comp="2034" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="2042"><net_src comp="1064" pin="3"/><net_sink comp="2039" pin=0"/></net>

<net id="2043"><net_src comp="2039" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="2047"><net_src comp="313" pin="2"/><net_sink comp="2044" pin=0"/></net>

<net id="2048"><net_src comp="2044" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="2052"><net_src comp="318" pin="2"/><net_sink comp="2049" pin=0"/></net>

<net id="2053"><net_src comp="2049" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="2057"><net_src comp="323" pin="2"/><net_sink comp="2054" pin=0"/></net>

<net id="2058"><net_src comp="2054" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="2062"><net_src comp="328" pin="2"/><net_sink comp="2059" pin=0"/></net>

<net id="2063"><net_src comp="2059" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="2067"><net_src comp="1084" pin="3"/><net_sink comp="2064" pin=0"/></net>

<net id="2068"><net_src comp="2064" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="2069"><net_src comp="2064" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="2070"><net_src comp="2064" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="2071"><net_src comp="2064" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="2072"><net_src comp="2064" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="2076"><net_src comp="1106" pin="3"/><net_sink comp="2073" pin=0"/></net>

<net id="2077"><net_src comp="2073" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="2078"><net_src comp="2073" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="2079"><net_src comp="2073" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="2080"><net_src comp="2073" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="2081"><net_src comp="2073" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="2085"><net_src comp="1143" pin="2"/><net_sink comp="2082" pin=0"/></net>

<net id="2086"><net_src comp="2082" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="2087"><net_src comp="2082" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="2088"><net_src comp="2082" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="2092"><net_src comp="1178" pin="2"/><net_sink comp="2089" pin=0"/></net>

<net id="2093"><net_src comp="2089" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="2094"><net_src comp="2089" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="2095"><net_src comp="2089" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="2099"><net_src comp="1220" pin="3"/><net_sink comp="2096" pin=0"/></net>

<net id="2100"><net_src comp="2096" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="2104"><net_src comp="1262" pin="3"/><net_sink comp="2101" pin=0"/></net>

<net id="2105"><net_src comp="2101" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="2109"><net_src comp="328" pin="2"/><net_sink comp="2106" pin=0"/></net>

<net id="2110"><net_src comp="2106" pin="1"/><net_sink comp="1478" pin=1"/></net>

<net id="2114"><net_src comp="1307" pin="2"/><net_sink comp="2111" pin=0"/></net>

<net id="2115"><net_src comp="2111" pin="1"/><net_sink comp="1488" pin=1"/></net>

<net id="2119"><net_src comp="1313" pin="2"/><net_sink comp="2116" pin=0"/></net>

<net id="2120"><net_src comp="2116" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="2124"><net_src comp="1319" pin="2"/><net_sink comp="2121" pin=0"/></net>

<net id="2125"><net_src comp="2121" pin="1"/><net_sink comp="1492" pin=1"/></net>

<net id="2129"><net_src comp="1325" pin="2"/><net_sink comp="2126" pin=0"/></net>

<net id="2130"><net_src comp="2126" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="2134"><net_src comp="1367" pin="3"/><net_sink comp="2131" pin=0"/></net>

<net id="2135"><net_src comp="2131" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="2139"><net_src comp="1409" pin="3"/><net_sink comp="2136" pin=0"/></net>

<net id="2140"><net_src comp="2136" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="2144"><net_src comp="348" pin="2"/><net_sink comp="2141" pin=0"/></net>

<net id="2145"><net_src comp="2141" pin="1"/><net_sink comp="1514" pin=1"/></net>

<net id="2149"><net_src comp="1454" pin="2"/><net_sink comp="2146" pin=0"/></net>

<net id="2150"><net_src comp="2146" pin="1"/><net_sink comp="1524" pin=1"/></net>

<net id="2154"><net_src comp="1460" pin="2"/><net_sink comp="2151" pin=0"/></net>

<net id="2155"><net_src comp="2151" pin="1"/><net_sink comp="1524" pin=0"/></net>

<net id="2159"><net_src comp="1466" pin="2"/><net_sink comp="2156" pin=0"/></net>

<net id="2160"><net_src comp="2156" pin="1"/><net_sink comp="1528" pin=1"/></net>

<net id="2164"><net_src comp="1472" pin="2"/><net_sink comp="2161" pin=0"/></net>

<net id="2165"><net_src comp="2161" pin="1"/><net_sink comp="1528" pin=0"/></net>

<net id="2169"><net_src comp="1560" pin="3"/><net_sink comp="2166" pin=0"/></net>

<net id="2170"><net_src comp="2166" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="2174"><net_src comp="1568" pin="3"/><net_sink comp="2171" pin=0"/></net>

<net id="2175"><net_src comp="2171" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="2179"><net_src comp="1576" pin="1"/><net_sink comp="2176" pin=0"/></net>

<net id="2180"><net_src comp="2176" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="2184"><net_src comp="1580" pin="1"/><net_sink comp="2181" pin=0"/></net>

<net id="2185"><net_src comp="2181" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="2189"><net_src comp="1584" pin="1"/><net_sink comp="2186" pin=0"/></net>

<net id="2190"><net_src comp="2186" pin="1"/><net_sink comp="1592" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Dout | {2 3 23 24 25 26 27 28 29 }
	Port: self | {23 }
	Port: I_sum_d | {25 }
	Port: I_sum_q | {25 }
 - Input state : 
	Port: uz_FOC_sample : self | {1 }
	Port: uz_FOC_sample : Controller_id | {1 }
	Port: uz_FOC_sample : Controller_iq | {1 }
	Port: uz_FOC_sample : i_reference_Ampere | {1 }
	Port: uz_FOC_sample : i_actual_Ampere | {1 }
	Port: uz_FOC_sample : V_dc_volts | {1 }
	Port: uz_FOC_sample : omega_el_rad_per_sec | {1 }
	Port: uz_FOC_sample : output_volts_d | {1 }
	Port: uz_FOC_sample : output_volts_q | {1 }
	Port: uz_FOC_sample : I_sum_d | {9 }
	Port: uz_FOC_sample : I_sum_q | {9 }
	Port: uz_FOC_sample : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {21 22 }
	Port: uz_FOC_sample : pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V | {21 22 }
	Port: uz_FOC_sample : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {21 22 }
	Port: uz_FOC_sample : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V | {21 22 }
	Port: uz_FOC_sample : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V | {21 22 }
	Port: uz_FOC_sample : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {21 22 }
	Port: uz_FOC_sample : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {21 22 }
  - Chain level:
	State 1
		icmp_ln23_2 : 1
		icmp_ln23_3 : 1
		icmp_ln23_4 : 1
		icmp_ln23_5 : 1
		icmp_ln23_8 : 1
		icmp_ln23_9 : 1
		icmp_ln23_10 : 1
		icmp_ln23_11 : 1
		sext_ln37 : 1
		Dout_addr : 2
		sext_ln38 : 1
		Dout_addr_1 : 2
	State 2
		error_d : 1
		error_q : 1
		mul4_i_i : 1
	State 3
		mul1_i_i : 1
	State 4
	State 5
		add_i_i : 1
	State 6
		preIntegrator_d : 1
		preIntegrator_q : 1
		P_sum_d : 1
		P_sum_q : 1
	State 7
	State 8
	State 9
		output_before_saturation_d : 1
		output_before_saturation_q : 1
		tmp_6 : 1
		trunc_ln35_1 : 1
		icmp_ln35_2 : 2
		icmp_ln35_3 : 2
		or_ln35_1 : 3
		tmp_24 : 1
		trunc_ln35_3 : 1
		icmp_ln35_6 : 2
		icmp_ln35_7 : 2
		or_ln35_3 : 3
		mul_i : 1
		mul1_i : 1
	State 10
	State 11
	State 12
	State 13
		tmp : 1
		trunc_ln23 : 1
		icmp_ln23 : 2
		icmp_ln23_1 : 2
		or_ln23 : 3
		and_ln23 : 3
		and_ln23_2 : 3
		tmp_8 : 1
		tmp_15 : 1
		trunc_ln23_2 : 1
		icmp_ln23_6 : 2
		icmp_ln23_7 : 2
		or_ln23_3 : 3
		and_ln23_5 : 3
		and_ln23_7 : 3
		tmp_20 : 1
	State 14
		and_ln25 : 1
		and_ln25_1 : 1
	State 15
		select_ln25 : 1
		output_0_i_i_i : 2
		select_ln25_1 : 1
		output_0_i_i7_i : 2
		tmp_31 : 1
		tmp_32 : 1
	State 16
		and_ln49 : 1
		output : 1
		output_12 : 2
		and_ln49_1 : 1
		output_6 : 1
		output_13 : 2
	State 17
	State 18
	State 19
		tmp_9 : 1
		trunc_ln35 : 1
		icmp_ln35 : 2
		icmp_ln35_1 : 2
		or_ln35 : 3
		tmp_21 : 1
		trunc_ln35_2 : 1
		icmp_ln35_4 : 2
		icmp_ln35_5 : 2
		or_ln35_2 : 3
	State 20
		and_ln35 : 1
		select_ln35 : 1
		xor_ln35 : 1
		xor_ln35 : 1
		and_ln35 : 1
		and_ln35_1 : 1
		sign : 1
		bitcast_ln31 : 2
		tmp_12 : 3
		trunc_ln31 : 3
		bitcast_ln31_1 : 1
		tmp_13 : 2
		trunc_ln31_1 : 2
		icmp_ln31 : 4
		icmp_ln31_1 : 4
		icmp_ln31_2 : 3
		icmp_ln31_3 : 3
		tmp_14 : 2
		and_ln35_4 : 1
		select_ln35_4 : 1
		xor_ln35 : 1
		xor_ln35 : 1
		and_ln35 : 1
		and_ln35_5 : 1
		sign_2 : 1
		bitcast_ln31_2 : 2
		tmp_28 : 3
		trunc_ln31_2 : 3
		bitcast_ln31_3 : 1
		tmp_29 : 2
		trunc_ln31_3 : 2
		icmp_ln31_4 : 4
		icmp_ln31_5 : 4
		icmp_ln31_6 : 3
		icmp_ln31_7 : 3
		tmp_30 : 2
	State 21
	State 22
		newret : 1
		u_output_Volts_d : 1
		u_output_Volts_q : 1
	State 23
		write_ln37 : 1
	State 24
		write_ln38 : 1
	State 25
		select_ln82 : 1
		select_ln82_1 : 1
		store_ln74 : 2
		store_ln69 : 2
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   call   | grp_uz_FOC_SpaceVector_Limitation_1_fu_265 |    33   | 27.4274 |   3555  |   5200  |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                 grp_fu_297                 |    3    |    0    |   128   |   135   |
|   fmul   |                 grp_fu_301                 |    3    |    0    |   128   |   135   |
|          |                 grp_fu_305                 |    3    |    0    |   128   |   135   |
|          |                 grp_fu_309                 |    3    |    0    |   128   |   135   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   fadd   |                 grp_fu_289                 |    2    |    0    |   227   |   214   |
|          |                 grp_fu_293                 |    2    |    0    |   227   |   214   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |          decouple_voltage_3_fu_870         |    0    |    0    |    0    |    32   |
|          |          decouple_voltage_2_fu_876         |    0    |    0    |    0    |    32   |
|          |             select_ln25_fu_1016            |    0    |    0    |    0    |    32   |
|          |            select_ln25_1_fu_1027           |    0    |    0    |    0    |    32   |
|          |               output_fu_1039               |    0    |    0    |    0    |    32   |
|          |              output_12_fu_1046             |    0    |    0    |    0    |    32   |
|          |              output_6_fu_1057              |    0    |    0    |    0    |    32   |
|          |              output_13_fu_1064             |    0    |    0    |    0    |    32   |
|          |              output_8_fu_1084              |    0    |    0    |    0    |    32   |
|          |              output_10_fu_1106             |    0    |    0    |    0    |    32   |
|  select  |             select_ln35_fu_1189            |    0    |    0    |    0    |    32   |
|          |                sign_fu_1220                |    0    |    0    |    0    |    32   |
|          |            select_ln35_2_fu_1233           |    0    |    0    |    0    |    32   |
|          |               sign_1_fu_1262               |    0    |    0    |    0    |    32   |
|          |            select_ln35_4_fu_1336           |    0    |    0    |    0    |    32   |
|          |               sign_2_fu_1367               |    0    |    0    |    0    |    32   |
|          |            select_ln35_6_fu_1380           |    0    |    0    |    0    |    32   |
|          |               sign_3_fu_1409               |    0    |    0    |    0    |    32   |
|          |             select_ln66_fu_1560            |    0    |    0    |    0    |    32   |
|          |             select_ln67_fu_1568            |    0    |    0    |    0    |    32   |
|          |             select_ln82_fu_1596            |    0    |    0    |    0    |    32   |
|          |            select_ln82_1_fu_1603           |    0    |    0    |    0    |    32   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |             icmp_ln23_2_fu_488             |    0    |    0    |    0    |    11   |
|          |             icmp_ln23_3_fu_494             |    0    |    0    |    0    |    20   |
|          |             icmp_ln23_4_fu_520             |    0    |    0    |    0    |    11   |
|          |             icmp_ln23_5_fu_526             |    0    |    0    |    0    |    20   |
|          |             icmp_ln23_8_fu_572             |    0    |    0    |    0    |    11   |
|          |             icmp_ln23_9_fu_578             |    0    |    0    |    0    |    20   |
|          |             icmp_ln23_10_fu_604            |    0    |    0    |    0    |    11   |
|          |             icmp_ln23_11_fu_610            |    0    |    0    |    0    |    20   |
|          |             icmp_ln35_2_fu_808             |    0    |    0    |    0    |    11   |
|          |             icmp_ln35_3_fu_814             |    0    |    0    |    0    |    20   |
|          |             icmp_ln35_6_fu_844             |    0    |    0    |    0    |    11   |
|          |             icmp_ln35_7_fu_850             |    0    |    0    |    0    |    20   |
|          |              icmp_ln23_fu_904              |    0    |    0    |    0    |    11   |
|   icmp   |             icmp_ln23_1_fu_910             |    0    |    0    |    0    |    20   |
|          |             icmp_ln23_6_fu_964             |    0    |    0    |    0    |    11   |
|          |             icmp_ln23_7_fu_970             |    0    |    0    |    0    |    20   |
|          |              icmp_ln35_fu_1131             |    0    |    0    |    0    |    11   |
|          |             icmp_ln35_1_fu_1137            |    0    |    0    |    0    |    20   |
|          |             icmp_ln35_4_fu_1166            |    0    |    0    |    0    |    11   |
|          |             icmp_ln35_5_fu_1172            |    0    |    0    |    0    |    20   |
|          |              icmp_ln31_fu_1307             |    0    |    0    |    0    |    11   |
|          |             icmp_ln31_1_fu_1313            |    0    |    0    |    0    |    20   |
|          |             icmp_ln31_2_fu_1319            |    0    |    0    |    0    |    11   |
|          |             icmp_ln31_3_fu_1325            |    0    |    0    |    0    |    20   |
|          |             icmp_ln31_4_fu_1454            |    0    |    0    |    0    |    11   |
|          |             icmp_ln31_5_fu_1460            |    0    |    0    |    0    |    20   |
|          |             icmp_ln31_6_fu_1466            |    0    |    0    |    0    |    11   |
|          |             icmp_ln31_7_fu_1472            |    0    |    0    |    0    |    20   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |               and_ln23_fu_926              |    0    |    0    |    0    |    2    |
|          |              and_ln23_2_fu_936             |    0    |    0    |    0    |    2    |
|          |              and_ln23_5_fu_986             |    0    |    0    |    0    |    2    |
|          |              and_ln23_7_fu_996             |    0    |    0    |    0    |    2    |
|          |              and_ln25_fu_1002              |    0    |    0    |    0    |    2    |
|          |             and_ln25_1_fu_1007             |    0    |    0    |    0    |    2    |
|          |              and_ln49_fu_1034              |    0    |    0    |    0    |    2    |
|          |             and_ln49_1_fu_1052             |    0    |    0    |    0    |    2    |
|          |             and_ln23_1_fu_1070             |    0    |    0    |    0    |    2    |
|          |             and_ln23_3_fu_1074             |    0    |    0    |    0    |    2    |
|          |             and_ln23_4_fu_1078             |    0    |    0    |    0    |    2    |
|          |             and_ln23_6_fu_1092             |    0    |    0    |    0    |    2    |
|          |             and_ln23_8_fu_1096             |    0    |    0    |    0    |    2    |
|          |             and_ln23_9_fu_1100             |    0    |    0    |    0    |    2    |
|          |              and_ln35_fu_1184              |    0    |    0    |    0    |    2    |
|          |              and_ln35_fu_1209              |    0    |    0    |    0    |    2    |
|    and   |             and_ln35_1_fu_1215             |    0    |    0    |    0    |    2    |
|          |             and_ln35_2_fu_1229             |    0    |    0    |    0    |    2    |
|          |              and_ln35_fu_1251              |    0    |    0    |    0    |    2    |
|          |             and_ln35_3_fu_1257             |    0    |    0    |    0    |    2    |
|          |             and_ln35_4_fu_1331             |    0    |    0    |    0    |    2    |
|          |              and_ln35_fu_1356              |    0    |    0    |    0    |    2    |
|          |             and_ln35_5_fu_1362             |    0    |    0    |    0    |    2    |
|          |             and_ln35_6_fu_1376             |    0    |    0    |    0    |    2    |
|          |              and_ln35_fu_1398              |    0    |    0    |    0    |    2    |
|          |             and_ln35_7_fu_1404             |    0    |    0    |    0    |    2    |
|          |              and_ln31_fu_1478              |    0    |    0    |    0    |    2    |
|          |             and_ln31_1_fu_1496             |    0    |    0    |    0    |    2    |
|          |             and_ln31_2_fu_1502             |    0    |    0    |    0    |    2    |
|          |              output_9_fu_1508              |    0    |    0    |    0    |    2    |
|          |             and_ln31_4_fu_1514             |    0    |    0    |    0    |    2    |
|          |             and_ln31_5_fu_1532             |    0    |    0    |    0    |    2    |
|          |             and_ln31_6_fu_1538             |    0    |    0    |    0    |    2    |
|          |              output_11_fu_1544             |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |               xor_ln25_fu_747              |    0    |    0    |    0    |    32   |
|          |              xor_ln35_fu_1197              |    0    |    0    |    0    |    2    |
|          |              xor_ln35_fu_1203              |    0    |    0    |    0    |    2    |
|          |              xor_ln35_fu_1241              |    0    |    0    |    0    |    2    |
|          |              xor_ln35_fu_1246              |    0    |    0    |    0    |    2    |
|    xor   |              xor_ln35_fu_1344              |    0    |    0    |    0    |    2    |
|          |              xor_ln35_fu_1350              |    0    |    0    |    0    |    2    |
|          |              xor_ln35_fu_1388              |    0    |    0    |    0    |    2    |
|          |              xor_ln35_fu_1393              |    0    |    0    |    0    |    2    |
|          |              xor_ln31_fu_1482              |    0    |    0    |    0    |    2    |
|          |             xor_ln31_1_fu_1518             |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              or_ln35_1_fu_820              |    0    |    0    |    0    |    2    |
|          |              or_ln35_3_fu_856              |    0    |    0    |    0    |    2    |
|          |               or_ln23_fu_916               |    0    |    0    |    0    |    2    |
|          |              or_ln23_1_fu_922              |    0    |    0    |    0    |    2    |
|          |              or_ln23_2_fu_932              |    0    |    0    |    0    |    2    |
|          |              or_ln23_3_fu_976              |    0    |    0    |    0    |    2    |
|          |              or_ln23_4_fu_982              |    0    |    0    |    0    |    2    |
|    or    |              or_ln23_5_fu_992              |    0    |    0    |    0    |    2    |
|          |               or_ln35_fu_1143              |    0    |    0    |    0    |    2    |
|          |              or_ln35_2_fu_1178             |    0    |    0    |    0    |    2    |
|          |               or_ln31_fu_1488              |    0    |    0    |    0    |    2    |
|          |              or_ln31_1_fu_1492             |    0    |    0    |    0    |    2    |
|          |              or_ln31_2_fu_1524             |    0    |    0    |    0    |    2    |
|          |              or_ln31_3_fu_1528             |    0    |    0    |    0    |    2    |
|          |          clamping_active_d_fu_1550         |    0    |    0    |    0    |    2    |
|          |          clamping_active_q_fu_1555         |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |       output_volts_q_read_read_fu_172      |    0    |    0    |    0    |    0    |
|          |       output_volts_d_read_read_fu_178      |    0    |    0    |    0    |    0    |
|          |    omega_el_rad_per_sec_read_read_fu_184   |    0    |    0    |    0    |    0    |
|          |         V_dc_volts_read_read_fu_190        |    0    |    0    |    0    |    0    |
|   read   |      i_actual_Ampere_read_read_fu_196      |    0    |    0    |    0    |    0    |
|          |     i_reference_Ampere_read_read_fu_202    |    0    |    0    |    0    |    0    |
|          |            self_read_read_fu_208           |    0    |    0    |    0    |    0    |
|          |       Controller_id_read_read_fu_214       |    0    |    0    |    0    |    0    |
|          |       Controller_iq_read_read_fu_220       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
| writeresp|            grp_writeresp_fu_226            |    0    |    0    |    0    |    0    |
|          |            grp_writeresp_fu_233            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |           write_ln36_write_fu_240          |    0    |    0    |    0    |    0    |
|   write  |           write_ln37_write_fu_247          |    0    |    0    |    0    |    0    |
|          |           write_ln38_write_fu_256          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                 grp_fu_313                 |    0    |    0    |    0    |    0    |
|          |                 grp_fu_318                 |    0    |    0    |    0    |    0    |
|          |                 grp_fu_323                 |    0    |    0    |    0    |    0    |
|   fcmp   |                 grp_fu_328                 |    0    |    0    |    0    |    0    |
|          |                 grp_fu_333                 |    0    |    0    |    0    |    0    |
|          |                 grp_fu_338                 |    0    |    0    |    0    |    0    |
|          |                 grp_fu_343                 |    0    |    0    |    0    |    0    |
|          |                 grp_fu_348                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                empty_fu_392                |    0    |    0    |    0    |    0    |
|          |               empty_49_fu_406              |    0    |    0    |    0    |    0    |
|          |              trunc_ln60_fu_440             |    0    |    0    |    0    |    0    |
|          |              trunc_ln61_fu_444             |    0    |    0    |    0    |    0    |
|          |              trunc_ln33_fu_652             |    0    |    0    |    0    |    0    |
|          |             trunc_ln35_1_fu_804            |    0    |    0    |    0    |    0    |
|          |             trunc_ln35_3_fu_840            |    0    |    0    |    0    |    0    |
|   trunc  |              trunc_ln23_fu_900             |    0    |    0    |    0    |    0    |
|          |             trunc_ln23_2_fu_960            |    0    |    0    |    0    |    0    |
|          |             trunc_ln35_fu_1127             |    0    |    0    |    0    |    0    |
|          |            trunc_ln35_2_fu_1162            |    0    |    0    |    0    |    0    |
|          |             trunc_ln31_fu_1285             |    0    |    0    |    0    |    0    |
|          |            trunc_ln31_1_fu_1303            |    0    |    0    |    0    |    0    |
|          |            trunc_ln31_2_fu_1432            |    0    |    0    |    0    |    0    |
|          |            trunc_ln31_3_fu_1450            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                p_cast_fu_396               |    0    |    0    |    0    |    0    |
|          |               p_cast3_fu_410               |    0    |    0    |    0    |    0    |
|          |               trunc_ln_fu_420              |    0    |    0    |    0    |    0    |
|          |              trunc_ln1_fu_430              |    0    |    0    |    0    |    0    |
|          |              trunc_ln4_fu_448              |    0    |    0    |    0    |    0    |
|          |             trunc_ln64_1_fu_458            |    0    |    0    |    0    |    0    |
|          |                tmp_1_fu_468                |    0    |    0    |    0    |    0    |
|          |             trunc_ln23_1_fu_478            |    0    |    0    |    0    |    0    |
|          |                tmp_4_fu_500                |    0    |    0    |    0    |    0    |
|          |             trunc_ln23_3_fu_510            |    0    |    0    |    0    |    0    |
|          |              trunc_ln7_fu_532              |    0    |    0    |    0    |    0    |
|          |             trunc_ln65_1_fu_542            |    0    |    0    |    0    |    0    |
|          |                tmp_16_fu_552               |    0    |    0    |    0    |    0    |
|          |             trunc_ln23_5_fu_562            |    0    |    0    |    0    |    0    |
|          |                tmp_18_fu_584               |    0    |    0    |    0    |    0    |
|          |             trunc_ln23_7_fu_594            |    0    |    0    |    0    |    0    |
|partselect|              trunc_ln9_fu_624              |    0    |    0    |    0    |    0    |
|          |              trunc_ln2_fu_634              |    0    |    0    |    0    |    0    |
|          |             trunc_ln20_2_fu_656            |    0    |    0    |    0    |    0    |
|          |              trunc_ln3_fu_666              |    0    |    0    |    0    |    0    |
|          |             trunc_ln20_1_fu_676            |    0    |    0    |    0    |    0    |
|          |              trunc_ln5_fu_686              |    0    |    0    |    0    |    0    |
|          |              trunc_ln6_fu_706              |    0    |    0    |    0    |    0    |
|          |                tmp_6_fu_794                |    0    |    0    |    0    |    0    |
|          |                tmp_24_fu_830               |    0    |    0    |    0    |    0    |
|          |                 tmp_fu_890                 |    0    |    0    |    0    |    0    |
|          |                tmp_15_fu_950               |    0    |    0    |    0    |    0    |
|          |                tmp_9_fu_1117               |    0    |    0    |    0    |    0    |
|          |               tmp_21_fu_1152               |    0    |    0    |    0    |    0    |
|          |               tmp_12_fu_1275               |    0    |    0    |    0    |    0    |
|          |               tmp_13_fu_1293               |    0    |    0    |    0    |    0    |
|          |               tmp_28_fu_1422               |    0    |    0    |    0    |    0    |
|          |               tmp_29_fu_1440               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
| bitselect|                tmp_33_fu_616               |    0    |    0    |    0    |    0    |
|          |                tmp_34_fu_644               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   sext   |              sext_ln37_fu_696              |    0    |    0    |    0    |    0    |
|          |              sext_ln38_fu_716              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |               newret_fu_1576               |    0    |    0    |    0    |    0    |
|extractvalue|          u_output_Volts_d_fu_1580          |    0    |    0    |    0    |    0    |
|          |          u_output_Volts_q_fu_1584          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    49   | 27.4274 |   4521  |   7458  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------------------------------------------------------------------------------------------------+--------+--------+--------+
|                                                                                                          |  BRAM  |   FF   |   LUT  |
+----------------------------------------------------------------------------------------------------------+--------+--------+--------+
|pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V|    2   |    0   |    0   |
|                  pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V                 |    0   |    6   |    6   |
|   pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V   |    2   |    0   |    0   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V   |    0   |   52   |   13   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V   |    2   |    0   |    0   |
|       pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V       |    1   |    0   |    0   |
|        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V        |    0   |    8   |    4   |
+----------------------------------------------------------------------------------------------------------+--------+--------+--------+
|                                                   Total                                                  |    7   |   66   |   23   |
+----------------------------------------------------------------------------------------------------------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|       Dout_addr_1_reg_1789       |   32   |
|        Dout_addr_reg_1783        |   32   |
|         P_sum_d_reg_1867         |   32   |
|         P_sum_q_reg_1872         |   32   |
|     V_dc_volts_read_reg_1629     |   32   |
|        and_ln23_2_reg_1973       |    1   |
|        and_ln23_5_reg_1987       |    1   |
|        and_ln23_7_reg_1993       |    1   |
|         and_ln23_reg_1967        |    1   |
|        and_ln25_1_reg_2005       |    1   |
|         and_ln25_reg_1999        |    1   |
|       bitcast_ln25_reg_1832      |   32   |
|       bitcast_ln58_reg_1847      |   32   |
|       bitcast_ln59_reg_1852      |   32   |
|       bitcast_ln60_reg_1857      |   32   |
|       bitcast_ln61_reg_1862      |   32   |
|      bitcast_ln64_1_reg_2011     |   32   |
|       bitcast_ln64_reg_1959      |   32   |
|      bitcast_ln65_1_reg_2022     |   32   |
|       bitcast_ln65_reg_1979      |   32   |
|       bitcast_ln71_reg_1899      |   32   |
|       bitcast_ln76_reg_1904      |   32   |
|         config_1_reg_1827        |   32   |
|         config_2_reg_1837        |   32   |
|          config_reg_1817         |   32   |
|    decouple_voltage_2_reg_1954   |   32   |
|    decouple_voltage_3_reg_1949   |   32   |
|         empty_49_reg_1644        |   32   |
|          empty_reg_1634          |   32   |
|        fcmp_ln35_reg_1914        |    1   |
|        fcmp_ln35_reg_1919        |    1   |
|        fcmp_ln35_reg_1929        |    1   |
|        fcmp_ln35_reg_1934        |    1   |
|    i_actual_Ampere_d_reg_1805    |   32   |
|    i_actual_Ampere_q_reg_1811    |   32   |
|   i_reference_Ampere_d_reg_1795  |   32   |
|   i_reference_Ampere_q_reg_1800  |   32   |
|       icmp_ln23_10_reg_1730      |    1   |
|       icmp_ln23_11_reg_1735      |    1   |
|       icmp_ln23_2_reg_1690       |    1   |
|       icmp_ln23_3_reg_1695       |    1   |
|       icmp_ln23_4_reg_1700       |    1   |
|       icmp_ln23_5_reg_1705       |    1   |
|       icmp_ln23_8_reg_1720       |    1   |
|       icmp_ln23_9_reg_1725       |    1   |
|       icmp_ln31_1_reg_2116       |    1   |
|       icmp_ln31_2_reg_2121       |    1   |
|       icmp_ln31_3_reg_2126       |    1   |
|       icmp_ln31_4_reg_2146       |    1   |
|       icmp_ln31_5_reg_2151       |    1   |
|       icmp_ln31_6_reg_2156       |    1   |
|       icmp_ln31_7_reg_2161       |    1   |
|        icmp_ln31_reg_2111        |    1   |
|         mul1_i_i_reg_1842        |   32   |
|          newret_reg_2176         |   256  |
|       old_I_sum_d_reg_1877       |   32   |
|       old_I_sum_q_reg_1882       |   32   |
|omega_el_rad_per_sec_read_reg_1622|   32   |
|        or_ln35_1_reg_1887        |    1   |
|        or_ln35_2_reg_2089        |    1   |
|        or_ln35_3_reg_1893        |    1   |
|         or_ln35_reg_2082         |    1   |
|        output_10_reg_2073        |   32   |
|        output_12_reg_2034        |   32   |
|        output_13_reg_2039        |   32   |
|         output_8_reg_2064        |   32   |
|         p_cast3_reg_1649         |   32   |
|          p_cast_reg_1639         |   32   |
|              reg_353             |   32   |
|              reg_362             |   32   |
|              reg_373             |   32   |
|              reg_384             |   32   |
|      select_ln25_1_reg_2029      |   32   |
|       select_ln25_reg_2017       |   32   |
|       select_ln66_reg_2166       |   32   |
|       select_ln67_reg_2171       |   32   |
|        self_read_reg_1655        |   256  |
|          sign_1_reg_2101         |   32   |
|          sign_2_reg_2131         |   32   |
|          sign_3_reg_2136         |   32   |
|           sign_reg_2096          |   32   |
|          tmp_11_reg_2106         |    1   |
|          tmp_17_reg_2054         |    1   |
|          tmp_19_reg_2059         |    1   |
|          tmp_25_reg_1924         |    1   |
|          tmp_27_reg_2141         |    1   |
|          tmp_2_reg_2044          |    1   |
|          tmp_33_reg_1740         |    1   |
|          tmp_34_reg_1756         |    1   |
|          tmp_5_reg_2049          |    1   |
|          tmp_7_reg_1909          |    1   |
|        trunc_ln1_reg_1665        |   32   |
|       trunc_ln20_1_reg_1778      |   32   |
|       trunc_ln20_2_reg_1768      |   32   |
|        trunc_ln2_reg_1751        |   32   |
|        trunc_ln33_reg_1762       |    1   |
|        trunc_ln3_reg_1773        |   32   |
|        trunc_ln4_reg_1680        |   32   |
|        trunc_ln60_reg_1670       |   32   |
|        trunc_ln61_reg_1675       |   32   |
|       trunc_ln64_1_reg_1685      |   32   |
|       trunc_ln65_1_reg_1715      |   32   |
|        trunc_ln7_reg_1710        |   32   |
|        trunc_ln9_reg_1746        |   32   |
|         trunc_ln_reg_1660        |   32   |
|     u_dq_vor_Volts_2_reg_1944    |   32   |
|      u_dq_vor_Volts_reg_1939     |   32   |
|     u_output_Volts_d_reg_2181    |   32   |
|     u_output_Volts_q_reg_2186    |   32   |
|         xor_ln25_reg_1822        |   32   |
+----------------------------------+--------+
|               Total              |  2697  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_226 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_233 |  p0  |   2  |   1  |    2   |
|      grp_fu_289      |  p0  |   7  |  32  |   224  ||    38   |
|      grp_fu_289      |  p1  |   9  |  32  |   288  ||    44   |
|      grp_fu_293      |  p0  |   6  |  32  |   192  ||    33   |
|      grp_fu_293      |  p1  |   7  |  32  |   224  ||    38   |
|      grp_fu_297      |  p0  |   6  |  32  |   192  ||    33   |
|      grp_fu_297      |  p1  |   8  |  32  |   256  ||    41   |
|      grp_fu_301      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_301      |  p1  |   4  |  32  |   128  ||    21   |
|      grp_fu_305      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_305      |  p1  |   3  |  32  |   96   ||    15   |
|      grp_fu_309      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_309      |  p1  |   3  |  32  |   96   ||    15   |
|      grp_fu_313      |  p0  |   5  |  32  |   160  ||    27   |
|      grp_fu_313      |  p1  |   7  |  32  |   224  ||    38   |
|      grp_fu_318      |  p0  |   6  |  32  |   192  ||    33   |
|      grp_fu_318      |  p1  |   8  |  32  |   256  ||    41   |
|      grp_fu_323      |  p0  |   3  |  32  |   96   ||    15   |
|      grp_fu_323      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_328      |  p0  |   3  |  32  |   96   ||    15   |
|      grp_fu_328      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_333      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_338      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  3172  || 16.9787 ||   510   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   49   |   27   |  4521  |  7458  |
|   Memory  |    7   |    -   |    -   |   66   |   23   |
|Multiplexer|    -   |    -   |   16   |    -   |   510  |
|  Register |    -   |    -   |    -   |  2697  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    7   |   49   |   44   |  7284  |  7991  |
+-----------+--------+--------+--------+--------+--------+
