library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity AddSub4 is 
	port(a,b : in std_logic_vector(3 downto 0);
	     cin : in std_logic;
		  s   : out std_logic_vector(3 downto 0);
		  cout : out std_logic);
end AddSub4;

