# ğŸ“ Harvard Architecture MIPS-based CPU Series Projects ğŸ˜ƒ

## Projects
| ğŸ› ï¸ Project Name                                                   | ğŸ“¦ Repository                     | ğŸ–¼ï¸ Diagram                    |
|------------------------------------------------------------------|-------------------------------|-----------------------------|
| Single-Cycle CPU for 31 Instruction Set                           | [Repo](https://github.com/WinstonLiyt/Harvard-Architecture-MIPS-based-CPU-series/tree/main/cpu_mips_31) | ![Diagram](https://github.com/user-attachments/assets/acc61496-8c37-44e1-929c-3843f8bab82f)              |
| Single-Cycle CPU for 54 Instruction Set                           | [Repo](https://github.com/WinstonLiyt/Harvard-Architecture-MIPS-based-CPU-series/tree/main/cpu_mips_54)      | ![Diagram](https://github.com/WinstonLiyt/Harvard-Architecture-MIPS-based-CPU-series/blob/main/cpu_mips_54/%E6%95%B0%E6%8D%AE%E9%80%9A%E8%B7%AF.png)              |
| Static Pipelined CPU | [Repo](https://github.com/WinstonLiyt/Harvard-Architecture-MIPS-based-CPU-series/tree/main/cpu_staticPipeline) | ![Diagram](https://github.com/user-attachments/assets/3e13cbb6-d207-4b8d-a463-2d068205a0e5) |
| Dynamic Pipelined CPU | [Repo](https://github.com/WinstonLiyt/Harvard-Architecture-MIPS-based-CPU-series/tree/main/cpu_dynamicPipeline) | ![Diagram](https://github.com/user-attachments/assets/1b8abb4a-2dea-474a-965f-f73aec0eec40) |
| Multi-Cycle Pipelined CPU for 89 Instruction Set                  | [Repo](https://github.com/WinstonLiyt/mipsCpu89)      | ![Diagram](https://github.com/WinstonLiyt/mipsCpu89/assets/104308117/96c8566d-53db-472c-9aac-be3c92406c92)              |
| Porting ÂµC/OS-II to the NEXYS DDR4 Development Board             | [Repo](https://github.com/WinstonLiyt/mips2-c-os-II)      | ![Diagram](https://github.com/WinstonLiyt/mips2-c-os-II/assets/104308117/731a69e7-ae4a-46bd-a917-4007d9eec522)              |

## Environment
- **Operating System:** ğŸ–¥ï¸ Windows 10
- **Software Environment:** ğŸ› ï¸ Vivado v2016.2, MARS 4.5, ModelSim PE 10.4c
- **Compiler:** ğŸ“œ Visual Studio Code
- **Plugins:** ğŸ”Œ Github Copilot v1.177.0, Verilog-HDL v1.13.5
- **Hardware Device:** ğŸ›ï¸ Nexys 4 DDR Artix-7 FPGA Trainer Board
- **IP Core Calls:** ğŸ“¦ Distributed Memory Generator memory (ROM)
