module clock_divider_50MHz_to_1Hz(
  input wire clk_iin,
  input wire reset,
  output reg clk_out
);
  localparam integer MAX_COUNT=25_000_000;
  reg[24:0]counter=0;
  always @ (posedge clk_in)begin
    if(reset) begin
      counter<=0;
      clk_out<=0;
    end else begin
      if(counter==(MAX_COUNT-1)) begin
        counter<=0;
        clk_out<=~clk_out;
      end else begin
        counter<=counter+1;
      end
    end
  end
endmodule