[
  {
    "name": "RISC-V SAIL (RV32)",
    "alias": ["RISC-V (RV32S)", "RISC-V32S", "risc-v32S", "RV32S", "rv32s"],
    "file": "RISC_V_RV32S",
    "img": "./images/risc-v_logo.png",
    "alt": "RISC-V32S",
    "id": "select_confRISV32",
    "examples":["default"],
    "description": "RISC-V RV32 is an instruction set architecture (ISA) based on the RISC type and its hardware is free. This architecture was created in 2010 at the University of California, Berkeley.",
    "guide":"./docs/risc_v_reference_guide.pdf",
    "available": 1
  },
  {
    "name": "RISC-V SAIL (RV64)",
    "alias": ["RISC-V (RV64S)", "RISC-V64S", "risc-v64S", "RV64S", "RV64S", "rv64s"],
    "file": "RISC_V_RV64S",
    "img": "./images/risc-v_logo.png",
    "alt": "RISC-V64S",
    "id": "select_confRISV64",
    "examples":["default"],
    "description": "RISC-V RV64 is an instruction set architecture (ISA) based on the RISC type and its hardware is free. This architecture was created in 2010 at the University of California, Berkeley.",
    "guide":"./docs/risc_v_reference_guide.pdf",
    "available": 1
  },
  
  {
    "name": "New Architecture",
    "alias": [],
    "file": "new_arch",
    "img": "./images/new_icon.png",
    "alt":"New Architecture",
    "id": "select_confNEW",
    "examples":[],
    "description": "New Architecture",
    "guide":"",
    "available": 0
  }
]
