run
-opt_mode speed
-p xc2vp30ff896-7
-top huffman_encode_testharness_0_wrapper
-ifmt MIXED
-ifn huffman_encode_testharness_0_wrapper_xst.prj
-ofn ../implementation/huffman_encode_testharness_0_wrapper/huffman_encode_testharness_0_wrapper.ngc
-iobuf NO
-rtlview YES
-hierarchy_separator /
-sd {../implementation/huffman_encode_testharness_0_wrapper}
-vlgincdir {F:\fpga\proj\huffman_encode\pcores\huffman_encode_testharness_v1_00_a\hdl\verilog\ }
