$date
	Tue May 05 17:08:12 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module additiontest $end
$scope module addition $end
$var wire 32 ! busA [31:0] $end
$var wire 32 " busADD [31:0] $end
$var wire 32 # busB [31:0] $end
$var wire 1 $ cADD $end
$var wire 1 % carryOut $end
$var wire 1 & nADD $end
$var wire 1 ' oADD $end
$var wire 1 ( zADD $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
b1000000010000000100000001 #
b10000000100000001000000010 "
b1000000010000000100000001 !
$end
#20
1'
1&
b11111111111111111111111111111110 "
b1111111111111111111111111111111 #
b1111111111111111111111111111111 !
#40
1$
1%
0&
b1000000010000000100000000 "
0'
b11111111111111111111111111111111 #
b1000000010000000100000001 !
#60
1&
0(
0$
0%
b11110000000000000000000000000001 "
b11110000000000000000000000000000 #
b1 !
#80
1$
1%
0(
0&
b1000000010000000100000000 "
b1000000010000000100000001 #
b11111111111111111111111111111111 !
#100
1&
0$
0%
b11110000000000000000000000000001 "
b1 #
b11110000000000000000000000000000 !
#120
1$
1%
0'
1&
b11111111111111111111111111111110 "
b11111111111111111111111111111111 #
b11111111111111111111111111111111 !
#140
1'
0&
b10000000000000000000000000000 "
b10000000000000000000000000000000 #
b10010000000000000000000000000000 !
#220
