// Seed: 2096193665
module module_0;
  wand id_2;
  always @(id_1) begin : LABEL_0
    if (1'b0) begin : LABEL_0
      id_2 = 1;
    end else if (id_1) begin : LABEL_0
      deassign id_1;
    end
  end
  wire id_3;
  wire id_4;
  initial
  fork : SymbolIdentifier
  join : SymbolIdentifier
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4,
    output tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14,
    inout uwire id_15
);
  wire id_17;
  module_0 modCall_1 ();
endmodule
