// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_89 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_2_val,
        x_3_val,
        x_4_val,
        x_5_val,
        x_6_val,
        x_7_val,
        x_10_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_5_val;
input  [17:0] x_6_val;
input  [17:0] x_7_val;
input  [17:0] x_10_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_310_p2;
reg   [0:0] icmp_ln86_reg_1300;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1300_pp0_iter1_reg;
wire   [0:0] icmp_ln86_290_fu_316_p2;
reg   [0:0] icmp_ln86_290_reg_1307;
reg   [0:0] icmp_ln86_290_reg_1307_pp0_iter1_reg;
wire   [0:0] icmp_ln86_291_fu_322_p2;
reg   [0:0] icmp_ln86_291_reg_1313;
wire   [0:0] icmp_ln86_292_fu_328_p2;
reg   [0:0] icmp_ln86_292_reg_1319;
reg   [0:0] icmp_ln86_292_reg_1319_pp0_iter1_reg;
wire   [0:0] icmp_ln86_293_fu_334_p2;
reg   [0:0] icmp_ln86_293_reg_1325;
reg   [0:0] icmp_ln86_293_reg_1325_pp0_iter1_reg;
wire   [0:0] icmp_ln86_294_fu_340_p2;
reg   [0:0] icmp_ln86_294_reg_1331;
wire   [0:0] icmp_ln86_295_fu_346_p2;
reg   [0:0] icmp_ln86_295_reg_1337;
reg   [0:0] icmp_ln86_295_reg_1337_pp0_iter1_reg;
reg   [0:0] icmp_ln86_295_reg_1337_pp0_iter2_reg;
reg   [0:0] icmp_ln86_295_reg_1337_pp0_iter3_reg;
reg   [0:0] icmp_ln86_295_reg_1337_pp0_iter4_reg;
wire   [0:0] icmp_ln86_296_fu_352_p2;
reg   [0:0] icmp_ln86_296_reg_1343;
reg   [0:0] icmp_ln86_296_reg_1343_pp0_iter1_reg;
wire   [0:0] icmp_ln86_297_fu_358_p2;
reg   [0:0] icmp_ln86_297_reg_1349;
reg   [0:0] icmp_ln86_297_reg_1349_pp0_iter1_reg;
reg   [0:0] icmp_ln86_297_reg_1349_pp0_iter2_reg;
wire   [0:0] icmp_ln86_298_fu_364_p2;
reg   [0:0] icmp_ln86_298_reg_1355;
reg   [0:0] icmp_ln86_298_reg_1355_pp0_iter1_reg;
reg   [0:0] icmp_ln86_298_reg_1355_pp0_iter2_reg;
reg   [0:0] icmp_ln86_298_reg_1355_pp0_iter3_reg;
wire   [0:0] icmp_ln86_299_fu_370_p2;
reg   [0:0] icmp_ln86_299_reg_1361;
reg   [0:0] icmp_ln86_299_reg_1361_pp0_iter1_reg;
reg   [0:0] icmp_ln86_299_reg_1361_pp0_iter2_reg;
reg   [0:0] icmp_ln86_299_reg_1361_pp0_iter3_reg;
wire   [0:0] icmp_ln86_300_fu_376_p2;
reg   [0:0] icmp_ln86_300_reg_1367;
reg   [0:0] icmp_ln86_300_reg_1367_pp0_iter1_reg;
reg   [0:0] icmp_ln86_300_reg_1367_pp0_iter2_reg;
reg   [0:0] icmp_ln86_300_reg_1367_pp0_iter3_reg;
reg   [0:0] icmp_ln86_300_reg_1367_pp0_iter4_reg;
wire   [0:0] icmp_ln86_301_fu_382_p2;
reg   [0:0] icmp_ln86_301_reg_1373;
wire   [0:0] icmp_ln86_302_fu_388_p2;
reg   [0:0] icmp_ln86_302_reg_1379;
reg   [0:0] icmp_ln86_302_reg_1379_pp0_iter1_reg;
reg   [0:0] icmp_ln86_302_reg_1379_pp0_iter2_reg;
reg   [0:0] icmp_ln86_302_reg_1379_pp0_iter3_reg;
reg   [0:0] icmp_ln86_302_reg_1379_pp0_iter4_reg;
reg   [0:0] icmp_ln86_302_reg_1379_pp0_iter5_reg;
wire   [0:0] icmp_ln86_303_fu_394_p2;
reg   [0:0] icmp_ln86_303_reg_1385;
reg   [0:0] icmp_ln86_303_reg_1385_pp0_iter1_reg;
reg   [0:0] icmp_ln86_303_reg_1385_pp0_iter2_reg;
reg   [0:0] icmp_ln86_303_reg_1385_pp0_iter3_reg;
reg   [0:0] icmp_ln86_303_reg_1385_pp0_iter4_reg;
reg   [0:0] icmp_ln86_303_reg_1385_pp0_iter5_reg;
reg   [0:0] icmp_ln86_303_reg_1385_pp0_iter6_reg;
wire   [0:0] icmp_ln86_304_fu_400_p2;
reg   [0:0] icmp_ln86_304_reg_1391;
reg   [0:0] icmp_ln86_304_reg_1391_pp0_iter1_reg;
wire   [0:0] icmp_ln86_305_fu_406_p2;
reg   [0:0] icmp_ln86_305_reg_1396;
reg   [0:0] icmp_ln86_305_reg_1396_pp0_iter1_reg;
wire   [0:0] icmp_ln86_306_fu_412_p2;
reg   [0:0] icmp_ln86_306_reg_1401;
reg   [0:0] icmp_ln86_306_reg_1401_pp0_iter1_reg;
reg   [0:0] icmp_ln86_306_reg_1401_pp0_iter2_reg;
wire   [0:0] icmp_ln86_307_fu_418_p2;
reg   [0:0] icmp_ln86_307_reg_1406;
reg   [0:0] icmp_ln86_307_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_307_reg_1406_pp0_iter2_reg;
wire   [0:0] icmp_ln86_308_fu_424_p2;
reg   [0:0] icmp_ln86_308_reg_1411;
reg   [0:0] icmp_ln86_308_reg_1411_pp0_iter1_reg;
reg   [0:0] icmp_ln86_308_reg_1411_pp0_iter2_reg;
wire   [0:0] icmp_ln86_309_fu_430_p2;
reg   [0:0] icmp_ln86_309_reg_1416;
reg   [0:0] icmp_ln86_309_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_309_reg_1416_pp0_iter2_reg;
reg   [0:0] icmp_ln86_309_reg_1416_pp0_iter3_reg;
wire   [0:0] icmp_ln86_310_fu_436_p2;
reg   [0:0] icmp_ln86_310_reg_1421;
reg   [0:0] icmp_ln86_310_reg_1421_pp0_iter1_reg;
reg   [0:0] icmp_ln86_310_reg_1421_pp0_iter2_reg;
reg   [0:0] icmp_ln86_310_reg_1421_pp0_iter3_reg;
wire   [0:0] icmp_ln86_311_fu_442_p2;
reg   [0:0] icmp_ln86_311_reg_1426;
reg   [0:0] icmp_ln86_311_reg_1426_pp0_iter1_reg;
reg   [0:0] icmp_ln86_311_reg_1426_pp0_iter2_reg;
reg   [0:0] icmp_ln86_311_reg_1426_pp0_iter3_reg;
wire   [0:0] icmp_ln86_312_fu_448_p2;
reg   [0:0] icmp_ln86_312_reg_1431;
reg   [0:0] icmp_ln86_312_reg_1431_pp0_iter1_reg;
reg   [0:0] icmp_ln86_312_reg_1431_pp0_iter2_reg;
reg   [0:0] icmp_ln86_312_reg_1431_pp0_iter3_reg;
reg   [0:0] icmp_ln86_312_reg_1431_pp0_iter4_reg;
wire   [0:0] icmp_ln86_313_fu_454_p2;
reg   [0:0] icmp_ln86_313_reg_1436;
reg   [0:0] icmp_ln86_313_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_313_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_313_reg_1436_pp0_iter3_reg;
reg   [0:0] icmp_ln86_313_reg_1436_pp0_iter4_reg;
wire   [0:0] icmp_ln86_314_fu_460_p2;
reg   [0:0] icmp_ln86_314_reg_1441;
reg   [0:0] icmp_ln86_314_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_314_reg_1441_pp0_iter2_reg;
reg   [0:0] icmp_ln86_314_reg_1441_pp0_iter3_reg;
reg   [0:0] icmp_ln86_314_reg_1441_pp0_iter4_reg;
wire   [0:0] icmp_ln86_315_fu_466_p2;
reg   [0:0] icmp_ln86_315_reg_1446;
reg   [0:0] icmp_ln86_315_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_315_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln86_315_reg_1446_pp0_iter3_reg;
reg   [0:0] icmp_ln86_315_reg_1446_pp0_iter4_reg;
reg   [0:0] icmp_ln86_315_reg_1446_pp0_iter5_reg;
wire   [0:0] icmp_ln86_316_fu_472_p2;
reg   [0:0] icmp_ln86_316_reg_1451;
reg   [0:0] icmp_ln86_316_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_316_reg_1451_pp0_iter2_reg;
reg   [0:0] icmp_ln86_316_reg_1451_pp0_iter3_reg;
reg   [0:0] icmp_ln86_316_reg_1451_pp0_iter4_reg;
reg   [0:0] icmp_ln86_316_reg_1451_pp0_iter5_reg;
wire   [0:0] icmp_ln86_317_fu_478_p2;
reg   [0:0] icmp_ln86_317_reg_1456;
reg   [0:0] icmp_ln86_317_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_317_reg_1456_pp0_iter2_reg;
reg   [0:0] icmp_ln86_317_reg_1456_pp0_iter3_reg;
reg   [0:0] icmp_ln86_317_reg_1456_pp0_iter4_reg;
reg   [0:0] icmp_ln86_317_reg_1456_pp0_iter5_reg;
wire   [0:0] icmp_ln86_318_fu_484_p2;
reg   [0:0] icmp_ln86_318_reg_1461;
reg   [0:0] icmp_ln86_318_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_318_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_318_reg_1461_pp0_iter3_reg;
reg   [0:0] icmp_ln86_318_reg_1461_pp0_iter4_reg;
reg   [0:0] icmp_ln86_318_reg_1461_pp0_iter5_reg;
reg   [0:0] icmp_ln86_318_reg_1461_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_490_p2;
reg   [0:0] xor_ln104_reg_1466;
wire   [0:0] and_ln102_fu_496_p2;
reg   [0:0] and_ln102_reg_1472;
wire   [0:0] and_ln104_58_fu_509_p2;
reg   [0:0] and_ln104_58_reg_1478;
reg   [0:0] and_ln104_58_reg_1478_pp0_iter2_reg;
reg   [0:0] and_ln104_58_reg_1478_pp0_iter3_reg;
reg   [0:0] and_ln104_58_reg_1478_pp0_iter4_reg;
reg   [0:0] and_ln104_58_reg_1478_pp0_iter5_reg;
reg   [0:0] and_ln104_58_reg_1478_pp0_iter6_reg;
reg   [0:0] and_ln104_58_reg_1478_pp0_iter7_reg;
wire   [0:0] and_ln102_360_fu_514_p2;
reg   [0:0] and_ln102_360_reg_1485;
wire   [0:0] and_ln102_362_fu_519_p2;
reg   [0:0] and_ln102_362_reg_1491;
reg   [0:0] and_ln102_362_reg_1491_pp0_iter2_reg;
reg   [0:0] and_ln102_362_reg_1491_pp0_iter3_reg;
reg   [0:0] and_ln102_362_reg_1491_pp0_iter4_reg;
wire   [0:0] and_ln102_364_fu_535_p2;
reg   [0:0] and_ln102_364_reg_1498;
wire   [0:0] and_ln102_369_fu_540_p2;
reg   [0:0] and_ln102_369_reg_1504;
wire   [0:0] and_ln104_63_fu_550_p2;
reg   [0:0] and_ln104_63_reg_1514;
reg   [0:0] and_ln104_63_reg_1514_pp0_iter2_reg;
reg   [0:0] and_ln104_63_reg_1514_pp0_iter3_reg;
reg   [0:0] and_ln104_63_reg_1514_pp0_iter4_reg;
wire   [0:0] and_ln104_59_fu_571_p2;
reg   [0:0] and_ln104_59_reg_1520;
wire   [0:0] and_ln102_361_fu_576_p2;
reg   [0:0] and_ln102_361_reg_1525;
reg   [0:0] and_ln102_361_reg_1525_pp0_iter3_reg;
wire   [0:0] and_ln104_60_fu_586_p2;
reg   [0:0] and_ln104_60_reg_1532;
reg   [0:0] and_ln104_60_reg_1532_pp0_iter3_reg;
wire   [0:0] and_ln102_365_fu_597_p2;
reg   [0:0] and_ln102_365_reg_1538;
wire   [0:0] or_ln117_268_fu_660_p2;
reg   [0:0] or_ln117_268_reg_1543;
wire   [2:0] select_ln117_287_fu_672_p3;
reg   [2:0] select_ln117_287_reg_1548;
wire   [0:0] or_ln117_270_fu_680_p2;
reg   [0:0] or_ln117_270_reg_1553;
wire   [0:0] or_ln117_272_fu_686_p2;
reg   [0:0] or_ln117_272_reg_1559;
wire   [0:0] or_ln117_280_fu_690_p2;
reg   [0:0] or_ln117_280_reg_1567;
reg   [0:0] or_ln117_280_reg_1567_pp0_iter3_reg;
reg   [0:0] or_ln117_280_reg_1567_pp0_iter4_reg;
wire   [0:0] and_ln102_367_fu_703_p2;
reg   [0:0] and_ln102_367_reg_1575;
wire   [0:0] or_ln117_274_fu_774_p2;
reg   [0:0] or_ln117_274_reg_1581;
wire   [3:0] select_ln117_293_fu_787_p3;
reg   [3:0] select_ln117_293_reg_1586;
wire   [0:0] or_ln117_276_fu_795_p2;
reg   [0:0] or_ln117_276_reg_1591;
wire   [0:0] and_ln102_368_fu_809_p2;
reg   [0:0] and_ln102_368_reg_1598;
wire   [4:0] select_ln117_299_fu_899_p3;
reg   [4:0] select_ln117_299_reg_1603;
wire   [0:0] or_ln117_282_fu_906_p2;
reg   [0:0] or_ln117_282_reg_1608;
wire   [0:0] and_ln102_363_fu_911_p2;
reg   [0:0] and_ln102_363_reg_1614;
wire   [0:0] and_ln104_62_fu_920_p2;
reg   [0:0] and_ln104_62_reg_1620;
reg   [0:0] and_ln104_62_reg_1620_pp0_iter6_reg;
wire   [0:0] and_ln102_370_fu_930_p2;
reg   [0:0] and_ln102_370_reg_1626;
wire   [0:0] or_ln117_286_fu_1003_p2;
reg   [0:0] or_ln117_286_reg_1631;
reg   [0:0] or_ln117_286_reg_1631_pp0_iter6_reg;
reg   [0:0] or_ln117_286_reg_1631_pp0_iter7_reg;
wire   [4:0] select_ln117_305_fu_1016_p3;
reg   [4:0] select_ln117_305_reg_1638;
wire   [0:0] or_ln117_288_fu_1024_p2;
reg   [0:0] or_ln117_288_reg_1643;
wire   [0:0] or_ln117_292_fu_1108_p2;
reg   [0:0] or_ln117_292_reg_1649;
wire   [4:0] select_ln117_311_fu_1122_p3;
reg   [4:0] select_ln117_311_reg_1654;
wire   [10:0] tmp_fu_1157_p65;
reg   [10:0] tmp_reg_1659;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_139_fu_504_p2;
wire   [0:0] and_ln102_359_fu_500_p2;
wire   [0:0] xor_ln104_142_fu_524_p2;
wire   [0:0] and_ln104_61_fu_529_p2;
wire   [0:0] xor_ln104_149_fu_545_p2;
wire   [0:0] xor_ln104_138_fu_556_p2;
wire   [0:0] xor_ln104_140_fu_566_p2;
wire   [0:0] and_ln104_fu_561_p2;
wire   [0:0] xor_ln104_141_fu_581_p2;
wire   [0:0] xor_ln104_144_fu_592_p2;
wire   [0:0] and_ln102_373_fu_606_p2;
wire   [0:0] and_ln102_372_fu_602_p2;
wire   [0:0] xor_ln117_fu_621_p2;
wire   [0:0] or_ln117_fu_616_p2;
wire   [1:0] zext_ln117_fu_626_p1;
wire   [0:0] or_ln117_266_fu_630_p2;
wire   [0:0] and_ln102_374_fu_611_p2;
wire   [1:0] select_ln117_fu_634_p3;
wire   [1:0] select_ln117_285_fu_648_p3;
wire   [0:0] or_ln117_267_fu_642_p2;
wire   [2:0] zext_ln117_31_fu_656_p1;
wire   [2:0] select_ln117_286_fu_664_p3;
wire   [0:0] xor_ln104_145_fu_694_p2;
wire   [0:0] and_ln102_376_fu_711_p2;
wire   [0:0] and_ln102_366_fu_699_p2;
wire   [0:0] and_ln102_375_fu_707_p2;
wire   [0:0] or_ln117_269_fu_726_p2;
wire   [0:0] and_ln102_377_fu_716_p2;
wire   [2:0] select_ln117_288_fu_731_p3;
wire   [2:0] select_ln117_289_fu_743_p3;
wire   [0:0] or_ln117_271_fu_738_p2;
wire   [3:0] zext_ln117_32_fu_750_p1;
wire   [0:0] and_ln102_378_fu_721_p2;
wire   [3:0] select_ln117_290_fu_754_p3;
wire   [0:0] or_ln117_273_fu_762_p2;
wire   [3:0] select_ln117_291_fu_767_p3;
wire   [3:0] select_ln117_292_fu_779_p3;
wire   [0:0] xor_ln104_146_fu_799_p2;
wire   [0:0] and_ln102_379_fu_813_p2;
wire   [0:0] xor_ln104_147_fu_804_p2;
wire   [0:0] and_ln102_382_fu_827_p2;
wire   [0:0] and_ln102_380_fu_818_p2;
wire   [0:0] or_ln117_275_fu_837_p2;
wire   [0:0] and_ln102_381_fu_823_p2;
wire   [3:0] select_ln117_294_fu_842_p3;
wire   [0:0] or_ln117_277_fu_849_p2;
wire   [3:0] select_ln117_295_fu_854_p3;
wire   [0:0] or_ln117_278_fu_861_p2;
wire   [0:0] and_ln102_383_fu_832_p2;
wire   [3:0] select_ln117_296_fu_865_p3;
wire   [3:0] select_ln117_297_fu_879_p3;
wire   [0:0] or_ln117_279_fu_873_p2;
wire   [4:0] zext_ln117_33_fu_887_p1;
wire   [4:0] select_ln117_298_fu_891_p3;
wire   [0:0] xor_ln104_143_fu_915_p2;
wire   [0:0] xor_ln104_148_fu_925_p2;
wire   [0:0] and_ln102_385_fu_939_p2;
wire   [0:0] and_ln102_384_fu_935_p2;
wire   [0:0] or_ln117_281_fu_953_p2;
wire   [0:0] and_ln102_386_fu_944_p2;
wire   [4:0] select_ln117_300_fu_958_p3;
wire   [0:0] or_ln117_283_fu_965_p2;
wire   [4:0] select_ln117_301_fu_970_p3;
wire   [0:0] or_ln117_284_fu_977_p2;
wire   [0:0] and_ln102_387_fu_949_p2;
wire   [4:0] select_ln117_302_fu_981_p3;
wire   [0:0] or_ln117_285_fu_989_p2;
wire   [4:0] select_ln117_303_fu_995_p3;
wire   [4:0] select_ln117_304_fu_1008_p3;
wire   [0:0] xor_ln104_150_fu_1030_p2;
wire   [0:0] and_ln102_389_fu_1043_p2;
wire   [0:0] and_ln102_371_fu_1035_p2;
wire   [0:0] and_ln102_388_fu_1039_p2;
wire   [0:0] or_ln117_287_fu_1058_p2;
wire   [0:0] and_ln102_390_fu_1048_p2;
wire   [4:0] select_ln117_306_fu_1063_p3;
wire   [0:0] or_ln117_289_fu_1070_p2;
wire   [4:0] select_ln117_307_fu_1075_p3;
wire   [0:0] or_ln117_290_fu_1082_p2;
wire   [0:0] and_ln102_391_fu_1053_p2;
wire   [4:0] select_ln117_308_fu_1086_p3;
wire   [0:0] or_ln117_291_fu_1094_p2;
wire   [4:0] select_ln117_309_fu_1100_p3;
wire   [4:0] select_ln117_310_fu_1114_p3;
wire   [0:0] xor_ln104_151_fu_1130_p2;
wire   [0:0] and_ln102_392_fu_1135_p2;
wire   [0:0] and_ln102_393_fu_1140_p2;
wire   [0:0] or_ln117_293_fu_1145_p2;
wire   [10:0] tmp_fu_1157_p63;
wire   [4:0] tmp_fu_1157_p64;
wire   [0:0] or_ln117_294_fu_1289_p2;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] tmp_fu_1157_p1;
wire   [4:0] tmp_fu_1157_p3;
wire   [4:0] tmp_fu_1157_p5;
wire   [4:0] tmp_fu_1157_p7;
wire   [4:0] tmp_fu_1157_p9;
wire   [4:0] tmp_fu_1157_p11;
wire   [4:0] tmp_fu_1157_p13;
wire   [4:0] tmp_fu_1157_p15;
wire   [4:0] tmp_fu_1157_p17;
wire   [4:0] tmp_fu_1157_p19;
wire   [4:0] tmp_fu_1157_p21;
wire   [4:0] tmp_fu_1157_p23;
wire   [4:0] tmp_fu_1157_p25;
wire   [4:0] tmp_fu_1157_p27;
wire   [4:0] tmp_fu_1157_p29;
wire   [4:0] tmp_fu_1157_p31;
wire  signed [4:0] tmp_fu_1157_p33;
wire  signed [4:0] tmp_fu_1157_p35;
wire  signed [4:0] tmp_fu_1157_p37;
wire  signed [4:0] tmp_fu_1157_p39;
wire  signed [4:0] tmp_fu_1157_p41;
wire  signed [4:0] tmp_fu_1157_p43;
wire  signed [4:0] tmp_fu_1157_p45;
wire  signed [4:0] tmp_fu_1157_p47;
wire  signed [4:0] tmp_fu_1157_p49;
wire  signed [4:0] tmp_fu_1157_p51;
wire  signed [4:0] tmp_fu_1157_p53;
wire  signed [4:0] tmp_fu_1157_p55;
wire  signed [4:0] tmp_fu_1157_p57;
wire  signed [4:0] tmp_fu_1157_p59;
wire  signed [4:0] tmp_fu_1157_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_63_5_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_63_5_11_1_1_U194(
    .din0(11'd243),
    .din1(11'd152),
    .din2(11'd43),
    .din3(11'd108),
    .din4(11'd2036),
    .din5(11'd269),
    .din6(11'd27),
    .din7(11'd1882),
    .din8(11'd89),
    .din9(11'd110),
    .din10(11'd1529),
    .din11(11'd1832),
    .din12(11'd1655),
    .din13(11'd1887),
    .din14(11'd1659),
    .din15(11'd75),
    .din16(11'd1773),
    .din17(11'd1961),
    .din18(11'd544),
    .din19(11'd1947),
    .din20(11'd1753),
    .din21(11'd1564),
    .din22(11'd198),
    .din23(11'd1663),
    .din24(11'd1562),
    .din25(11'd2026),
    .din26(11'd1542),
    .din27(11'd1628),
    .din28(11'd1555),
    .din29(11'd66),
    .din30(11'd1731),
    .def(tmp_fu_1157_p63),
    .sel(tmp_fu_1157_p64),
    .dout(tmp_fu_1157_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_360_reg_1485 <= and_ln102_360_fu_514_p2;
        and_ln102_361_reg_1525 <= and_ln102_361_fu_576_p2;
        and_ln102_361_reg_1525_pp0_iter3_reg <= and_ln102_361_reg_1525;
        and_ln102_362_reg_1491 <= and_ln102_362_fu_519_p2;
        and_ln102_362_reg_1491_pp0_iter2_reg <= and_ln102_362_reg_1491;
        and_ln102_362_reg_1491_pp0_iter3_reg <= and_ln102_362_reg_1491_pp0_iter2_reg;
        and_ln102_362_reg_1491_pp0_iter4_reg <= and_ln102_362_reg_1491_pp0_iter3_reg;
        and_ln102_363_reg_1614 <= and_ln102_363_fu_911_p2;
        and_ln102_364_reg_1498 <= and_ln102_364_fu_535_p2;
        and_ln102_365_reg_1538 <= and_ln102_365_fu_597_p2;
        and_ln102_367_reg_1575 <= and_ln102_367_fu_703_p2;
        and_ln102_368_reg_1598 <= and_ln102_368_fu_809_p2;
        and_ln102_369_reg_1504 <= and_ln102_369_fu_540_p2;
        and_ln102_370_reg_1626 <= and_ln102_370_fu_930_p2;
        and_ln102_reg_1472 <= and_ln102_fu_496_p2;
        and_ln104_58_reg_1478 <= and_ln104_58_fu_509_p2;
        and_ln104_58_reg_1478_pp0_iter2_reg <= and_ln104_58_reg_1478;
        and_ln104_58_reg_1478_pp0_iter3_reg <= and_ln104_58_reg_1478_pp0_iter2_reg;
        and_ln104_58_reg_1478_pp0_iter4_reg <= and_ln104_58_reg_1478_pp0_iter3_reg;
        and_ln104_58_reg_1478_pp0_iter5_reg <= and_ln104_58_reg_1478_pp0_iter4_reg;
        and_ln104_58_reg_1478_pp0_iter6_reg <= and_ln104_58_reg_1478_pp0_iter5_reg;
        and_ln104_58_reg_1478_pp0_iter7_reg <= and_ln104_58_reg_1478_pp0_iter6_reg;
        and_ln104_59_reg_1520 <= and_ln104_59_fu_571_p2;
        and_ln104_60_reg_1532 <= and_ln104_60_fu_586_p2;
        and_ln104_60_reg_1532_pp0_iter3_reg <= and_ln104_60_reg_1532;
        and_ln104_62_reg_1620 <= and_ln104_62_fu_920_p2;
        and_ln104_62_reg_1620_pp0_iter6_reg <= and_ln104_62_reg_1620;
        and_ln104_63_reg_1514 <= and_ln104_63_fu_550_p2;
        and_ln104_63_reg_1514_pp0_iter2_reg <= and_ln104_63_reg_1514;
        and_ln104_63_reg_1514_pp0_iter3_reg <= and_ln104_63_reg_1514_pp0_iter2_reg;
        and_ln104_63_reg_1514_pp0_iter4_reg <= and_ln104_63_reg_1514_pp0_iter3_reg;
        icmp_ln86_290_reg_1307 <= icmp_ln86_290_fu_316_p2;
        icmp_ln86_290_reg_1307_pp0_iter1_reg <= icmp_ln86_290_reg_1307;
        icmp_ln86_291_reg_1313 <= icmp_ln86_291_fu_322_p2;
        icmp_ln86_292_reg_1319 <= icmp_ln86_292_fu_328_p2;
        icmp_ln86_292_reg_1319_pp0_iter1_reg <= icmp_ln86_292_reg_1319;
        icmp_ln86_293_reg_1325 <= icmp_ln86_293_fu_334_p2;
        icmp_ln86_293_reg_1325_pp0_iter1_reg <= icmp_ln86_293_reg_1325;
        icmp_ln86_294_reg_1331 <= icmp_ln86_294_fu_340_p2;
        icmp_ln86_295_reg_1337 <= icmp_ln86_295_fu_346_p2;
        icmp_ln86_295_reg_1337_pp0_iter1_reg <= icmp_ln86_295_reg_1337;
        icmp_ln86_295_reg_1337_pp0_iter2_reg <= icmp_ln86_295_reg_1337_pp0_iter1_reg;
        icmp_ln86_295_reg_1337_pp0_iter3_reg <= icmp_ln86_295_reg_1337_pp0_iter2_reg;
        icmp_ln86_295_reg_1337_pp0_iter4_reg <= icmp_ln86_295_reg_1337_pp0_iter3_reg;
        icmp_ln86_296_reg_1343 <= icmp_ln86_296_fu_352_p2;
        icmp_ln86_296_reg_1343_pp0_iter1_reg <= icmp_ln86_296_reg_1343;
        icmp_ln86_297_reg_1349 <= icmp_ln86_297_fu_358_p2;
        icmp_ln86_297_reg_1349_pp0_iter1_reg <= icmp_ln86_297_reg_1349;
        icmp_ln86_297_reg_1349_pp0_iter2_reg <= icmp_ln86_297_reg_1349_pp0_iter1_reg;
        icmp_ln86_298_reg_1355 <= icmp_ln86_298_fu_364_p2;
        icmp_ln86_298_reg_1355_pp0_iter1_reg <= icmp_ln86_298_reg_1355;
        icmp_ln86_298_reg_1355_pp0_iter2_reg <= icmp_ln86_298_reg_1355_pp0_iter1_reg;
        icmp_ln86_298_reg_1355_pp0_iter3_reg <= icmp_ln86_298_reg_1355_pp0_iter2_reg;
        icmp_ln86_299_reg_1361 <= icmp_ln86_299_fu_370_p2;
        icmp_ln86_299_reg_1361_pp0_iter1_reg <= icmp_ln86_299_reg_1361;
        icmp_ln86_299_reg_1361_pp0_iter2_reg <= icmp_ln86_299_reg_1361_pp0_iter1_reg;
        icmp_ln86_299_reg_1361_pp0_iter3_reg <= icmp_ln86_299_reg_1361_pp0_iter2_reg;
        icmp_ln86_300_reg_1367 <= icmp_ln86_300_fu_376_p2;
        icmp_ln86_300_reg_1367_pp0_iter1_reg <= icmp_ln86_300_reg_1367;
        icmp_ln86_300_reg_1367_pp0_iter2_reg <= icmp_ln86_300_reg_1367_pp0_iter1_reg;
        icmp_ln86_300_reg_1367_pp0_iter3_reg <= icmp_ln86_300_reg_1367_pp0_iter2_reg;
        icmp_ln86_300_reg_1367_pp0_iter4_reg <= icmp_ln86_300_reg_1367_pp0_iter3_reg;
        icmp_ln86_301_reg_1373 <= icmp_ln86_301_fu_382_p2;
        icmp_ln86_302_reg_1379 <= icmp_ln86_302_fu_388_p2;
        icmp_ln86_302_reg_1379_pp0_iter1_reg <= icmp_ln86_302_reg_1379;
        icmp_ln86_302_reg_1379_pp0_iter2_reg <= icmp_ln86_302_reg_1379_pp0_iter1_reg;
        icmp_ln86_302_reg_1379_pp0_iter3_reg <= icmp_ln86_302_reg_1379_pp0_iter2_reg;
        icmp_ln86_302_reg_1379_pp0_iter4_reg <= icmp_ln86_302_reg_1379_pp0_iter3_reg;
        icmp_ln86_302_reg_1379_pp0_iter5_reg <= icmp_ln86_302_reg_1379_pp0_iter4_reg;
        icmp_ln86_303_reg_1385 <= icmp_ln86_303_fu_394_p2;
        icmp_ln86_303_reg_1385_pp0_iter1_reg <= icmp_ln86_303_reg_1385;
        icmp_ln86_303_reg_1385_pp0_iter2_reg <= icmp_ln86_303_reg_1385_pp0_iter1_reg;
        icmp_ln86_303_reg_1385_pp0_iter3_reg <= icmp_ln86_303_reg_1385_pp0_iter2_reg;
        icmp_ln86_303_reg_1385_pp0_iter4_reg <= icmp_ln86_303_reg_1385_pp0_iter3_reg;
        icmp_ln86_303_reg_1385_pp0_iter5_reg <= icmp_ln86_303_reg_1385_pp0_iter4_reg;
        icmp_ln86_303_reg_1385_pp0_iter6_reg <= icmp_ln86_303_reg_1385_pp0_iter5_reg;
        icmp_ln86_304_reg_1391 <= icmp_ln86_304_fu_400_p2;
        icmp_ln86_304_reg_1391_pp0_iter1_reg <= icmp_ln86_304_reg_1391;
        icmp_ln86_305_reg_1396 <= icmp_ln86_305_fu_406_p2;
        icmp_ln86_305_reg_1396_pp0_iter1_reg <= icmp_ln86_305_reg_1396;
        icmp_ln86_306_reg_1401 <= icmp_ln86_306_fu_412_p2;
        icmp_ln86_306_reg_1401_pp0_iter1_reg <= icmp_ln86_306_reg_1401;
        icmp_ln86_306_reg_1401_pp0_iter2_reg <= icmp_ln86_306_reg_1401_pp0_iter1_reg;
        icmp_ln86_307_reg_1406 <= icmp_ln86_307_fu_418_p2;
        icmp_ln86_307_reg_1406_pp0_iter1_reg <= icmp_ln86_307_reg_1406;
        icmp_ln86_307_reg_1406_pp0_iter2_reg <= icmp_ln86_307_reg_1406_pp0_iter1_reg;
        icmp_ln86_308_reg_1411 <= icmp_ln86_308_fu_424_p2;
        icmp_ln86_308_reg_1411_pp0_iter1_reg <= icmp_ln86_308_reg_1411;
        icmp_ln86_308_reg_1411_pp0_iter2_reg <= icmp_ln86_308_reg_1411_pp0_iter1_reg;
        icmp_ln86_309_reg_1416 <= icmp_ln86_309_fu_430_p2;
        icmp_ln86_309_reg_1416_pp0_iter1_reg <= icmp_ln86_309_reg_1416;
        icmp_ln86_309_reg_1416_pp0_iter2_reg <= icmp_ln86_309_reg_1416_pp0_iter1_reg;
        icmp_ln86_309_reg_1416_pp0_iter3_reg <= icmp_ln86_309_reg_1416_pp0_iter2_reg;
        icmp_ln86_310_reg_1421 <= icmp_ln86_310_fu_436_p2;
        icmp_ln86_310_reg_1421_pp0_iter1_reg <= icmp_ln86_310_reg_1421;
        icmp_ln86_310_reg_1421_pp0_iter2_reg <= icmp_ln86_310_reg_1421_pp0_iter1_reg;
        icmp_ln86_310_reg_1421_pp0_iter3_reg <= icmp_ln86_310_reg_1421_pp0_iter2_reg;
        icmp_ln86_311_reg_1426 <= icmp_ln86_311_fu_442_p2;
        icmp_ln86_311_reg_1426_pp0_iter1_reg <= icmp_ln86_311_reg_1426;
        icmp_ln86_311_reg_1426_pp0_iter2_reg <= icmp_ln86_311_reg_1426_pp0_iter1_reg;
        icmp_ln86_311_reg_1426_pp0_iter3_reg <= icmp_ln86_311_reg_1426_pp0_iter2_reg;
        icmp_ln86_312_reg_1431 <= icmp_ln86_312_fu_448_p2;
        icmp_ln86_312_reg_1431_pp0_iter1_reg <= icmp_ln86_312_reg_1431;
        icmp_ln86_312_reg_1431_pp0_iter2_reg <= icmp_ln86_312_reg_1431_pp0_iter1_reg;
        icmp_ln86_312_reg_1431_pp0_iter3_reg <= icmp_ln86_312_reg_1431_pp0_iter2_reg;
        icmp_ln86_312_reg_1431_pp0_iter4_reg <= icmp_ln86_312_reg_1431_pp0_iter3_reg;
        icmp_ln86_313_reg_1436 <= icmp_ln86_313_fu_454_p2;
        icmp_ln86_313_reg_1436_pp0_iter1_reg <= icmp_ln86_313_reg_1436;
        icmp_ln86_313_reg_1436_pp0_iter2_reg <= icmp_ln86_313_reg_1436_pp0_iter1_reg;
        icmp_ln86_313_reg_1436_pp0_iter3_reg <= icmp_ln86_313_reg_1436_pp0_iter2_reg;
        icmp_ln86_313_reg_1436_pp0_iter4_reg <= icmp_ln86_313_reg_1436_pp0_iter3_reg;
        icmp_ln86_314_reg_1441 <= icmp_ln86_314_fu_460_p2;
        icmp_ln86_314_reg_1441_pp0_iter1_reg <= icmp_ln86_314_reg_1441;
        icmp_ln86_314_reg_1441_pp0_iter2_reg <= icmp_ln86_314_reg_1441_pp0_iter1_reg;
        icmp_ln86_314_reg_1441_pp0_iter3_reg <= icmp_ln86_314_reg_1441_pp0_iter2_reg;
        icmp_ln86_314_reg_1441_pp0_iter4_reg <= icmp_ln86_314_reg_1441_pp0_iter3_reg;
        icmp_ln86_315_reg_1446 <= icmp_ln86_315_fu_466_p2;
        icmp_ln86_315_reg_1446_pp0_iter1_reg <= icmp_ln86_315_reg_1446;
        icmp_ln86_315_reg_1446_pp0_iter2_reg <= icmp_ln86_315_reg_1446_pp0_iter1_reg;
        icmp_ln86_315_reg_1446_pp0_iter3_reg <= icmp_ln86_315_reg_1446_pp0_iter2_reg;
        icmp_ln86_315_reg_1446_pp0_iter4_reg <= icmp_ln86_315_reg_1446_pp0_iter3_reg;
        icmp_ln86_315_reg_1446_pp0_iter5_reg <= icmp_ln86_315_reg_1446_pp0_iter4_reg;
        icmp_ln86_316_reg_1451 <= icmp_ln86_316_fu_472_p2;
        icmp_ln86_316_reg_1451_pp0_iter1_reg <= icmp_ln86_316_reg_1451;
        icmp_ln86_316_reg_1451_pp0_iter2_reg <= icmp_ln86_316_reg_1451_pp0_iter1_reg;
        icmp_ln86_316_reg_1451_pp0_iter3_reg <= icmp_ln86_316_reg_1451_pp0_iter2_reg;
        icmp_ln86_316_reg_1451_pp0_iter4_reg <= icmp_ln86_316_reg_1451_pp0_iter3_reg;
        icmp_ln86_316_reg_1451_pp0_iter5_reg <= icmp_ln86_316_reg_1451_pp0_iter4_reg;
        icmp_ln86_317_reg_1456 <= icmp_ln86_317_fu_478_p2;
        icmp_ln86_317_reg_1456_pp0_iter1_reg <= icmp_ln86_317_reg_1456;
        icmp_ln86_317_reg_1456_pp0_iter2_reg <= icmp_ln86_317_reg_1456_pp0_iter1_reg;
        icmp_ln86_317_reg_1456_pp0_iter3_reg <= icmp_ln86_317_reg_1456_pp0_iter2_reg;
        icmp_ln86_317_reg_1456_pp0_iter4_reg <= icmp_ln86_317_reg_1456_pp0_iter3_reg;
        icmp_ln86_317_reg_1456_pp0_iter5_reg <= icmp_ln86_317_reg_1456_pp0_iter4_reg;
        icmp_ln86_318_reg_1461 <= icmp_ln86_318_fu_484_p2;
        icmp_ln86_318_reg_1461_pp0_iter1_reg <= icmp_ln86_318_reg_1461;
        icmp_ln86_318_reg_1461_pp0_iter2_reg <= icmp_ln86_318_reg_1461_pp0_iter1_reg;
        icmp_ln86_318_reg_1461_pp0_iter3_reg <= icmp_ln86_318_reg_1461_pp0_iter2_reg;
        icmp_ln86_318_reg_1461_pp0_iter4_reg <= icmp_ln86_318_reg_1461_pp0_iter3_reg;
        icmp_ln86_318_reg_1461_pp0_iter5_reg <= icmp_ln86_318_reg_1461_pp0_iter4_reg;
        icmp_ln86_318_reg_1461_pp0_iter6_reg <= icmp_ln86_318_reg_1461_pp0_iter5_reg;
        icmp_ln86_reg_1300 <= icmp_ln86_fu_310_p2;
        icmp_ln86_reg_1300_pp0_iter1_reg <= icmp_ln86_reg_1300;
        or_ln117_268_reg_1543 <= or_ln117_268_fu_660_p2;
        or_ln117_270_reg_1553 <= or_ln117_270_fu_680_p2;
        or_ln117_272_reg_1559 <= or_ln117_272_fu_686_p2;
        or_ln117_274_reg_1581 <= or_ln117_274_fu_774_p2;
        or_ln117_276_reg_1591 <= or_ln117_276_fu_795_p2;
        or_ln117_280_reg_1567 <= or_ln117_280_fu_690_p2;
        or_ln117_280_reg_1567_pp0_iter3_reg <= or_ln117_280_reg_1567;
        or_ln117_280_reg_1567_pp0_iter4_reg <= or_ln117_280_reg_1567_pp0_iter3_reg;
        or_ln117_282_reg_1608 <= or_ln117_282_fu_906_p2;
        or_ln117_286_reg_1631 <= or_ln117_286_fu_1003_p2;
        or_ln117_286_reg_1631_pp0_iter6_reg <= or_ln117_286_reg_1631;
        or_ln117_286_reg_1631_pp0_iter7_reg <= or_ln117_286_reg_1631_pp0_iter6_reg;
        or_ln117_288_reg_1643 <= or_ln117_288_fu_1024_p2;
        or_ln117_292_reg_1649 <= or_ln117_292_fu_1108_p2;
        select_ln117_287_reg_1548 <= select_ln117_287_fu_672_p3;
        select_ln117_293_reg_1586 <= select_ln117_293_fu_787_p3;
        select_ln117_299_reg_1603 <= select_ln117_299_fu_899_p3;
        select_ln117_305_reg_1638 <= select_ln117_305_fu_1016_p3;
        select_ln117_311_reg_1654 <= select_ln117_311_fu_1122_p3;
        tmp_reg_1659 <= tmp_fu_1157_p65;
        xor_ln104_reg_1466 <= xor_ln104_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_10_val_int_reg <= x_10_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_5_val_int_reg <= x_5_val;
        x_6_val_int_reg <= x_6_val;
        x_7_val_int_reg <= x_7_val;
    end
end

assign and_ln102_359_fu_500_p2 = (xor_ln104_reg_1466 & icmp_ln86_291_reg_1313);

assign and_ln102_360_fu_514_p2 = (icmp_ln86_292_reg_1319 & and_ln102_fu_496_p2);

assign and_ln102_361_fu_576_p2 = (icmp_ln86_293_reg_1325_pp0_iter1_reg & and_ln104_fu_561_p2);

assign and_ln102_362_fu_519_p2 = (icmp_ln86_294_reg_1331 & and_ln102_359_fu_500_p2);

assign and_ln102_363_fu_911_p2 = (icmp_ln86_295_reg_1337_pp0_iter4_reg & and_ln104_58_reg_1478_pp0_iter4_reg);

assign and_ln102_364_fu_535_p2 = (icmp_ln86_296_reg_1343 & and_ln102_360_fu_514_p2);

assign and_ln102_365_fu_597_p2 = (icmp_ln86_297_reg_1349_pp0_iter1_reg & and_ln104_59_fu_571_p2);

assign and_ln102_366_fu_699_p2 = (icmp_ln86_298_reg_1355_pp0_iter2_reg & and_ln102_361_reg_1525);

assign and_ln102_367_fu_703_p2 = (icmp_ln86_299_reg_1361_pp0_iter2_reg & and_ln104_60_reg_1532);

assign and_ln102_368_fu_809_p2 = (icmp_ln86_300_reg_1367_pp0_iter3_reg & and_ln102_362_reg_1491_pp0_iter3_reg);

assign and_ln102_369_fu_540_p2 = (icmp_ln86_301_reg_1373 & and_ln104_61_fu_529_p2);

assign and_ln102_370_fu_930_p2 = (icmp_ln86_302_reg_1379_pp0_iter4_reg & and_ln102_363_fu_911_p2);

assign and_ln102_371_fu_1035_p2 = (icmp_ln86_303_reg_1385_pp0_iter5_reg & and_ln104_62_reg_1620);

assign and_ln102_372_fu_602_p2 = (icmp_ln86_304_reg_1391_pp0_iter1_reg & and_ln102_364_reg_1498);

assign and_ln102_373_fu_606_p2 = (xor_ln104_144_fu_592_p2 & icmp_ln86_305_reg_1396_pp0_iter1_reg);

assign and_ln102_374_fu_611_p2 = (and_ln102_373_fu_606_p2 & and_ln102_360_reg_1485);

assign and_ln102_375_fu_707_p2 = (icmp_ln86_306_reg_1401_pp0_iter2_reg & and_ln102_365_reg_1538);

assign and_ln102_376_fu_711_p2 = (xor_ln104_145_fu_694_p2 & icmp_ln86_307_reg_1406_pp0_iter2_reg);

assign and_ln102_377_fu_716_p2 = (and_ln104_59_reg_1520 & and_ln102_376_fu_711_p2);

assign and_ln102_378_fu_721_p2 = (icmp_ln86_308_reg_1411_pp0_iter2_reg & and_ln102_366_fu_699_p2);

assign and_ln102_379_fu_813_p2 = (xor_ln104_146_fu_799_p2 & icmp_ln86_309_reg_1416_pp0_iter3_reg);

assign and_ln102_380_fu_818_p2 = (and_ln102_379_fu_813_p2 & and_ln102_361_reg_1525_pp0_iter3_reg);

assign and_ln102_381_fu_823_p2 = (icmp_ln86_310_reg_1421_pp0_iter3_reg & and_ln102_367_reg_1575);

assign and_ln102_382_fu_827_p2 = (xor_ln104_147_fu_804_p2 & icmp_ln86_311_reg_1426_pp0_iter3_reg);

assign and_ln102_383_fu_832_p2 = (and_ln104_60_reg_1532_pp0_iter3_reg & and_ln102_382_fu_827_p2);

assign and_ln102_384_fu_935_p2 = (icmp_ln86_312_reg_1431_pp0_iter4_reg & and_ln102_368_reg_1598);

assign and_ln102_385_fu_939_p2 = (xor_ln104_148_fu_925_p2 & icmp_ln86_313_reg_1436_pp0_iter4_reg);

assign and_ln102_386_fu_944_p2 = (and_ln102_385_fu_939_p2 & and_ln102_362_reg_1491_pp0_iter4_reg);

assign and_ln102_387_fu_949_p2 = (icmp_ln86_314_reg_1441_pp0_iter4_reg & and_ln104_63_reg_1514_pp0_iter4_reg);

assign and_ln102_388_fu_1039_p2 = (icmp_ln86_315_reg_1446_pp0_iter5_reg & and_ln102_370_reg_1626);

assign and_ln102_389_fu_1043_p2 = (xor_ln104_150_fu_1030_p2 & icmp_ln86_316_reg_1451_pp0_iter5_reg);

assign and_ln102_390_fu_1048_p2 = (and_ln102_389_fu_1043_p2 & and_ln102_363_reg_1614);

assign and_ln102_391_fu_1053_p2 = (icmp_ln86_317_reg_1456_pp0_iter5_reg & and_ln102_371_fu_1035_p2);

assign and_ln102_392_fu_1135_p2 = (xor_ln104_151_fu_1130_p2 & icmp_ln86_318_reg_1461_pp0_iter6_reg);

assign and_ln102_393_fu_1140_p2 = (and_ln104_62_reg_1620_pp0_iter6_reg & and_ln102_392_fu_1135_p2);

assign and_ln102_fu_496_p2 = (icmp_ln86_reg_1300 & icmp_ln86_290_reg_1307);

assign and_ln104_58_fu_509_p2 = (xor_ln104_reg_1466 & xor_ln104_139_fu_504_p2);

assign and_ln104_59_fu_571_p2 = (xor_ln104_140_fu_566_p2 & and_ln102_reg_1472);

assign and_ln104_60_fu_586_p2 = (xor_ln104_141_fu_581_p2 & and_ln104_fu_561_p2);

assign and_ln104_61_fu_529_p2 = (xor_ln104_142_fu_524_p2 & and_ln102_359_fu_500_p2);

assign and_ln104_62_fu_920_p2 = (xor_ln104_143_fu_915_p2 & and_ln104_58_reg_1478_pp0_iter4_reg);

assign and_ln104_63_fu_550_p2 = (xor_ln104_149_fu_545_p2 & and_ln104_61_fu_529_p2);

assign and_ln104_fu_561_p2 = (xor_ln104_138_fu_556_p2 & icmp_ln86_reg_1300_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_294_fu_1289_p2[0:0] == 1'b1) ? tmp_reg_1659 : 11'd0);

assign icmp_ln86_290_fu_316_p2 = (($signed(x_15_val_int_reg) < $signed(18'd170)) ? 1'b1 : 1'b0);

assign icmp_ln86_291_fu_322_p2 = (($signed(x_14_val_int_reg) < $signed(18'd151)) ? 1'b1 : 1'b0);

assign icmp_ln86_292_fu_328_p2 = (($signed(x_14_val_int_reg) < $signed(18'd65)) ? 1'b1 : 1'b0);

assign icmp_ln86_293_fu_334_p2 = (($signed(x_10_val_int_reg) < $signed(18'd262011)) ? 1'b1 : 1'b0);

assign icmp_ln86_294_fu_340_p2 = (($signed(x_5_val_int_reg) < $signed(18'd262073)) ? 1'b1 : 1'b0);

assign icmp_ln86_295_fu_346_p2 = (($signed(x_7_val_int_reg) < $signed(18'd262124)) ? 1'b1 : 1'b0);

assign icmp_ln86_296_fu_352_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260845)) ? 1'b1 : 1'b0);

assign icmp_ln86_297_fu_358_p2 = (($signed(x_14_val_int_reg) < $signed(18'd113)) ? 1'b1 : 1'b0);

assign icmp_ln86_298_fu_364_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261951)) ? 1'b1 : 1'b0);

assign icmp_ln86_299_fu_370_p2 = (($signed(x_2_val_int_reg) < $signed(18'd261512)) ? 1'b1 : 1'b0);

assign icmp_ln86_300_fu_376_p2 = (($signed(x_2_val_int_reg) < $signed(18'd194)) ? 1'b1 : 1'b0);

assign icmp_ln86_301_fu_382_p2 = (($signed(x_7_val_int_reg) < $signed(18'd261468)) ? 1'b1 : 1'b0);

assign icmp_ln86_302_fu_388_p2 = (($signed(x_14_val_int_reg) < $signed(18'd2879)) ? 1'b1 : 1'b0);

assign icmp_ln86_303_fu_394_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261471)) ? 1'b1 : 1'b0);

assign icmp_ln86_304_fu_400_p2 = (($signed(x_0_val_int_reg) < $signed(18'd1117)) ? 1'b1 : 1'b0);

assign icmp_ln86_305_fu_406_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261782)) ? 1'b1 : 1'b0);

assign icmp_ln86_306_fu_412_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261966)) ? 1'b1 : 1'b0);

assign icmp_ln86_307_fu_418_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261890)) ? 1'b1 : 1'b0);

assign icmp_ln86_308_fu_424_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261742)) ? 1'b1 : 1'b0);

assign icmp_ln86_309_fu_430_p2 = (($signed(x_15_val_int_reg) < $signed(18'd265)) ? 1'b1 : 1'b0);

assign icmp_ln86_310_fu_436_p2 = (($signed(x_15_val_int_reg) < $signed(18'd1020)) ? 1'b1 : 1'b0);

assign icmp_ln86_311_fu_442_p2 = (($signed(x_14_val_int_reg) < $signed(18'd126)) ? 1'b1 : 1'b0);

assign icmp_ln86_312_fu_448_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261946)) ? 1'b1 : 1'b0);

assign icmp_ln86_313_fu_454_p2 = (($signed(x_6_val_int_reg) < $signed(18'd260672)) ? 1'b1 : 1'b0);

assign icmp_ln86_314_fu_460_p2 = (($signed(x_14_val_int_reg) < $signed(18'd150)) ? 1'b1 : 1'b0);

assign icmp_ln86_315_fu_466_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262103)) ? 1'b1 : 1'b0);

assign icmp_ln86_316_fu_472_p2 = (($signed(x_15_val_int_reg) < $signed(18'd2296)) ? 1'b1 : 1'b0);

assign icmp_ln86_317_fu_478_p2 = (($signed(x_2_val_int_reg) < $signed(18'd1703)) ? 1'b1 : 1'b0);

assign icmp_ln86_318_fu_484_p2 = (($signed(x_4_val_int_reg) < $signed(18'd526)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_310_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262065)) ? 1'b1 : 1'b0);

assign or_ln117_266_fu_630_p2 = (and_ln102_369_reg_1504 | and_ln102_364_reg_1498);

assign or_ln117_267_fu_642_p2 = (or_ln117_266_fu_630_p2 | and_ln102_374_fu_611_p2);

assign or_ln117_268_fu_660_p2 = (and_ln102_369_reg_1504 | and_ln102_360_reg_1485);

assign or_ln117_269_fu_726_p2 = (or_ln117_268_reg_1543 | and_ln102_375_fu_707_p2);

assign or_ln117_270_fu_680_p2 = (or_ln117_268_fu_660_p2 | and_ln102_365_fu_597_p2);

assign or_ln117_271_fu_738_p2 = (or_ln117_270_reg_1553 | and_ln102_377_fu_716_p2);

assign or_ln117_272_fu_686_p2 = (and_ln102_reg_1472 | and_ln102_369_reg_1504);

assign or_ln117_273_fu_762_p2 = (or_ln117_272_reg_1559 | and_ln102_378_fu_721_p2);

assign or_ln117_274_fu_774_p2 = (or_ln117_272_reg_1559 | and_ln102_366_fu_699_p2);

assign or_ln117_275_fu_837_p2 = (or_ln117_274_reg_1581 | and_ln102_380_fu_818_p2);

assign or_ln117_276_fu_795_p2 = (or_ln117_272_reg_1559 | and_ln102_361_reg_1525);

assign or_ln117_277_fu_849_p2 = (or_ln117_276_reg_1591 | and_ln102_381_fu_823_p2);

assign or_ln117_278_fu_861_p2 = (or_ln117_276_reg_1591 | and_ln102_367_reg_1575);

assign or_ln117_279_fu_873_p2 = (or_ln117_278_fu_861_p2 | and_ln102_383_fu_832_p2);

assign or_ln117_280_fu_690_p2 = (icmp_ln86_reg_1300_pp0_iter1_reg | and_ln102_369_reg_1504);

assign or_ln117_281_fu_953_p2 = (or_ln117_280_reg_1567_pp0_iter4_reg | and_ln102_384_fu_935_p2);

assign or_ln117_282_fu_906_p2 = (or_ln117_280_reg_1567_pp0_iter3_reg | and_ln102_368_fu_809_p2);

assign or_ln117_283_fu_965_p2 = (or_ln117_282_reg_1608 | and_ln102_386_fu_944_p2);

assign or_ln117_284_fu_977_p2 = (or_ln117_280_reg_1567_pp0_iter4_reg | and_ln102_362_reg_1491_pp0_iter4_reg);

assign or_ln117_285_fu_989_p2 = (or_ln117_284_fu_977_p2 | and_ln102_387_fu_949_p2);

assign or_ln117_286_fu_1003_p2 = (or_ln117_284_fu_977_p2 | and_ln104_63_reg_1514_pp0_iter4_reg);

assign or_ln117_287_fu_1058_p2 = (or_ln117_286_reg_1631 | and_ln102_388_fu_1039_p2);

assign or_ln117_288_fu_1024_p2 = (or_ln117_286_fu_1003_p2 | and_ln102_370_fu_930_p2);

assign or_ln117_289_fu_1070_p2 = (or_ln117_288_reg_1643 | and_ln102_390_fu_1048_p2);

assign or_ln117_290_fu_1082_p2 = (or_ln117_286_reg_1631 | and_ln102_363_reg_1614);

assign or_ln117_291_fu_1094_p2 = (or_ln117_290_fu_1082_p2 | and_ln102_391_fu_1053_p2);

assign or_ln117_292_fu_1108_p2 = (or_ln117_290_fu_1082_p2 | and_ln102_371_fu_1035_p2);

assign or_ln117_293_fu_1145_p2 = (or_ln117_292_reg_1649 | and_ln102_393_fu_1140_p2);

assign or_ln117_294_fu_1289_p2 = (or_ln117_286_reg_1631_pp0_iter7_reg | and_ln104_58_reg_1478_pp0_iter7_reg);

assign or_ln117_fu_616_p2 = (and_ln102_372_fu_602_p2 | and_ln102_369_reg_1504);

assign select_ln117_285_fu_648_p3 = ((or_ln117_266_fu_630_p2[0:0] == 1'b1) ? select_ln117_fu_634_p3 : 2'd3);

assign select_ln117_286_fu_664_p3 = ((or_ln117_267_fu_642_p2[0:0] == 1'b1) ? zext_ln117_31_fu_656_p1 : 3'd4);

assign select_ln117_287_fu_672_p3 = ((or_ln117_268_fu_660_p2[0:0] == 1'b1) ? select_ln117_286_fu_664_p3 : 3'd5);

assign select_ln117_288_fu_731_p3 = ((or_ln117_269_fu_726_p2[0:0] == 1'b1) ? select_ln117_287_reg_1548 : 3'd6);

assign select_ln117_289_fu_743_p3 = ((or_ln117_270_reg_1553[0:0] == 1'b1) ? select_ln117_288_fu_731_p3 : 3'd7);

assign select_ln117_290_fu_754_p3 = ((or_ln117_271_fu_738_p2[0:0] == 1'b1) ? zext_ln117_32_fu_750_p1 : 4'd8);

assign select_ln117_291_fu_767_p3 = ((or_ln117_272_reg_1559[0:0] == 1'b1) ? select_ln117_290_fu_754_p3 : 4'd9);

assign select_ln117_292_fu_779_p3 = ((or_ln117_273_fu_762_p2[0:0] == 1'b1) ? select_ln117_291_fu_767_p3 : 4'd10);

assign select_ln117_293_fu_787_p3 = ((or_ln117_274_fu_774_p2[0:0] == 1'b1) ? select_ln117_292_fu_779_p3 : 4'd11);

assign select_ln117_294_fu_842_p3 = ((or_ln117_275_fu_837_p2[0:0] == 1'b1) ? select_ln117_293_reg_1586 : 4'd12);

assign select_ln117_295_fu_854_p3 = ((or_ln117_276_reg_1591[0:0] == 1'b1) ? select_ln117_294_fu_842_p3 : 4'd13);

assign select_ln117_296_fu_865_p3 = ((or_ln117_277_fu_849_p2[0:0] == 1'b1) ? select_ln117_295_fu_854_p3 : 4'd14);

assign select_ln117_297_fu_879_p3 = ((or_ln117_278_fu_861_p2[0:0] == 1'b1) ? select_ln117_296_fu_865_p3 : 4'd15);

assign select_ln117_298_fu_891_p3 = ((or_ln117_279_fu_873_p2[0:0] == 1'b1) ? zext_ln117_33_fu_887_p1 : 5'd16);

assign select_ln117_299_fu_899_p3 = ((or_ln117_280_reg_1567_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_298_fu_891_p3 : 5'd17);

assign select_ln117_300_fu_958_p3 = ((or_ln117_281_fu_953_p2[0:0] == 1'b1) ? select_ln117_299_reg_1603 : 5'd18);

assign select_ln117_301_fu_970_p3 = ((or_ln117_282_reg_1608[0:0] == 1'b1) ? select_ln117_300_fu_958_p3 : 5'd19);

assign select_ln117_302_fu_981_p3 = ((or_ln117_283_fu_965_p2[0:0] == 1'b1) ? select_ln117_301_fu_970_p3 : 5'd20);

assign select_ln117_303_fu_995_p3 = ((or_ln117_284_fu_977_p2[0:0] == 1'b1) ? select_ln117_302_fu_981_p3 : 5'd21);

assign select_ln117_304_fu_1008_p3 = ((or_ln117_285_fu_989_p2[0:0] == 1'b1) ? select_ln117_303_fu_995_p3 : 5'd22);

assign select_ln117_305_fu_1016_p3 = ((or_ln117_286_fu_1003_p2[0:0] == 1'b1) ? select_ln117_304_fu_1008_p3 : 5'd23);

assign select_ln117_306_fu_1063_p3 = ((or_ln117_287_fu_1058_p2[0:0] == 1'b1) ? select_ln117_305_reg_1638 : 5'd24);

assign select_ln117_307_fu_1075_p3 = ((or_ln117_288_reg_1643[0:0] == 1'b1) ? select_ln117_306_fu_1063_p3 : 5'd25);

assign select_ln117_308_fu_1086_p3 = ((or_ln117_289_fu_1070_p2[0:0] == 1'b1) ? select_ln117_307_fu_1075_p3 : 5'd26);

assign select_ln117_309_fu_1100_p3 = ((or_ln117_290_fu_1082_p2[0:0] == 1'b1) ? select_ln117_308_fu_1086_p3 : 5'd27);

assign select_ln117_310_fu_1114_p3 = ((or_ln117_291_fu_1094_p2[0:0] == 1'b1) ? select_ln117_309_fu_1100_p3 : 5'd28);

assign select_ln117_311_fu_1122_p3 = ((or_ln117_292_fu_1108_p2[0:0] == 1'b1) ? select_ln117_310_fu_1114_p3 : 5'd29);

assign select_ln117_fu_634_p3 = ((or_ln117_fu_616_p2[0:0] == 1'b1) ? zext_ln117_fu_626_p1 : 2'd2);

assign tmp_fu_1157_p63 = 'bx;

assign tmp_fu_1157_p64 = ((or_ln117_293_fu_1145_p2[0:0] == 1'b1) ? select_ln117_311_reg_1654 : 5'd30);

assign xor_ln104_138_fu_556_p2 = (icmp_ln86_290_reg_1307_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_139_fu_504_p2 = (icmp_ln86_291_reg_1313 ^ 1'd1);

assign xor_ln104_140_fu_566_p2 = (icmp_ln86_292_reg_1319_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_141_fu_581_p2 = (icmp_ln86_293_reg_1325_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_142_fu_524_p2 = (icmp_ln86_294_reg_1331 ^ 1'd1);

assign xor_ln104_143_fu_915_p2 = (icmp_ln86_295_reg_1337_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_144_fu_592_p2 = (icmp_ln86_296_reg_1343_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_145_fu_694_p2 = (icmp_ln86_297_reg_1349_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_146_fu_799_p2 = (icmp_ln86_298_reg_1355_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_147_fu_804_p2 = (icmp_ln86_299_reg_1361_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_148_fu_925_p2 = (icmp_ln86_300_reg_1367_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_149_fu_545_p2 = (icmp_ln86_301_reg_1373 ^ 1'd1);

assign xor_ln104_150_fu_1030_p2 = (icmp_ln86_302_reg_1379_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_151_fu_1130_p2 = (icmp_ln86_303_reg_1385_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_490_p2 = (icmp_ln86_fu_310_p2 ^ 1'd1);

assign xor_ln117_fu_621_p2 = (1'd1 ^ and_ln102_369_reg_1504);

assign zext_ln117_31_fu_656_p1 = select_ln117_285_fu_648_p3;

assign zext_ln117_32_fu_750_p1 = select_ln117_289_fu_743_p3;

assign zext_ln117_33_fu_887_p1 = select_ln117_297_fu_879_p3;

assign zext_ln117_fu_626_p1 = xor_ln117_fu_621_p2;

endmodule //my_prj_decision_function_89
