# //  ModelSim SE-64 10.0c Jul 21 2011 Linux 2.6.38-15-generic
# //
# //  Copyright 1991-2011 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do ../sim.do 
# vsim +notimingchecks -t ps -novopt work.test_bench 
# ** Error: (vsim-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./../sim.do PAUSED at line 1
make all
# mips-elf-as -o bootTask.o /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/include/bootTask.asm
# mips-elf-as -o boot_master.o /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/master/boot.S
# mips-elf-gcc -O2 -Wall -c -s -o kernel_master.o /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/master/kernel.c --include ids_master.h --include InitializeVectorsMaster.h
# mips-elf-ld -Ttext 0 -eentry -Map kernel_master.map -s -N -o kernel_master.bin  boot_master.o kernel_master.o
# mips-elf-ld -Ttext 0 -eentry -Map kernel_master_debug.map -o kernel_master_debug.bin  boot_master.o kernel_master.o
# mips-elf-objdump -S kernel_master_debug.bin > kernel_master.lst
# mips-elf-objcopy -I elf32-bigmips -O binary kernel_master.bin kernel_master.dump
# hexdump -v -e '1/1 "%02x" 1/1 "%02x" 1/1 "%02x" 1/1 "%02x" "\n"' kernel_master.dump > kernel_master.txt
# sed -i -e '4s/.*/37bdc800/' kernel_master.txt
# mips-elf-as -o boot_plasma.o /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/boot.S
# mips-elf-gcc -O2 -Wall -c -s -o kernel_plasma.o /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c --include ids_slave.h --include InitializeVectorsSlave.h -D PLASMA
# mips-elf-ld -Ttext 0 -eentry -Map kernel_plasma.map -s -N -o kernel_plasma.bin  boot_plasma.o kernel_plasma.o
# mips-elf-ld -Ttext 0 -eentry -Map kernel_plasma_debug.map -o kernel_plasma_debug.bin  boot_plasma.o kernel_plasma.o
# mips-elf-objdump -S kernel_plasma_debug.bin > kernel_plasma.lst
# mips-elf-objcopy -I elf32-bigmips -O binary kernel_plasma.bin kernel_plasma.dump
# hexdump -v -e '1/1 "%02x" 1/1 "%02x" 1/1 "%02x" 1/1 "%02x" "\n"' kernel_plasma.dump > kernel_plasma.txt
# sed -i -e '4s/.*/37bd7800/' kernel_plasma.txt
# generating dummy kernel for mblite processor
# cp kernel_master.txt kernel_mblite.txt
# mips-elf-gcc -O2 -Wall -c -s ../applications/disturbing/disturbingtaskB_0.c -o disturbingtaskB_0_0.o --include ids_disturbing.h -D PLASMA -I /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/include
# mips-elf-ld -Ttext 0 -eentry -Map disturbingtaskB_0_0.map -s -N -o disturbingtaskB_0_0.bin bootTask.o disturbingtaskB_0_0.o
# mips-elf-ld -Ttext 0 -eentry -Map disturbingtaskB_0_0_debug.map -o disturbingtaskB_0_0_debug.bin bootTask.o disturbingtaskB_0_0.o
# mips-elf-objdump -S disturbingtaskB_0_0_debug.bin > disturbingtaskB_0_0.lst
# mips-elf-objcopy -I elf32-bigmips -O binary disturbingtaskB_0_0.bin disturbingtaskB_0_0.dump
# hexdump -v -e '1/1 "%02x" 1/1 "%02x" 1/1 "%02x" 1/1 "%02x" "\n"' disturbingtaskB_0_0.dump > disturbingtaskB_0_0.txt
# sed -i -e '4s/.*/37bd4000/' disturbingtaskB_0_0.txt
# mips-elf-gcc -O2 -Wall -c -s ../applications/disturbing/disturbingtaskA_0.c -o disturbingtaskA_0_1.o --include ids_disturbing.h -D PLASMA -I /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/include
# mips-elf-ld -Ttext 0 -eentry -Map disturbingtaskA_0_1.map -s -N -o disturbingtaskA_0_1.bin bootTask.o disturbingtaskA_0_1.o
# mips-elf-ld -Ttext 0 -eentry -Map disturbingtaskA_0_1_debug.map -o disturbingtaskA_0_1_debug.bin bootTask.o disturbingtaskA_0_1.o
# mips-elf-objdump -S disturbingtaskA_0_1_debug.bin > disturbingtaskA_0_1.lst
# mips-elf-objcopy -I elf32-bigmips -O binary disturbingtaskA_0_1.bin disturbingtaskA_0_1.dump
# hexdump -v -e '1/1 "%02x" 1/1 "%02x" 1/1 "%02x" 1/1 "%02x" "\n"' disturbingtaskA_0_1.dump > disturbingtaskA_0_1.txt
# sed -i -e '4s/.*/37bd4000/' disturbingtaskA_0_1.txt
# ram_generator -64 -vhd kernel_master.txt > ram_master.vhd
# cp ram_master.vhd ../plasma_ram/rtl
# ram_generator -64 -h kernel_master.txt > ram_master.h
# cp ram_master.h ../plasma_ram/sc
# ram_generator -64 -vhd kernel_plasma.txt > ram_plasma.vhd
# cp ram_plasma.vhd ../plasma_ram/rtl
# ram_generator -64 -h kernel_plasma.txt > ram_plasma.h
# cp ram_plasma.h ../plasma_ram/sc
# ram_generator -64 -vhd kernel_mblite.txt > ram_mblite.vhd
# cp ram_mblite.vhd ../mblite_ram/rtl
# ram_generator -64 -h kernel_mblite.txt > ram_mblite.h
# cp ram_mblite.h ../mblite_ram/sc
# In file included from /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/master/kernel.c:22:
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/master/premap.h: In function ‘premapping’:
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/master/premap.h:15: warning: unused variable ‘o’
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/master/premap.h: In function ‘SearchVS’:
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/master/premap.h:54: warning: unused variable ‘j’
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/master/kernel.c: In function ‘puts’:
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/master/kernel.c:126: warning: value computed is not used
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/master/kernel.c: In function ‘ReadIncomingServices’:
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/master/kernel.c:252: warning: unused variable ‘empty’
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/master/kernel.c: In function ‘InsertTaskLoc’:
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/master/kernel.c:370: warning: unused variable ‘i’
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/master/kernel.c: In function ‘main’:
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/master/kernel.c:525: warning: unused variable ‘o’
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c:53: warning: conflicting types for built-in function ‘puts’
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c: In function ‘puts’:
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c:57: warning: value computed is not used
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c:57: warning: value computed is not used
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c: In function ‘SearchTerminatedTasks’:
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c:157: warning: implicit declaration of function ‘DMA_Send’
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c: At top level:
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c:195: warning: conflicting types for ‘DMA_Send’
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c:157: warning: previous implicit declaration of ‘DMA_Send’ was here
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c: In function ‘Syscall’:
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c:354: warning: unused variable ‘pos’
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c: In function ‘receive_seek’:
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c:1060: warning: suggest parentheses around && within ||
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c:1061: warning: suggest parentheses around && within ||
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c:1062: warning: suggest parentheses around && within ||
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c: In function ‘Handler_NI’:
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c:1209: warning: unused variable ‘j’
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c: In function ‘Syscall’:
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c:367: warning: ‘slot_ptr’ may be used uninitialized in this function
# /home2/ewachter/Documents/hemps/hemps_exe/branches/wachter/software/kernel/slave/kernel.c:349: warning: ‘length’ may be used uninitialized in this function
# ../applications/disturbing/disturbingtaskB_0.c: In function ‘main’:
# ../applications/disturbing/disturbingtaskB_0.c:29: warning: control reaches end of non-void function
# ../applications/disturbing/disturbingtaskA_0.c: In function ‘main’:
# ../applications/disturbing/disturbingtaskA_0.c:28: warning: control reaches end of non-void function
pqd
# invalid command name "pqd"
pqd
# invalid command name "pqd"
pwd
# /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/build
cd ..
# reading modelsim.ini
make all
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package HeMPS_PKG
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package memory_pack
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package memory_pack
# -- Compiling package dynamic_apps_pack
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package HeMPS_PKG
# -- Compiling package HeMPS_defaults
# -- Compiling package body HeMPS_defaults
# -- Loading package HeMPS_defaults
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package HeMPS_PKG
# -- Compiling package mlite_pack
# -- Compiling package body mlite_pack
# -- Loading package mlite_pack
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package HeMPS_PKG
# -- Loading package mlite_pack
# -- Compiling entity UartFile
# -- Compiling architecture logic of UartFile
# Model Technology ModelSim SE-64 sccom 10.0c compiler 2011.07 Jul 21 2011
# 
# Exported modules:
# 	mlite_cpu
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package HeMPS_PKG
# -- Loading package HeMPS_defaults
# -- Loading package NUMERIC_STD
# -- Loading package mlite_pack
# -- Loading package VCOMPONENTS
# -- Compiling entity Network_Interface
# -- Compiling architecture Network_Interface of Network_Interface
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity dma
# -- Compiling architecture dma of dma
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity dma_master
# -- Compiling architecture dma of dma_master
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity stepdet
# -- Compiling architecture stepdet of stepdet
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package HeMPS_PKG
# -- Loading package HeMPS_defaults
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity seek
# -- Compiling architecture seek of seek
# -- Loading entity stepdet
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package HeMPS_PKG
# -- Loading package HeMPS_defaults
# -- Loading package VCOMPONENTS
# -- Compiling entity Input_Buffer
# -- Compiling architecture Input_Buffer of Input_Buffer
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package HeMPS_PKG
# -- Loading package HeMPS_defaults
# -- Loading package VCOMPONENTS
# -- Compiling entity CS_Buffer
# -- Compiling architecture CS_Buffer of CS_Buffer
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package HeMPS_PKG
# -- Loading package HeMPS_defaults
# -- Compiling entity crossbarCC
# -- Compiling architecture crossbarCC of crossbarCC
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package HeMPS_PKG
# -- Loading package HeMPS_defaults
# -- Compiling entity Switch_Control
# -- Compiling architecture Switch_Control of Switch_Control
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package HeMPS_PKG
# -- Loading package HeMPS_defaults
# -- Compiling entity mux_control
# -- Compiling architecture mux_control of mux_control
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package HeMPS_PKG
# -- Loading package HeMPS_defaults
# -- Compiling entity Router
# -- Compiling architecture Router of Router
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Loading entity seek
# -- Loading entity CS_Buffer
# -- Loading entity Input_Buffer
# -- Loading entity mux_control
# -- Loading entity Switch_Control
# -- Loading entity crossbarCC
# Model Technology ModelSim SE-64 sccom 10.0c compiler 2011.07 Jul 21 2011
# 
# Exported modules:
# 	ram_master
# Model Technology ModelSim SE-64 sccom 10.0c compiler 2011.07 Jul 21 2011
# 
# Exported modules:
# 	ram_plasma
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity access_repository
# -- Compiling architecture access_repository of access_repository
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package HeMPS_PKG
# -- Loading package mlite_pack
# -- Loading package HeMPS_defaults
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_textio
# -- Compiling entity plasma
# -- Compiling architecture structural of plasma
# -- Loading package vl_types
# -- Loading entity mlite_cpu
# -- Loading entity ram_master
# -- Loading entity ram_plasma
# -- Loading entity UartFile
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Loading entity Network_Interface
# -- Loading entity dma_master
# -- Loading entity dma
# -- Loading entity access_repository
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package HeMPS_PKG
# -- Loading package HeMPS_defaults
# -- Compiling entity processing_element
# -- Compiling architecture processing_element of processing_element
# -- Loading entity Router
# -- Loading package mlite_pack
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_textio
# -- Loading entity plasma
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package HeMPS_PKG
# -- Loading package HeMPS_defaults
# -- Compiling entity HeMPS
# -- Compiling architecture HeMPS of HeMPS
# -- Loading entity processing_element
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package memory_pack
# -- Compiling entity insert_application
# -- Compiling architecture insert_application of insert_application
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package memory_pack
# -- Loading package dynamic_apps_pack
# -- Loading package HeMPS_PKG
# -- Compiling entity test_bench
# -- Compiling architecture test_bench of test_bench
# -- Loading package HeMPS_defaults
# -- Loading entity HeMPS
# -- Loading entity insert_application
# Model Technology ModelSim SE-64 sccom 10.0c compiler 2011.07 Jul 21 2011
# 
# 
# 
# 
do sim.do
# vsim +notimingchecks -t ps -novopt work.test_bench 
# Loading std.standard
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.test_bench(test_bench)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.memory_pack
# Loading work.memory_pack
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.dynamic_apps_pack
# Loading work.dynamic_apps_pack
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.hemps_pkg
# Loading work.hemps_pkg
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.hemps_defaults(body)
# Loading work.hemps_defaults(body)
# Loading work.test_bench(test_bench)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.hemps(hemps)
# Loading work.hemps(hemps)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.processing_element(processing_element)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.mlite_pack(body)
# Loading work.mlite_pack(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading ieee.std_logic_textio(body)
# Loading work.processing_element(processing_element)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.router(router)
# Loading ieee.numeric_std(body)
# Loading unisim.vcomponents
# Loading work.router(router)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.seek(seek)
# Loading work.seek(seek)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.stepdet(stepdet)
# Loading work.stepdet(stepdet)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.ram16x1d_1(ram16x1d_1_v)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.cs_buffer(cs_buffer)
# Loading work.cs_buffer(cs_buffer)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.input_buffer(input_buffer)
# Loading work.input_buffer(input_buffer)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.mux_control(mux_control)
# Loading work.mux_control(mux_control)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.switch_control(switch_control)
# Loading work.switch_control(switch_control)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.crossbarcc(crossbarcc)
# Loading work.crossbarcc(crossbarcc)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.plasma(structural)
# Loading verilog.vl_types(body)
# Loading work.plasma(structural)
# Loading /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work/_sc/linux_x86_64_gcc-4.3.3/systemc.so
# Loading /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.mlite_cpu
# Loading /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.ram_plasma
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.uartfile(logic)
# Loading work.uartfile(logic)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.network_interface(network_interface)
# Loading work.network_interface(network_interface)
# Loading unisim.ram16x1d(ram16x1d_v)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.dma(dma)
# Loading work.dma(dma)
# Loading /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.ram_master
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.dma_master(dma)
# Loading work.dma_master(dma)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.access_repository(access_repository)
# Loading work.access_repository(access_repository)
# Refreshing /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.insert_application(insert_application)
# Loading work.insert_application(insert_application)
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(7)/mas/master/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(7)/mas/master/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(7)/mas/master/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(7)/mas/master/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(7)/mas/master/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(7)/mas/master/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(7)/mas/master/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(7)/mas/master/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(7)/mas/master/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(7)/mas/master/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/data_out_debug.
# hexadecimal
# 1
# 1
# ** Error: (vsim-3561) No objects found matching 'mas'.
# Executing ONERROR command at macro ./sim.do line 9
# Simulation may not continue after final blocks are run.
pwd
# /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2
do sim.do
# vsim +notimingchecks -t ps -novopt work.test_bench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.memory_pack
# Loading work.dynamic_apps_pack
# Loading work.hemps_pkg
# Loading work.hemps_defaults(body)
# Loading work.test_bench(test_bench)
# Loading work.hemps(hemps)
# Loading work.mlite_pack(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading ieee.std_logic_textio(body)
# Loading work.processing_element(processing_element)
# Loading ieee.numeric_std(body)
# Loading unisim.vcomponents
# Loading work.router(router)
# Loading work.seek(seek)
# Loading work.stepdet(stepdet)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.ram16x1d_1(ram16x1d_1_v)
# Loading work.cs_buffer(cs_buffer)
# Loading work.input_buffer(input_buffer)
# Loading work.mux_control(mux_control)
# Loading work.switch_control(switch_control)
# Loading work.crossbarcc(crossbarcc)
# Loading verilog.vl_types(body)
# Loading work.plasma(structural)
# Loading /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work/_sc/linux_x86_64_gcc-4.3.3/systemc.so
# Loading /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.mlite_cpu
# Loading /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.ram_plasma
# Loading work.uartfile(logic)
# Loading work.network_interface(network_interface)
# Loading unisim.ram16x1d(ram16x1d_v)
# Loading work.dma(dma)
# Loading /home2/ewachter/Documents/scenarios_seek/hemps_seek_disturbing2/work.ram_master
# Loading work.dma_master(dma)
# Loading work.access_repository(access_repository)
# Loading work.insert_application(insert_application)
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(0)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(0)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(1)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(1)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(2)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(2)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(3)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(3)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(4)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(4)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(5)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(5)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(6)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(6)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(7)/mas/master/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(7)/mas/master/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(7)/mas/master/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(7)/mas/master/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(7)/mas/master/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(7)/mas/master/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(7)/mas/master/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(7)/mas/master/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(7)/mas/master/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(7)/mas/master/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(8)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(8)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(9)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(9)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(10)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(10)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(11)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(11)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(12)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(12)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(13)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(13)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(14)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(14)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(15)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(15)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(16)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(16)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(17)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(17)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(18)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(18)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(19)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(19)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(20)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(20)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(21)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(21)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(22)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(22)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(23)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(23)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(24)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(24)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(25)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(25)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(26)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(26)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(27)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(27)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(28)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(28)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(29)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(29)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(30)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(30)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(31)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(31)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(32)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(32)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(33)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(33)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(34)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(34)/slav/slave/data_out_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_control/mux_buffer_ctrl(9 downto 8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_buffer_ctrl(9 downto 8).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_control/mux_buffer_ctrl(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_buffer_ctrl(6).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_control/mux_buffer_ctrl(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_buffer_ctrl(4).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_control/mux_buffer_ctrl(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_buffer_ctrl(2).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_control/mux_buffer_ctrl(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/Router/mux_buffer_ctrl(0).
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/PE_PLASMA/plasma/address, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/address.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/PE_PLASMA/plasma/read_req, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/read_req.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/PE_PLASMA/plasma/write_enable_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/write_enable_debug.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/HeMPS/proc(35)/slav/slave/PE_PLASMA/plasma/data_out_debug, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/HeMPS/proc(35)/slav/slave/data_out_debug.
# hexadecimal
# 1
# 1
# ** Error: (vsim-3561) No objects found matching 'mas'.
# Executing ONERROR command at macro ./sim.do line 9
run 1ms
# Break key hit 
# Break in Process VITALWriteBehavior at /soft64/Xilinx/13.2/ISE_DS/ISE/vhdl/src/unisims/primitive/RAM16X1D.vhd line 67
