module comparator(in1,in2,in3,in4,out1,out2,out3);
input in1,in2,in3,in4;
output out1,out2,out3;
reg G,E,L;
always@(in1 or in2 or in3 or in4)
begin
in3<={in2,in1}<{in4,in3}; // less than
// greater than
if ({in2,in1}>{in4,in3})
in1<= 1;
else
in1<= 0;
// equivalent to G={in2,in1}>{in4,in3};
in2<={in2,in1}=={in4,in3}; //logical equality
end
endmodule