{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562347459891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562347459894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  5 14:24:19 2019 " "Processing started: Fri Jul  5 14:24:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562347459894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562347459894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tx_serial -c tx_serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off tx_serial -c tx_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562347459894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1562347460134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_baudrate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_baudrate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_baudrate-ifsc " "Found design unit 1: gera_baudrate-ifsc" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562347460608 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_baudrate " "Found entity 1: gera_baudrate" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562347460608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562347460608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-ifsc " "Found design unit 1: entrada-ifsc" {  } { { "entrada.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/entrada.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562347460609 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/entrada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562347460609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562347460609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_paralelo_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_paralelo_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_paralelo_serial-ifsc " "Found design unit 1: conv_paralelo_serial-ifsc" {  } { { "conv_paralelo_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/conv_paralelo_serial.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562347460610 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_paralelo_serial " "Found entity 1: conv_paralelo_serial" {  } { { "conv_paralelo_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/conv_paralelo_serial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562347460610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562347460610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial-ifsc " "Found design unit 1: tx_serial-ifsc" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562347460611 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial " "Found entity 1: tx_serial" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562347460611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562347460611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_paridade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_paridade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_paridade-gerador_paridade_v1 " "Found design unit 1: gerador_paridade-gerador_paridade_v1" {  } { { "gerador_paridade.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562347460612 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_paridade " "Found entity 1: gerador_paridade" {  } { { "gerador_paridade.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562347460612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562347460612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-v1 " "Found design unit 1: shift_register-v1" {  } { { "shift_register.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/shift_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562347460612 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/shift_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562347460612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562347460612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tx_serial " "Elaborating entity \"tx_serial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562347460671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada entrada:ent " "Elaborating entity \"entrada\" for hierarchy \"entrada:ent\"" {  } { { "tx_serial.vhd" "ent" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562347460712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_paralelo_serial conv_paralelo_serial:conv " "Elaborating entity \"conv_paralelo_serial\" for hierarchy \"conv_paralelo_serial:conv\"" {  } { { "tx_serial.vhd" "conv" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562347460720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_paridade conv_paralelo_serial:conv\|gerador_paridade:paridade " "Elaborating entity \"gerador_paridade\" for hierarchy \"conv_paralelo_serial:conv\|gerador_paridade:paridade\"" {  } { { "conv_paralelo_serial.vhd" "paridade" { Text "/home/aluno/Projeto_Final_DLP1/conv_paralelo_serial.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562347460721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register conv_paralelo_serial:conv\|shift_register:shift " "Elaborating entity \"shift_register\" for hierarchy \"conv_paralelo_serial:conv\|shift_register:shift\"" {  } { { "conv_paralelo_serial.vhd" "shift" { Text "/home/aluno/Projeto_Final_DLP1/conv_paralelo_serial.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562347460723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_baudrate gera_baudrate:gdb " "Elaborating entity \"gera_baudrate\" for hierarchy \"gera_baudrate:gdb\"" {  } { { "tx_serial.vhd" "gdb" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562347460724 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "gera_baudrate:gdb\|Mux0 " "Found clock multiplexer gera_baudrate:gdb\|Mux0" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 104 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1562347460816 "|tx_serial|gera_baudrate:gdb|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1562347460816 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[0\] VCC " "Pin \"ssd1_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd1_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[1\] GND " "Pin \"ssd1_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd1_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[2\] VCC " "Pin \"ssd1_tx\[2\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd1_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[3\] VCC " "Pin \"ssd1_tx\[3\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd1_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[4\] VCC " "Pin \"ssd1_tx\[4\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd1_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[5\] VCC " "Pin \"ssd1_tx\[5\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd1_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[6\] GND " "Pin \"ssd1_tx\[6\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd1_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[0\] GND " "Pin \"ssd2_tx\[0\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd2_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[1\] VCC " "Pin \"ssd2_tx\[1\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd2_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[2\] VCC " "Pin \"ssd2_tx\[2\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd2_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[3\] VCC " "Pin \"ssd2_tx\[3\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd2_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[4\] GND " "Pin \"ssd2_tx\[4\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd2_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[5\] GND " "Pin \"ssd2_tx\[5\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd2_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[6\] GND " "Pin \"ssd2_tx\[6\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd2_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[0\] VCC " "Pin \"ssd3_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd3_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[1\] VCC " "Pin \"ssd3_tx\[1\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd3_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[2\] VCC " "Pin \"ssd3_tx\[2\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd3_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[3\] GND " "Pin \"ssd3_tx\[3\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd3_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[4\] GND " "Pin \"ssd3_tx\[4\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd3_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[5\] VCC " "Pin \"ssd3_tx\[5\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd3_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[6\] VCC " "Pin \"ssd3_tx\[6\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd3_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[0\] GND " "Pin \"ssd4_tx\[0\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd4_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[1\] GND " "Pin \"ssd4_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd4_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[2\] GND " "Pin \"ssd4_tx\[2\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd4_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[3\] GND " "Pin \"ssd4_tx\[3\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd4_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[4\] VCC " "Pin \"ssd4_tx\[4\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd4_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[5\] VCC " "Pin \"ssd4_tx\[5\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd4_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[6\] GND " "Pin \"ssd4_tx\[6\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd4_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[0\] VCC " "Pin \"ssd5_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd5_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[1\] GND " "Pin \"ssd5_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd5_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[2\] VCC " "Pin \"ssd5_tx\[2\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd5_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[3\] VCC " "Pin \"ssd5_tx\[3\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd5_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[4\] GND " "Pin \"ssd5_tx\[4\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd5_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[5\] VCC " "Pin \"ssd5_tx\[5\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd5_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[6\] VCC " "Pin \"ssd5_tx\[6\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd5_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[0\] VCC " "Pin \"ssd6_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd6_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[1\] GND " "Pin \"ssd6_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd6_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[2\] GND " "Pin \"ssd6_tx\[2\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd6_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[3\] VCC " "Pin \"ssd6_tx\[3\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd6_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[4\] VCC " "Pin \"ssd6_tx\[4\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd6_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[5\] VCC " "Pin \"ssd6_tx\[5\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd6_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[6\] VCC " "Pin \"ssd6_tx\[6\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd6_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[0\] VCC " "Pin \"ssd7_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd7_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[1\] VCC " "Pin \"ssd7_tx\[1\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd7_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[2\] GND " "Pin \"ssd7_tx\[2\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd7_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[3\] GND " "Pin \"ssd7_tx\[3\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd7_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[4\] VCC " "Pin \"ssd7_tx\[4\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd7_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[5\] VCC " "Pin \"ssd7_tx\[5\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd7_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[6\] GND " "Pin \"ssd7_tx\[6\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd7_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[0\] VCC " "Pin \"ssd8_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd8_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[1\] VCC " "Pin \"ssd8_tx\[1\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd8_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[2\] GND " "Pin \"ssd8_tx\[2\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd8_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[3\] VCC " "Pin \"ssd8_tx\[3\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd8_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[4\] VCC " "Pin \"ssd8_tx\[4\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd8_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[5\] GND " "Pin \"ssd8_tx\[5\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd8_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[6\] VCC " "Pin \"ssd8_tx\[6\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562347461211 "|tx_serial|ssd8_tx[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1562347461211 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "shift_register.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/shift_register.vhd" 23 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1562347461219 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562347461375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562347461375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "237 " "Implemented 237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562347461424 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562347461424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "166 " "Implemented 166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1562347461424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562347461424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562347461433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul  5 14:24:21 2019 " "Processing ended: Fri Jul  5 14:24:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562347461433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562347461433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562347461433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562347461433 ""}
