# Single cycle RISC-V CPU
A basic attempt to build a RISC-V processor so I can learn more about digital logic design and computer architecture.

  - [x] Program Counter
    - [x] Testbench
  - [x] Instruction Memory
    - [x] Testbench
  - [x] Registers
    - [x] Testbench
  - [ ] ALU Control
    - [ ] Testbench
  - [x] Arithmetic Logic Unit
    - [ ] Testbench
  - [ ] Data Memory
    - [ ] Testbench
  - [ ] FPGA Syth
  - [ ] C Code/Assembly
  
Uses [This Project](https://github.com/EkthaReddy/RISC-V-Single-Cycle-Processor/tree/main) as a reference.