;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	MOV -7, <-20
	ADD 270, 60
	CMP -0, -0
	SPL 754, <332
	SUB 100, 300
	CMP -0, -0
	SPL 0, <2
	ADD -1, <-20
	ADD 10, 30
	SPL @12, #200
	CMP 12, @10
	SUB 12, @10
	CMP 270, 60
	SUB #0, -0
	SPL 0, <332
	SUB 3, 325
	SUB @0, @2
	JMN @12, #200
	SUB @0, @2
	SLT #270, <1
	JMP 0, <332
	SPL 0, #2
	SUB 270, 60
	ADD 270, 60
	ADD #10, <800
	JMP <-3
	ADD <-30, 9
	SUB 300, 90
	ADD #10, <800
	SPL <121, 103
	SPL <121, 103
	CMP -1, <-20
	SPL 750, <332
	MOV 52, @10
	ADD 10, 30
	ADD 10, 30
	SPL 750, <332
	SPL 750, <332
	JMP 12, <10
	SUB 720, 0
	SUB 100, 300
	SLT <300, 90
	SLT -207, <-170
	SLT -207, <-170
	SPL 0, <332
