===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 282.0084 seconds

  ----Wall Time----  ----Name----
    3.6148 (  1.3%)  FIR Parser
   14.8806 (  5.3%)  'firrtl.circuit' Pipeline
    1.2609 (  0.4%)    'firrtl.module' Pipeline
    1.1336 (  0.4%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1273 (  0.0%)      LowerCHIRRTLPass
    0.1122 (  0.0%)    InferWidths
    0.6942 (  0.2%)    InferResets
    0.0237 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0237 (  0.0%)    PrefixModules
    0.6743 (  0.2%)    LowerFIRRTLTypes
    6.0950 (  2.2%)    'firrtl.module' Pipeline
    0.7754 (  0.3%)      ExpandWhens
    0.0258 (  0.0%)      RemoveResets
    5.2938 (  1.9%)      Canonicalizer
    0.3585 (  0.1%)    Inliner
    1.1212 (  0.4%)    IMConstProp
    0.0339 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.0774 (  1.4%)    'firrtl.module' Pipeline
    4.0774 (  1.4%)      Canonicalizer
    0.3411 (  0.1%)    CreateSiFiveMetadata
    0.1220 (  0.0%)    EmitOMIR
    0.0359 (  0.0%)      (A) circt::firrtl::InstanceGraph
  253.5387 ( 89.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    6.7354 (  2.4%)  'hw.module' Pipeline
    0.6158 (  0.2%)    HWCleanup
    0.8099 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    4.5337 (  1.6%)    Canonicalizer
    0.0758 (  0.0%)    HWLegalizeModules
    0.7003 (  0.2%)    PrettifyVerilog
    3.2355 (  1.1%)  ExportVerilog
    0.0019 (  0.0%)  Rest
  282.0084 (100.0%)  Total

{
  totalTime: 282.037,
  maxMemory: 672763904
}
