

================================================================
== Vitis HLS Report for 'sha_final'
================================================================
* Date:           Thu Apr  3 20:46:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.237 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      402|      833|  3.216 us|  6.664 us|  402|  833|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_local_memset_fu_64   |local_memset   |        1|       17|  8.000 ns|  0.136 us|    1|   17|       no|
        |grp_sha_transform_fu_74  |sha_transform  |      395|      395|  3.160 us|  3.160 us|  395|  395|       no|
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      50|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|     -|     1218|    2125|    0|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     215|    -|
|Register             |        -|     -|       37|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     1255|    2390|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------+---------+----+------+------+-----+
    |         Instance        |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------+---------------+---------+----+------+------+-----+
    |grp_local_memset_fu_64   |local_memset   |        0|   0|    63|   193|    0|
    |grp_sha_transform_fu_74  |sha_transform  |        0|   0|  1155|  1932|    0|
    +-------------------------+---------------+---------+----+------+------+-----+
    |Total                    |               |        0|   0|  1218|  2125|    0|
    +-------------------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |count_1_fu_108_p2                |         +|   0|  0|  14|           7|           1|
    |sub_ln187_fu_125_p2              |         -|   0|  0|  14|           6|           7|
    |ap_block_state8_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln182_fu_119_p2             |      icmp|   0|  0|  14|           7|           6|
    |xor_ln183_fu_132_p2              |       xor|   0|  0|   6|           6|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  50|          27|          17|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  65|         12|    1|         12|
    |grp_local_memset_fu_64_e  |  14|          3|    4|         12|
    |grp_local_memset_fu_64_n  |  20|          4|    7|         28|
    |sha_info_data_address0    |  26|          5|    4|         20|
    |sha_info_data_ce0         |  20|          4|    1|          4|
    |sha_info_data_d0          |  20|          4|   32|        128|
    |sha_info_data_we0         |  14|          3|    1|          3|
    |sha_info_digest_ce0       |   9|          2|    1|          2|
    |sha_info_digest_ce1       |   9|          2|    1|          2|
    |sha_info_digest_we0       |   9|          2|    1|          2|
    |sha_info_digest_we1       |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 215|         43|   54|        215|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  11|   0|   11|          0|
    |count_reg_145                         |   6|   0|    6|          0|
    |grp_local_memset_fu_64_ap_start_reg   |   1|   0|    1|          0|
    |grp_sha_transform_fu_74_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln182_reg_159                    |   1|   0|    1|          0|
    |sub_ln187_reg_163                     |   7|   0|    7|          0|
    |trunc_ln175_reg_154                   |   4|   0|    4|          0|
    |zext_ln183_reg_168                    |   6|   0|    7|          1|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  37|   0|   38|          1|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|          sha_final|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|          sha_final|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|          sha_final|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|          sha_final|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|          sha_final|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|          sha_final|  return value|
|sha_info_count_lo         |   in|   32|     ap_none|  sha_info_count_lo|       pointer|
|sha_info_count_hi         |   in|   32|     ap_none|  sha_info_count_hi|       pointer|
|sha_info_data_address0    |  out|    4|   ap_memory|      sha_info_data|         array|
|sha_info_data_ce0         |  out|    1|   ap_memory|      sha_info_data|         array|
|sha_info_data_we0         |  out|    1|   ap_memory|      sha_info_data|         array|
|sha_info_data_d0          |  out|   32|   ap_memory|      sha_info_data|         array|
|sha_info_data_q0          |   in|   32|   ap_memory|      sha_info_data|         array|
|sha_info_data_address1    |  out|    4|   ap_memory|      sha_info_data|         array|
|sha_info_data_ce1         |  out|    1|   ap_memory|      sha_info_data|         array|
|sha_info_data_we1         |  out|    1|   ap_memory|      sha_info_data|         array|
|sha_info_data_d1          |  out|   32|   ap_memory|      sha_info_data|         array|
|sha_info_digest_address0  |  out|    3|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_ce0       |  out|    1|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_we0       |  out|    1|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_d0        |  out|   32|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_q0        |   in|   32|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_address1  |  out|    3|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_ce1       |  out|    1|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_we1       |  out|    1|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_d1        |  out|   32|   ap_memory|    sha_info_digest|         array|
|sha_info_digest_q1        |   in|   32|   ap_memory|    sha_info_digest|         array|
+--------------------------+-----+-----+------------+-------------------+--------------+

