/** ==================================================================
 *  @file   ocp_socket_prm_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   OCP_SOCKET_PRM
 *
 *  @Filename:    ocp_socket_prm_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __OCP_SOCKET_PRM_CRED_H
#define __OCP_SOCKET_PRM_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance OCP_SOCKET_PRM of component OCP_SOCKET_PRM mapped in MONICA at address 0x4A306000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component OCP_SOCKET_PRM
     *
     */

    /* 
     *  List of bundle arrays for component OCP_SOCKET_PRM
     *
     */

    /* 
     *  List of bundles for component OCP_SOCKET_PRM
     *
     */

    /* 
     * List of registers for component OCP_SOCKET_PRM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__REVISION_PRM
 *
 * @BRIEF        This register contains the IP revision code for the PRM part 
 *               of the PRCM 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__REVISION_PRM                       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU
 *
 * @BRIEF        This register provides status on MPU interrupt events. Any 
 *               event is logged independently of the corresponding IRQENABLE 
 *               value. SW is required to clear a set bit by writing a '1' 
 *               into the bit-position to be cleared. 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU                  0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2
 *
 * @BRIEF        This register provides status on MPU interrupt events. Any 
 *               event is logged independently of the corresponding IRQENABLE 
 *               value. SW is required to clear a set bit by writing a '1' 
 *               into the bit-position to be cleared. 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2                0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU
 *
 * @BRIEF        This register is used to enable or disable MPU interrupt 
 *               activation upon presence of corresponding IRQSTATUS bit. 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU                  0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2
 *
 * @BRIEF        This register is used to enable or disable MPU interrupt 
 *               activation upon presence of corresponding IRQSTATUS bit. 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2                0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI
 *
 * @BRIEF        This register provides status on DUCATI interrupt events. 
 *               Any event is logged independently of the corresponding 
 *               IRQENABLE value. SW is required to clear a set bit by 
 *               writing a '1' into the bit-position to be cleared. 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI               0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI
 *
 * @BRIEF        This register is used to enable or disable DUCATI interrupt 
 *               activation upon presence of corresponding IRQSTATUS bit. 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI               0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA
 *
 * @BRIEF        This register provides status on TESLA interrupt events. Any 
 *               event is logged independently of the corresponding IRQENABLE 
 *               value. SW is required to clear a set bit by writing a '1' 
 *               into the bit-position to be cleared. 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA                0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA
 *
 * @BRIEF        This register is used to enable or disable TESLA interrupt 
 *               activation upon presence of corresponding IRQSTATUS bit. 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA                0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL
 *
 * @BRIEF        This register manages the PRM_PROFILING clock. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL          0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_DEBUG_CFG
 *
 * @BRIEF        This register is used to configure the PRM's 32-bit debug 
 *               output. There is one 7-bit source select field for selecting 
 *               from a shared set of  8-bit internal signal blocks per byte. 
 *               The signals included in each block are specified in the PRCM 
 *               integration specification. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_DEBUG_CFG                      0xF0ul

    /* 
     * List of register bitfields for component OCP_SOCKET_PRM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__REVISION_PRM__REV   
 *
 * @BRIEF        IP revision 
 *               [7:4] 
 *               Major revision 
 *               [3:0] 
 *               Minor revision 
 *               Examples: 0x10 for 1.0, 0x21 for 2.1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__REVISION_PRM__REV             BITFIELD(7, 0)
#define OCP_SOCKET_PRM__REVISION_PRM__REV__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__ABB_IVA_DONE_ST   
 *
 * @BRIEF        IVA ABB mode change completion status. This status is set 
 *               for both automatic transition upon a voltage transtion, and 
 *               OPP change (when OPP_CHANGE bit is cleared by hardware in 
 *               PRM_LDO_ABB_IVA_CTRL register). It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__ABB_IVA_DONE_ST BITFIELD(31, 31)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__ABB_IVA_DONE_ST__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_IVA_VPACK_ST   
 *
 * @BRIEF        Voltage Controller IVA voltage processor command acknowledge 
 *               status - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_IVA_VPACK_ST BITFIELD(30, 30)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_IVA_VPACK_ST__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_TRANXDONE_ST   
 *
 * @BRIEF        Voltage Processor IVA transaction completion status. This 
 *               status is set when a transaction is completed in the voltage 
 *               processor. It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_TRANXDONE_ST BITFIELD(29, 29)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_TRANXDONE_ST__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_EQVALUE_ST   
 *
 * @BRIEF        Voltage Processor IVA voltage value change event. This 
 *               status is set when an update has been requested but the new 
 *               voltage value is the same as the current SMPS voltage value. 
 *               It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_EQVALUE_ST BITFIELD(28, 28)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_EQVALUE_ST__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_NOSMPSACK_ST   
 *
 * @BRIEF        Voltage Processor IVA timeout event status. This status is 
 *               set when the timeout occured before the SMPS acknowledge. It 
 *               is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_NOSMPSACK_ST BITFIELD(27, 27)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_NOSMPSACK_ST__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_MAXVDD_ST   
 *
 * @BRIEF        Voltage Processor IVA voltage higher limit event status. 
 *               This status is set when the voltage higher limit is reached. 
 *               It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_MAXVDD_ST BITFIELD(26, 26)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_MAXVDD_ST__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_MINVDD_ST   
 *
 * @BRIEF        Voltage Processor IVA voltage lower limit event status. This 
 *               status is set when the voltage lower limit is reached. It is 
 *               cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_MINVDD_ST BITFIELD(25, 25)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_MINVDD_ST__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_OPPCHANGEDONE_ST   
 *
 * @BRIEF        Voltage Processor IVA OPP change done status, including ABB 
 *               mode change done if applicable (OPP_CHANGE bit cleared in 
 *               PRM_LDO_ABB_IVA_CTRL). It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_OPPCHANGEDONE_ST BITFIELD(24, 24)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_OPPCHANGEDONE_ST__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_CORE_VPACK_ST   
 *
 * @BRIEF        Voltage Controller CORE voltage processor command 
 *               acknowledge status - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_CORE_VPACK_ST BITFIELD(22, 22)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_CORE_VPACK_ST__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_TRANXDONE_ST   
 *
 * @BRIEF        Voltage Processor CORE transaction completion status. This 
 *               status is set when a transaction is completed in the voltage 
 *               processor. It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_TRANXDONE_ST BITFIELD(21, 21)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_TRANXDONE_ST__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_EQVALUE_ST   
 *
 * @BRIEF        Voltage Processor CORE voltage value change event. This 
 *               status is set when an update has been requested but the new 
 *               voltage value is the same as the current SMPS voltage value. 
 *               It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_EQVALUE_ST BITFIELD(20, 20)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_EQVALUE_ST__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_NOSMPSACK_ST   
 *
 * @BRIEF        Voltage Processor CORE timeout event status. This status is 
 *               set when the timeout occured before the SMPS acknowledge. It 
 *               is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_NOSMPSACK_ST BITFIELD(19, 19)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_NOSMPSACK_ST__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_MAXVDD_ST   
 *
 * @BRIEF        Voltage Processor CORE voltage higher limit event status. 
 *               This status is set when the voltage higher limit is reached. 
 *               It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_MAXVDD_ST BITFIELD(18, 18)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_MAXVDD_ST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_MINVDD_ST   
 *
 * @BRIEF        Voltage Processor CORE voltage lower limit event status. 
 *               This status is set when the voltage lower limit is reached. 
 *               It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_MINVDD_ST BITFIELD(17, 17)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_MINVDD_ST__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_OPPCHANGEDONE_ST   
 *
 * @BRIEF        Voltage Processor CORE OPP change done status. It is cleared 
 *               by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_OPPCHANGEDONE_ST BITFIELD(16, 16)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_OPPCHANGEDONE_ST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_BYPASSACK_ST   
 *
 * @BRIEF        Voltage Controller bypass command acknowledge status - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_BYPASSACK_ST BITFIELD(14, 14)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_BYPASSACK_ST__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_TOERR_ST   
 *
 * @BRIEF        Voltage Controller timeout error event status - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_TOERR_ST BITFIELD(13, 13)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_TOERR_ST__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_RAERR_ST   
 *
 * @BRIEF        Voltage Controller register address acknowledge error event 
 *               status - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_RAERR_ST BITFIELD(12, 12)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_RAERR_ST__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_SAERR_ST   
 *
 * @BRIEF        Voltage Controller slave address acknowledge error event 
 *               status - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_SAERR_ST BITFIELD(11, 11)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_SAERR_ST__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__IO_ST   
 *
 * @BRIEF        IO pad event interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__IO_ST      BITFIELD(9, 9)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__IO_ST__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__TRANSITION_ST   
 *
 * @BRIEF        Software supervised transition completed event interrupt 
 *               status (any domain). 
 *               Asserted upon completion of any clock domain force wakeup 
 *               transition or upon completion of any power domain sleep 
 *               transition with at least one enclosed clock domain 
 *               configured in forced-sleep. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__TRANSITION_ST BITFIELD(8, 8)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__TRANSITION_ST__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_UNIPRO_RECAL_ST   
 *
 * @BRIEF        UNIPRO DPLL recalibration interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_UNIPRO_RECAL_ST BITFIELD(7, 7)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_UNIPRO_RECAL_ST__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_DDRPHY_RECAL_ST   
 *
 * @BRIEF        DDRPHY DPLL recalibration interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_DDRPHY_RECAL_ST BITFIELD(6, 6)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_DDRPHY_RECAL_ST__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_USB_RECAL_ST   
 *
 * @BRIEF        USB DPLL recalibration interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_USB_RECAL_ST BITFIELD(5, 5)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_USB_RECAL_ST__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_ABE_RECAL_ST   
 *
 * @BRIEF        ABE DPLL recalibration interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_ABE_RECAL_ST BITFIELD(4, 4)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_ABE_RECAL_ST__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_PER_RECAL_ST   
 *
 * @BRIEF        PER DPLL recalibration interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_PER_RECAL_ST BITFIELD(3, 3)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_PER_RECAL_ST__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_IVA_RECAL_ST   
 *
 * @BRIEF        IVA DPLL recalibration interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_IVA_RECAL_ST BITFIELD(2, 2)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_IVA_RECAL_ST__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_MPU_RECAL_ST   
 *
 * @BRIEF        MPU DPLL recalibration interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_MPU_RECAL_ST BITFIELD(1, 1)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_MPU_RECAL_ST__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_CORE_RECAL_ST   
 *
 * @BRIEF        CORE DPLL recalibration interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_CORE_RECAL_ST BITFIELD(0, 0)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_CORE_RECAL_ST__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__ABB_MPU_DONE_ST   
 *
 * @BRIEF        MPU ABB mode change completion status. This status is set 
 *               for both automatic transition upon a voltage transtion, and 
 *               OPP change (when OPP_CHANGE bit is cleared by hardware in 
 *               PRM_LDO_ABB_MPU_CTRL register). It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__ABB_MPU_DONE_ST BITFIELD(7, 7)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__ABB_MPU_DONE_ST__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VC_MPU_VPACK_ST   
 *
 * @BRIEF        Voltage Controller MPU voltage processor command acknowledge 
 *               status - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VC_MPU_VPACK_ST BITFIELD(6, 6)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VC_MPU_VPACK_ST__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_TRANXDONE_ST   
 *
 * @BRIEF        Voltage Processor MPU transaction completion status. This 
 *               status is set when a transaction is completed in the voltage 
 *               processor. It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_TRANXDONE_ST BITFIELD(5, 5)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_TRANXDONE_ST__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_EQVALUE_ST   
 *
 * @BRIEF        Voltage Processor MPU voltage value change event. This 
 *               status is set when an update has been requested but the new 
 *               voltage value is the same as the current SMPS voltage value. 
 *               It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_EQVALUE_ST BITFIELD(4, 4)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_EQVALUE_ST__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_NOSMPSACK_ST   
 *
 * @BRIEF        Voltage Processor MPU timeout event status. This status is 
 *               set when the timeout occured before the SMPS acknowledge. It 
 *               is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_NOSMPSACK_ST BITFIELD(3, 3)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_NOSMPSACK_ST__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_MAXVDD_ST   
 *
 * @BRIEF        Voltage Processor MPU voltage higher limit event status. 
 *               This status is set when the voltage higher limit is reached. 
 *               It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_MAXVDD_ST BITFIELD(2, 2)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_MAXVDD_ST__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_MINVDD_ST   
 *
 * @BRIEF        Voltage Processor MPU voltage lower limit event status. This 
 *               status is set when the voltage lower limit is reached. It is 
 *               cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_MINVDD_ST BITFIELD(1, 1)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_MINVDD_ST__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_OPPCHANGEDONE_ST   
 *
 * @BRIEF        Voltage Processor MPU OPP change done status, including ABB 
 *               mode change done if applicable (OPP_CHANGE bit cleared in 
 *               PRM_LDO_ABB_MPU_CTRL). It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_OPPCHANGEDONE_ST BITFIELD(0, 0)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_OPPCHANGEDONE_ST__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__ABB_IVA_DONE_EN   
 *
 * @BRIEF        IVA ABB mode change done enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__ABB_IVA_DONE_EN BITFIELD(31, 31)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__ABB_IVA_DONE_EN__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_IVA_VPACK_EN   
 *
 * @BRIEF        Voltage Controller IVA voltage processor command acknowledge 
 *               enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_IVA_VPACK_EN BITFIELD(30, 30)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_IVA_VPACK_EN__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_TRANXDONE_EN   
 *
 * @BRIEF        Voltage Processor IVA transaction completion enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_TRANXDONE_EN BITFIELD(29, 29)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_TRANXDONE_EN__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_EQVALUE_EN   
 *
 * @BRIEF        Voltage Processor IVA voltage value change event enable - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_EQVALUE_EN BITFIELD(28, 28)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_EQVALUE_EN__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_NOSMPSACK_EN   
 *
 * @BRIEF        Voltage Processor IVA timeout event enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_NOSMPSACK_EN BITFIELD(27, 27)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_NOSMPSACK_EN__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_MAXVDD_EN   
 *
 * @BRIEF        Voltage Processor IVA voltage higher limit event enable - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_MAXVDD_EN BITFIELD(26, 26)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_MAXVDD_EN__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_MINVDD_EN   
 *
 * @BRIEF        Voltage Processor IVA voltage lower limit event enable - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_MINVDD_EN BITFIELD(25, 25)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_MINVDD_EN__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_OPPCHANGEDONE_EN   
 *
 * @BRIEF        Voltage Processor IVA OPP change done enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_OPPCHANGEDONE_EN BITFIELD(24, 24)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_OPPCHANGEDONE_EN__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_CORE_VPACK_EN   
 *
 * @BRIEF        Voltage Controller CORE voltage processor command 
 *               acknowledge enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_CORE_VPACK_EN BITFIELD(22, 22)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_CORE_VPACK_EN__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_TRANXDONE_EN   
 *
 * @BRIEF        Voltage Processor CORE transaction completion enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_TRANXDONE_EN BITFIELD(21, 21)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_TRANXDONE_EN__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_EQVALUE_EN   
 *
 * @BRIEF        Voltage Processor CORE voltage value change event enable - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_EQVALUE_EN BITFIELD(20, 20)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_EQVALUE_EN__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_NOSMPSACK_EN   
 *
 * @BRIEF        Voltage Processor CORE timeout event enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_NOSMPSACK_EN BITFIELD(19, 19)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_NOSMPSACK_EN__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_MAXVDD_EN   
 *
 * @BRIEF        Voltage Processor CORE voltage higher limit event enable - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_MAXVDD_EN BITFIELD(18, 18)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_MAXVDD_EN__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_MINVDD_EN   
 *
 * @BRIEF        Voltage Processor CORE voltage lower limit event enable - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_MINVDD_EN BITFIELD(17, 17)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_MINVDD_EN__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_OPPCHANGEDONE_EN   
 *
 * @BRIEF        Voltage Processor CORE OPP change done enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_OPPCHANGEDONE_EN BITFIELD(16, 16)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_OPPCHANGEDONE_EN__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_BYPASSACK_EN   
 *
 * @BRIEF        Voltage Controller bypass command acknowledge enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_BYPASSACK_EN BITFIELD(14, 14)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_BYPASSACK_EN__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_TOERR_EN   
 *
 * @BRIEF        Voltage Controller timeout error event enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_TOERR_EN BITFIELD(13, 13)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_TOERR_EN__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_RAERR_EN   
 *
 * @BRIEF        Voltage Controller register address acknowledge error event 
 *               enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_RAERR_EN BITFIELD(12, 12)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_RAERR_EN__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_SAERR_EN   
 *
 * @BRIEF        Voltage Controller slave address acknowledge error event 
 *               enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_SAERR_EN BITFIELD(11, 11)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_SAERR_EN__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__IO_EN   
 *
 * @BRIEF        IO pad event interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__IO_EN      BITFIELD(9, 9)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__IO_EN__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__TRANSITION_EN   
 *
 * @BRIEF        Software supervised transition completed event interrupt 
 *               enable (any domain) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__TRANSITION_EN BITFIELD(8, 8)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__TRANSITION_EN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_UNIPRO_RECAL_EN   
 *
 * @BRIEF        UNIPRO DPLL recalibration interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_UNIPRO_RECAL_EN BITFIELD(7, 7)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_UNIPRO_RECAL_EN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_DDRPHY_RECAL_EN   
 *
 * @BRIEF        DDRPHY DPLL recalibration interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_DDRPHY_RECAL_EN BITFIELD(6, 6)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_DDRPHY_RECAL_EN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_USB_RECAL_EN   
 *
 * @BRIEF        USB DPLL recalibration interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_USB_RECAL_EN BITFIELD(5, 5)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_USB_RECAL_EN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_ABE_RECAL_EN   
 *
 * @BRIEF        ABEDPLL recalibration interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_ABE_RECAL_EN BITFIELD(4, 4)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_ABE_RECAL_EN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_PER_RECAL_EN   
 *
 * @BRIEF        PER DPLL recalibration interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_PER_RECAL_EN BITFIELD(3, 3)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_PER_RECAL_EN__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_IVA_RECAL_EN   
 *
 * @BRIEF        IVA DPLL recalibration interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_IVA_RECAL_EN BITFIELD(2, 2)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_IVA_RECAL_EN__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_MPU_RECAL_EN   
 *
 * @BRIEF        MPU DPLL recalibration interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_MPU_RECAL_EN BITFIELD(1, 1)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_MPU_RECAL_EN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_CORE_RECAL_EN   
 *
 * @BRIEF        CORE DPLL recalibration interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_CORE_RECAL_EN BITFIELD(0, 0)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_CORE_RECAL_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__ABB_MPU_DONE_EN   
 *
 * @BRIEF        MPU ABB mode change done enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__ABB_MPU_DONE_EN BITFIELD(7, 7)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__ABB_MPU_DONE_EN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VC_MPU_VPACK_EN   
 *
 * @BRIEF        Voltage Controller MPU voltage processor command acknowledge 
 *               enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VC_MPU_VPACK_EN BITFIELD(6, 6)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VC_MPU_VPACK_EN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_TRANXDONE_EN   
 *
 * @BRIEF        Voltage Processor MPU transaction completion enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_TRANXDONE_EN BITFIELD(5, 5)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_TRANXDONE_EN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_EQVALUE_EN   
 *
 * @BRIEF        Voltage Processor MPU voltage value change event enable - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_EQVALUE_EN BITFIELD(4, 4)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_EQVALUE_EN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_NOSMPSACK_EN   
 *
 * @BRIEF        Voltage Processor MPU timeout event enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_NOSMPSACK_EN BITFIELD(3, 3)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_NOSMPSACK_EN__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_MAXVDD_EN   
 *
 * @BRIEF        Voltage Processor MPU voltage higher limit event enable - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_MAXVDD_EN BITFIELD(2, 2)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_MAXVDD_EN__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_MINVDD_EN   
 *
 * @BRIEF        Voltage Processor MPU voltage lower limit event enable - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_MINVDD_EN BITFIELD(1, 1)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_MINVDD_EN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_OPPCHANGEDONE_EN   
 *
 * @BRIEF        Voltage Processor MPU OPP change done enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_OPPCHANGEDONE_EN BITFIELD(0, 0)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_OPPCHANGEDONE_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__ABB_IVA_DONE_ST   
 *
 * @BRIEF        IVA ABB mode change completion status. This status is set 
 *               for both automatic transition upon a voltage transtion, and 
 *               OPP change (when OPP_CHANGE bit is cleared by hardware in 
 *               PRM_LDO_ABB_IVA_CTRL register). It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__ABB_IVA_DONE_ST BITFIELD(31, 31)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__ABB_IVA_DONE_ST__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_IVA_VPACK_ST   
 *
 * @BRIEF        Voltage Controller IVA voltage processor command acknowledge 
 *               status - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_IVA_VPACK_ST BITFIELD(30, 30)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_IVA_VPACK_ST__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_TRANXDONE_ST   
 *
 * @BRIEF        Voltage Processor IVA transaction completion status. This 
 *               status is set when a transaction is completed in the voltage 
 *               processor. It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_TRANXDONE_ST BITFIELD(29, 29)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_TRANXDONE_ST__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_EQVALUE_ST   
 *
 * @BRIEF        Voltage Processor IVA voltage value change event. This 
 *               status is set when an update has been requested but the new 
 *               voltage value is the same as the current SMPS voltage value. 
 *               It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_EQVALUE_ST BITFIELD(28, 28)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_EQVALUE_ST__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_NOSMPSACK_ST   
 *
 * @BRIEF        Voltage Processor IVA timeout event status. This status is 
 *               set when the timeout occured before the SMPS acknowledge. It 
 *               is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_NOSMPSACK_ST BITFIELD(27, 27)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_NOSMPSACK_ST__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_MAXVDD_ST   
 *
 * @BRIEF        Voltage Processor IVA voltage higher limit event status. 
 *               This status is set when the voltage higher limit is reached. 
 *               It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_MAXVDD_ST BITFIELD(26, 26)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_MAXVDD_ST__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_MINVDD_ST   
 *
 * @BRIEF        Voltage Processor IVA voltage lower limit event status. This 
 *               status is set when the voltage lower limit is reached. It is 
 *               cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_MINVDD_ST BITFIELD(25, 25)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_MINVDD_ST__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_OPPCHANGEDONE_ST   
 *
 * @BRIEF        Voltage Processor IVA OPP change done status, including ABB 
 *               mode change done if applicable (OPP_CHANGE bit cleared in 
 *               PRM_LDO_ABB_IVA_CTRL). It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_OPPCHANGEDONE_ST BITFIELD(24, 24)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_OPPCHANGEDONE_ST__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_CORE_VPACK_ST   
 *
 * @BRIEF        Voltage Controller CORE voltage processor command 
 *               acknowledge status - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_CORE_VPACK_ST BITFIELD(22, 22)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_CORE_VPACK_ST__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_TRANXDONE_ST   
 *
 * @BRIEF        Voltage Processor CORE transaction completion status. This 
 *               status is set when a transaction is completed in the voltage 
 *               processor. It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_TRANXDONE_ST BITFIELD(21, 21)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_TRANXDONE_ST__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_EQVALUE_ST   
 *
 * @BRIEF        Voltage Processor CORE voltage value change event. This 
 *               status is set when an update has been requested but the new 
 *               voltage value is the same as the current SMPS voltage value. 
 *               It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_EQVALUE_ST BITFIELD(20, 20)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_EQVALUE_ST__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_NOSMPSACK_ST   
 *
 * @BRIEF        Voltage Processor CORE timeout event status. This status is 
 *               set when the timeout occured before the SMPS acknowledge. It 
 *               is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_NOSMPSACK_ST BITFIELD(19, 19)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_NOSMPSACK_ST__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_MAXVDD_ST   
 *
 * @BRIEF        Voltage Processor CORE voltage higher limit event status. 
 *               This status is set when the voltage higher limit is reached. 
 *               It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_MAXVDD_ST BITFIELD(18, 18)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_MAXVDD_ST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_MINVDD_ST   
 *
 * @BRIEF        Voltage Processor CORE voltage lower limit event status. 
 *               This status is set when the voltage lower limit is reached. 
 *               It is cleared by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_MINVDD_ST BITFIELD(17, 17)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_MINVDD_ST__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_OPPCHANGEDONE_ST   
 *
 * @BRIEF        Voltage Processor CORE OPP change done status. It is cleared 
 *               by SW. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_OPPCHANGEDONE_ST BITFIELD(16, 16)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_OPPCHANGEDONE_ST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_BYPASSACK_ST   
 *
 * @BRIEF        Voltage Controller bypass command acknowledge status - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_BYPASSACK_ST BITFIELD(14, 14)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_BYPASSACK_ST__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_TOERR_ST   
 *
 * @BRIEF        Voltage Controller timeout error event status - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_TOERR_ST BITFIELD(13, 13)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_TOERR_ST__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_RAERR_ST   
 *
 * @BRIEF        Voltage Controller register address acknowledge error event 
 *               status - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_RAERR_ST BITFIELD(12, 12)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_RAERR_ST__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_SAERR_ST   
 *
 * @BRIEF        Voltage Controller slave address acknowledge error event 
 *               status - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_SAERR_ST BITFIELD(11, 11)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_SAERR_ST__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__FORCEWKUP_ST   
 *
 * @BRIEF        DUCATI domain software supervised wakeup transition 
 *               completed event interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__FORCEWKUP_ST BITFIELD(10, 10)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__FORCEWKUP_ST__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__IO_ST   
 *
 * @BRIEF        IO pad event interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__IO_ST   BITFIELD(9, 9)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__IO_ST__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__TRANSITION_ST   
 *
 * @BRIEF        Software supervised transition completed event interrupt 
 *               status (any domain). 
 *               Asserted upon completion of any clock domain force wakeup 
 *               transition or upon completion of any power domain sleep 
 *               transition with at least one enclosed clock domain 
 *               configured in forced-sleep. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__TRANSITION_ST BITFIELD(8, 8)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__TRANSITION_ST__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_UNIPRO_RECAL_ST   
 *
 * @BRIEF        UNIPRO DPLL recalibration interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_UNIPRO_RECAL_ST BITFIELD(7, 7)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_UNIPRO_RECAL_ST__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_ABE_RECAL_ST   
 *
 * @BRIEF        ABE DPLL recalibration interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_ABE_RECAL_ST BITFIELD(4, 4)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_ABE_RECAL_ST__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_PER_RECAL_ST   
 *
 * @BRIEF        PER DPLL recalibration interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_PER_RECAL_ST BITFIELD(3, 3)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_PER_RECAL_ST__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_IVA_RECAL_ST   
 *
 * @BRIEF        IVA DPLL recalibration interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_IVA_RECAL_ST BITFIELD(2, 2)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_IVA_RECAL_ST__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_CORE_RECAL_ST   
 *
 * @BRIEF        CORE DPLL recalibration interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_CORE_RECAL_ST BITFIELD(0, 0)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_CORE_RECAL_ST__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__ABB_IVA_DONE_EN   
 *
 * @BRIEF        IVA ABB mode change done enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__ABB_IVA_DONE_EN BITFIELD(31, 31)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__ABB_IVA_DONE_EN__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_IVA_VPACK_EN   
 *
 * @BRIEF        Voltage Controller IVA voltage processor command acknowledge 
 *               enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_IVA_VPACK_EN BITFIELD(30, 30)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_IVA_VPACK_EN__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_TRANXDONE_EN   
 *
 * @BRIEF        Voltage Processor IVA transaction completion enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_TRANXDONE_EN BITFIELD(29, 29)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_TRANXDONE_EN__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_EQVALUE_EN   
 *
 * @BRIEF        Voltage Processor IVA voltage value change event enable - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_EQVALUE_EN BITFIELD(28, 28)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_EQVALUE_EN__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_NOSMPSACK_EN   
 *
 * @BRIEF        Voltage Processor IVA timeout event enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_NOSMPSACK_EN BITFIELD(27, 27)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_NOSMPSACK_EN__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_MAXVDD_EN   
 *
 * @BRIEF        Voltage Processor IVA voltage higher limit event enable - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_MAXVDD_EN BITFIELD(26, 26)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_MAXVDD_EN__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_MINVDD_EN   
 *
 * @BRIEF        Voltage Processor IVA voltage lower limit event enable - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_MINVDD_EN BITFIELD(25, 25)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_MINVDD_EN__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_OPPCHANGEDONE_EN   
 *
 * @BRIEF        Voltage Processor IVA OPP change done enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_OPPCHANGEDONE_EN BITFIELD(24, 24)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_OPPCHANGEDONE_EN__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_CORE_VPACK_EN   
 *
 * @BRIEF        Voltage Controller CORE voltage processor command 
 *               acknowledge enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_CORE_VPACK_EN BITFIELD(22, 22)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_CORE_VPACK_EN__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_TRANXDONE_EN   
 *
 * @BRIEF        Voltage Processor CORE transaction completion enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_TRANXDONE_EN BITFIELD(21, 21)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_TRANXDONE_EN__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_EQVALUE_EN   
 *
 * @BRIEF        Voltage Processor CORE voltage value change event enable - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_EQVALUE_EN BITFIELD(20, 20)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_EQVALUE_EN__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_NOSMPSACK_EN   
 *
 * @BRIEF        Voltage Processor CORE timeout event enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_NOSMPSACK_EN BITFIELD(19, 19)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_NOSMPSACK_EN__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_MAXVDD_EN   
 *
 * @BRIEF        Voltage Processor CORE voltage higher limit event enable - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_MAXVDD_EN BITFIELD(18, 18)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_MAXVDD_EN__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_MINVDD_EN   
 *
 * @BRIEF        Voltage Processor CORE voltage lower limit event enable - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_MINVDD_EN BITFIELD(17, 17)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_MINVDD_EN__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_OPPCHANGEDONE_EN   
 *
 * @BRIEF        Voltage Processor CORE OPP change done enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_OPPCHANGEDONE_EN BITFIELD(16, 16)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_OPPCHANGEDONE_EN__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_BYPASSACK_EN   
 *
 * @BRIEF        Voltage Controller bypass command acknowledge enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_BYPASSACK_EN BITFIELD(14, 14)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_BYPASSACK_EN__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_TOERR_EN   
 *
 * @BRIEF        Voltage Controller timeout error event enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_TOERR_EN BITFIELD(13, 13)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_TOERR_EN__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_RAERR_EN   
 *
 * @BRIEF        Voltage Controller register address acknowledge error event 
 *               enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_RAERR_EN BITFIELD(12, 12)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_RAERR_EN__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_SAERR_EN   
 *
 * @BRIEF        Voltage Controller slave address acknowledge error event 
 *               enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_SAERR_EN BITFIELD(11, 11)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_SAERR_EN__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__FORCEWKUP_EN   
 *
 * @BRIEF        DUCATI domain software supervised wakeup transition 
 *               completed event interrupt enable. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__FORCEWKUP_EN BITFIELD(10, 10)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__FORCEWKUP_EN__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__IO_EN   
 *
 * @BRIEF        IO pad event interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__IO_EN   BITFIELD(9, 9)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__IO_EN__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__TRANSITION_EN   
 *
 * @BRIEF        Software supervised transition completed event interrupt 
 *               enable (any domain) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__TRANSITION_EN BITFIELD(8, 8)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__TRANSITION_EN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_UNIPRO_RECAL_EN   
 *
 * @BRIEF        UNIPRO DPLL recalibration interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_UNIPRO_RECAL_EN BITFIELD(7, 7)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_UNIPRO_RECAL_EN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_ABE_RECAL_EN   
 *
 * @BRIEF        ABEDPLL recalibration interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_ABE_RECAL_EN BITFIELD(4, 4)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_ABE_RECAL_EN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_PER_RECAL_EN   
 *
 * @BRIEF        PER DPLL recalibration interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_PER_RECAL_EN BITFIELD(3, 3)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_PER_RECAL_EN__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_IVA_RECAL_EN   
 *
 * @BRIEF        IVA DPLL recalibration interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_IVA_RECAL_EN BITFIELD(2, 2)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_IVA_RECAL_EN__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_CORE_RECAL_EN   
 *
 * @BRIEF        CORE DPLL recalibration interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_CORE_RECAL_EN BITFIELD(0, 0)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_CORE_RECAL_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__FORCEWKUP_ST   
 *
 * @BRIEF        TESLA domain software supervised wakeup transition completed 
 *               event interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__FORCEWKUP_ST BITFIELD(10, 10)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__FORCEWKUP_ST__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__DPLL_ABE_RECAL_ST   
 *
 * @BRIEF        ABE DPLL recalibration interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__DPLL_ABE_RECAL_ST BITFIELD(4, 4)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__DPLL_ABE_RECAL_ST__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__DPLL_IVA_RECAL_ST   
 *
 * @BRIEF        IVA DPLL recalibration interrupt status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__DPLL_IVA_RECAL_ST BITFIELD(2, 2)
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__DPLL_IVA_RECAL_ST__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__FORCEWKUP_EN   
 *
 * @BRIEF        TESLA domain software supervised wakeup transition completed 
 *               event interrupt enable. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__FORCEWKUP_EN BITFIELD(10, 10)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__FORCEWKUP_EN__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__DPLL_ABE_RECAL_EN   
 *
 * @BRIEF        ABEDPLL recalibration interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__DPLL_ABE_RECAL_EN BITFIELD(4, 4)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__DPLL_ABE_RECAL_EN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__DPLL_IVA_RECAL_EN   
 *
 * @BRIEF        IVA DPLL recalibration interrupt enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__DPLL_IVA_RECAL_EN BITFIELD(2, 2)
#define OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__DPLL_IVA_RECAL_EN__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__IDLEST BITFIELD(17, 16)
#define OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_DEBUG_CFG__SEL3   
 *
 * @BRIEF        Internal signal block select for debug word byte-3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_DEBUG_CFG__SEL3           BITFIELD(30, 24)
#define OCP_SOCKET_PRM__PRM_DEBUG_CFG__SEL3__POS      24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_DEBUG_CFG__SEL2   
 *
 * @BRIEF        Internal signal block select for debug word byte-2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_DEBUG_CFG__SEL2           BITFIELD(22, 16)
#define OCP_SOCKET_PRM__PRM_DEBUG_CFG__SEL2__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_DEBUG_CFG__SEL1   
 *
 * @BRIEF        Internal signal block select for debug word byte-1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_DEBUG_CFG__SEL1           BITFIELD(14, 8)
#define OCP_SOCKET_PRM__PRM_DEBUG_CFG__SEL1__POS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_DEBUG_CFG__SEL0   
 *
 * @BRIEF        Internal signal block select for debug word byte-0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_DEBUG_CFG__SEL0           BITFIELD(6, 0)
#define OCP_SOCKET_PRM__PRM_DEBUG_CFG__SEL0__POS      0

    /* 
     * List of register bitfields values for component OCP_SOCKET_PRM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__ABB_IVA_DONE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__ABB_IVA_DONE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__ABB_IVA_DONE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__ABB_IVA_DONE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_IVA_VPACK_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_IVA_VPACK_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_IVA_VPACK_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_IVA_VPACK_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_TRANXDONE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_TRANXDONE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_TRANXDONE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_TRANXDONE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_EQVALUE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_EQVALUE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_EQVALUE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_EQVALUE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_NOSMPSACK_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_NOSMPSACK_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_NOSMPSACK_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_NOSMPSACK_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_MAXVDD_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_MAXVDD_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_MAXVDD_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_MAXVDD_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_MINVDD_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_MINVDD_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_MINVDD_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_MINVDD_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_OPPCHANGEDONE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_OPPCHANGEDONE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_OPPCHANGEDONE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_IVA_OPPCHANGEDONE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_CORE_VPACK_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_CORE_VPACK_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_CORE_VPACK_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_CORE_VPACK_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_TRANXDONE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_TRANXDONE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_TRANXDONE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_TRANXDONE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_EQVALUE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_EQVALUE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_EQVALUE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_EQVALUE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_NOSMPSACK_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_NOSMPSACK_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_NOSMPSACK_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_NOSMPSACK_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_MAXVDD_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_MAXVDD_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_MAXVDD_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_MAXVDD_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_MINVDD_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_MINVDD_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_MINVDD_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_MINVDD_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_OPPCHANGEDONE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_OPPCHANGEDONE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_OPPCHANGEDONE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VP_CORE_OPPCHANGEDONE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_BYPASSACK_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_BYPASSACK_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_BYPASSACK_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_BYPASSACK_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_TOERR_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_TOERR_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_TOERR_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_TOERR_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_RAERR_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_RAERR_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_RAERR_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_RAERR_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_SAERR_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_SAERR_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_SAERR_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__VC_SAERR_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__IO_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__IO_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__IO_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__IO_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__TRANSITION_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__TRANSITION_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__TRANSITION_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__TRANSITION_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_UNIPRO_RECAL_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_UNIPRO_RECAL_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_UNIPRO_RECAL_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_UNIPRO_RECAL_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_DDRPHY_RECAL_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_DDRPHY_RECAL_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_DDRPHY_RECAL_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_DDRPHY_RECAL_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_USB_RECAL_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_USB_RECAL_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_USB_RECAL_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_USB_RECAL_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_ABE_RECAL_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_ABE_RECAL_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_ABE_RECAL_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_ABE_RECAL_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_PER_RECAL_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_PER_RECAL_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_PER_RECAL_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_PER_RECAL_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_IVA_RECAL_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_IVA_RECAL_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_IVA_RECAL_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_IVA_RECAL_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_MPU_RECAL_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_MPU_RECAL_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_MPU_RECAL_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_MPU_RECAL_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_CORE_RECAL_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_CORE_RECAL_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_CORE_RECAL_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU__DPLL_CORE_RECAL_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__ABB_MPU_DONE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__ABB_MPU_DONE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__ABB_MPU_DONE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__ABB_MPU_DONE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VC_MPU_VPACK_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VC_MPU_VPACK_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VC_MPU_VPACK_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VC_MPU_VPACK_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_TRANXDONE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_TRANXDONE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_TRANXDONE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_TRANXDONE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_EQVALUE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_EQVALUE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_EQVALUE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_EQVALUE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_NOSMPSACK_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_NOSMPSACK_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_NOSMPSACK_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_NOSMPSACK_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_MAXVDD_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_MAXVDD_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_MAXVDD_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_MAXVDD_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_MINVDD_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_MINVDD_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_MINVDD_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_MINVDD_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_OPPCHANGEDONE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_OPPCHANGEDONE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_OPPCHANGEDONE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_MPU_2__VP_MPU_OPPCHANGEDONE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__ABB_IVA_DONE_EN__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__ABB_IVA_DONE_EN__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__ABB_IVA_DONE_EN__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__ABB_IVA_DONE_EN__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_IVA_VPACK_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_IVA_VPACK_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_IVA_VPACK_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_IVA_VPACK_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_TRANXDONE_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_TRANXDONE_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_TRANXDONE_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_TRANXDONE_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_EQVALUE_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_EQVALUE_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_EQVALUE_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_EQVALUE_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_NOSMPSACK_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_NOSMPSACK_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_NOSMPSACK_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_NOSMPSACK_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_MAXVDD_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_MAXVDD_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_MAXVDD_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_MAXVDD_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_MINVDD_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_MINVDD_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_MINVDD_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_MINVDD_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_OPPCHANGEDONE_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_OPPCHANGEDONE_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_OPPCHANGEDONE_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_IVA_OPPCHANGEDONE_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_CORE_VPACK_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_CORE_VPACK_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_CORE_VPACK_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_CORE_VPACK_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_TRANXDONE_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_TRANXDONE_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_TRANXDONE_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_TRANXDONE_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_EQVALUE_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_EQVALUE_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_EQVALUE_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_EQVALUE_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_NOSMPSACK_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_NOSMPSACK_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_NOSMPSACK_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_NOSMPSACK_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_MAXVDD_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_MAXVDD_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_MAXVDD_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_MAXVDD_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_MINVDD_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_MINVDD_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_MINVDD_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_MINVDD_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_OPPCHANGEDONE_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_OPPCHANGEDONE_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_OPPCHANGEDONE_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VP_CORE_OPPCHANGEDONE_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_BYPASSACK_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_BYPASSACK_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_BYPASSACK_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_BYPASSACK_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_TOERR_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_TOERR_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_TOERR_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_TOERR_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_RAERR_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_RAERR_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_RAERR_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_RAERR_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_SAERR_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_SAERR_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_SAERR_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__VC_SAERR_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__IO_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__IO_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__IO_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__IO_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__TRANSITION_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__TRANSITION_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__TRANSITION_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__TRANSITION_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_UNIPRO_RECAL_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_UNIPRO_RECAL_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_UNIPRO_RECAL_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_UNIPRO_RECAL_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_DDRPHY_RECAL_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_DDRPHY_RECAL_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_DDRPHY_RECAL_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_DDRPHY_RECAL_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_USB_RECAL_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_USB_RECAL_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_USB_RECAL_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_USB_RECAL_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_ABE_RECAL_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_ABE_RECAL_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_ABE_RECAL_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_ABE_RECAL_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_PER_RECAL_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_PER_RECAL_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_PER_RECAL_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_PER_RECAL_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_IVA_RECAL_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_IVA_RECAL_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_IVA_RECAL_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_IVA_RECAL_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_MPU_RECAL_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_MPU_RECAL_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_MPU_RECAL_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_MPU_RECAL_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_CORE_RECAL_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_CORE_RECAL_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_CORE_RECAL_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU__DPLL_CORE_RECAL_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__ABB_MPU_DONE_EN__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__ABB_MPU_DONE_EN__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__ABB_MPU_DONE_EN__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__ABB_MPU_DONE_EN__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VC_MPU_VPACK_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VC_MPU_VPACK_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VC_MPU_VPACK_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VC_MPU_VPACK_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_TRANXDONE_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_TRANXDONE_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_TRANXDONE_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_TRANXDONE_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_EQVALUE_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_EQVALUE_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_EQVALUE_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_EQVALUE_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_NOSMPSACK_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_NOSMPSACK_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_NOSMPSACK_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_NOSMPSACK_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_MAXVDD_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_MAXVDD_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_MAXVDD_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_MAXVDD_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_MINVDD_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_MINVDD_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_MINVDD_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_MINVDD_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_OPPCHANGEDONE_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_OPPCHANGEDONE_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_OPPCHANGEDONE_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_MPU_2__VP_MPU_OPPCHANGEDONE_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__ABB_IVA_DONE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__ABB_IVA_DONE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__ABB_IVA_DONE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__ABB_IVA_DONE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_IVA_VPACK_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_IVA_VPACK_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_IVA_VPACK_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_IVA_VPACK_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_TRANXDONE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_TRANXDONE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_TRANXDONE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_TRANXDONE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_EQVALUE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_EQVALUE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_EQVALUE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_EQVALUE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_NOSMPSACK_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_NOSMPSACK_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_NOSMPSACK_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_NOSMPSACK_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_MAXVDD_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_MAXVDD_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_MAXVDD_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_MAXVDD_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_MINVDD_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_MINVDD_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_MINVDD_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_MINVDD_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_OPPCHANGEDONE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_OPPCHANGEDONE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_OPPCHANGEDONE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_IVA_OPPCHANGEDONE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_CORE_VPACK_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_CORE_VPACK_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_CORE_VPACK_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_CORE_VPACK_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_TRANXDONE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_TRANXDONE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_TRANXDONE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_TRANXDONE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_EQVALUE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_EQVALUE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_EQVALUE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_EQVALUE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_NOSMPSACK_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_NOSMPSACK_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_NOSMPSACK_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_NOSMPSACK_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_MAXVDD_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_MAXVDD_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_MAXVDD_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_MAXVDD_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_MINVDD_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_MINVDD_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_MINVDD_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_MINVDD_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_OPPCHANGEDONE_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_OPPCHANGEDONE_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_OPPCHANGEDONE_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VP_CORE_OPPCHANGEDONE_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_BYPASSACK_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_BYPASSACK_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_BYPASSACK_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_BYPASSACK_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_TOERR_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_TOERR_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_TOERR_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_TOERR_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_RAERR_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_RAERR_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_RAERR_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_RAERR_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_SAERR_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_SAERR_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_SAERR_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__VC_SAERR_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__FORCEWKUP_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__FORCEWKUP_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__FORCEWKUP_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__FORCEWKUP_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__IO_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__IO_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__IO_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__IO_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__TRANSITION_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__TRANSITION_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__TRANSITION_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__TRANSITION_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_UNIPRO_RECAL_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_UNIPRO_RECAL_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_UNIPRO_RECAL_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_UNIPRO_RECAL_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_ABE_RECAL_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_ABE_RECAL_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_ABE_RECAL_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_ABE_RECAL_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_PER_RECAL_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_PER_RECAL_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_PER_RECAL_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_PER_RECAL_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_IVA_RECAL_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_IVA_RECAL_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_IVA_RECAL_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_IVA_RECAL_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_CORE_RECAL_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_CORE_RECAL_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_CORE_RECAL_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_DUCATI__DPLL_CORE_RECAL_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__ABB_IVA_DONE_EN__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__ABB_IVA_DONE_EN__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__ABB_IVA_DONE_EN__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__ABB_IVA_DONE_EN__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_IVA_VPACK_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_IVA_VPACK_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_IVA_VPACK_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_IVA_VPACK_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_TRANXDONE_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_TRANXDONE_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_TRANXDONE_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_TRANXDONE_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_EQVALUE_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_EQVALUE_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_EQVALUE_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_EQVALUE_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_NOSMPSACK_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_NOSMPSACK_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_NOSMPSACK_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_NOSMPSACK_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_MAXVDD_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_MAXVDD_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_MAXVDD_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_MAXVDD_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_MINVDD_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_MINVDD_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_MINVDD_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_MINVDD_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_OPPCHANGEDONE_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_OPPCHANGEDONE_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_OPPCHANGEDONE_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_IVA_OPPCHANGEDONE_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_CORE_VPACK_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_CORE_VPACK_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_CORE_VPACK_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_CORE_VPACK_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_TRANXDONE_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_TRANXDONE_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_TRANXDONE_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_TRANXDONE_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_EQVALUE_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_EQVALUE_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_EQVALUE_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_EQVALUE_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_NOSMPSACK_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_NOSMPSACK_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_NOSMPSACK_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_NOSMPSACK_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_MAXVDD_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_MAXVDD_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_MAXVDD_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_MAXVDD_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_MINVDD_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_MINVDD_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_MINVDD_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_MINVDD_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_OPPCHANGEDONE_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_OPPCHANGEDONE_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_OPPCHANGEDONE_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VP_CORE_OPPCHANGEDONE_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_BYPASSACK_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_BYPASSACK_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_BYPASSACK_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_BYPASSACK_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_TOERR_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_TOERR_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_TOERR_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_TOERR_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_RAERR_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_RAERR_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_RAERR_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_RAERR_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_SAERR_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_SAERR_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_SAERR_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__VC_SAERR_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__FORCEWKUP_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__FORCEWKUP_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__FORCEWKUP_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__FORCEWKUP_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__IO_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__IO_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__IO_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__IO_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__TRANSITION_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__TRANSITION_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__TRANSITION_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__TRANSITION_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_UNIPRO_RECAL_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_UNIPRO_RECAL_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_UNIPRO_RECAL_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_UNIPRO_RECAL_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_ABE_RECAL_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_ABE_RECAL_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_ABE_RECAL_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_ABE_RECAL_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_PER_RECAL_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_PER_RECAL_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_PER_RECAL_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_PER_RECAL_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_IVA_RECAL_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_IVA_RECAL_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_IVA_RECAL_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_IVA_RECAL_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_CORE_RECAL_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_CORE_RECAL_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_CORE_RECAL_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_DUCATI__DPLL_CORE_RECAL_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__FORCEWKUP_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__FORCEWKUP_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__FORCEWKUP_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__FORCEWKUP_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__DPLL_ABE_RECAL_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__DPLL_ABE_RECAL_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__DPLL_ABE_RECAL_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__DPLL_ABE_RECAL_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__DPLL_IVA_RECAL_ST__IRQ_FAL
 *
 * @BRIEF        No interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__DPLL_IVA_RECAL_ST__IRQ_FAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__DPLL_IVA_RECAL_ST__IRQ_TRU
 *
 * @BRIEF        Interrupt is pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQSTATUS_TESLA__DPLL_IVA_RECAL_ST__IRQ_TRU 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__FORCEWKUP_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__FORCEWKUP_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__FORCEWKUP_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__FORCEWKUP_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__DPLL_ABE_RECAL_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__DPLL_ABE_RECAL_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__DPLL_ABE_RECAL_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__DPLL_ABE_RECAL_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__DPLL_IVA_RECAL_EN__IRQ_MSK
 *
 * @BRIEF        Interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__DPLL_IVA_RECAL_EN__IRQ_MSK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__DPLL_IVA_RECAL_EN__IRQ_EN
 *
 * @BRIEF        Interrupt is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_IRQENABLE_TESLA__DPLL_IVA_RECAL_EN__IRQ_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disabled by SW. OCP configuration port is not 
 *               accessible. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW along with EMU domain. 
 *               OCP configuration port is accessible only when EMU domain is 
 *               on. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define OCP_SOCKET_PRM__PRM_PRM_PROFILING_CLKCTRL__MODULEMODE__RESERVED 0x3ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __OCP_SOCKET_PRM_CRED_H 
                                                            */
