const i=JSON.parse('{"key":"v-35bde65d","path":"/en/activities/contests/EDA_elite_challenge-23-t2.html","title":"2023 Integrated Circuit EDA Elite Challenge - Topic 2","lang":"en-US","frontmatter":{"title":"2023 Integrated Circuit EDA Elite Challenge - Topic 2","order":3},"headers":[{"level":2,"title":"Topic 2: Smart Process for Combinational Logic Optimization and Artistic Mapping","slug":"topic-2-smart-process-for-combinational-logic-optimization-and-artistic-mapping","link":"#topic-2-smart-process-for-combinational-logic-optimization-and-artistic-mapping","children":[]}],"git":{"createdTime":1723131714000,"updatedTime":1723362163000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":2}]},"readingTime":{"minutes":0.22,"words":65},"filePathRelative":"en/activities/contests/EDA_elite_challenge-23-t2.md","localizedDate":"August 8, 2024","excerpt":"<h2> Topic 2: <a href=\\"https://edaicisc.oss-cn-shanghai.aliyuncs.com/file/cacheFile/59a552b430094bbc80446f6e7b1c7011.pdf\\" target=\\"_blank\\" rel=\\"noopener noreferrer\\">Smart Process for Combinational Logic Optimization and Artistic Mapping</a></h2>\\n<p>Please visit the official website of the EDA Elite Challenge</p>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{i as data};
