Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "reg_half.v" in library work
Compiling verilog file "RegisterFile.v" in library work
Module <reg_half> compiled
Compiling verilog file "InstructionMemory.v" in library work
Module <RegisterFile> compiled
Compiling verilog file "DataMemory.v" in library work
Module <InstructionMemory> compiled
Compiling verilog file "ControlUnit.v" in library work
Module <DataMemory> compiled
Compiling verilog file "ALU.v" in library work
Module <ControlUnit> compiled
Compiling verilog file "MIPS.v" in library work
Module <ALU> compiled
Compiling verilog file "clockdiv.v" in library work
Module <MIPS> compiled
Compiling verilog file "top.v" in library work
Module <clockdiv> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <clockdiv> in library <work>.

Analyzing hierarchy for module <MIPS> in library <work>.

Analyzing hierarchy for module <InstructionMemory> in library <work>.

Analyzing hierarchy for module <RegisterFile> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <DataMemory> in library <work>.

Analyzing hierarchy for module <ControlUnit> in library <work> with parameters.
	OP_ADDI = "001000"
	OP_BEQ = "000100"
	OP_J = "000010"
	OP_LW = "100011"
	OP_RTYPE = "000000"
	OP_SW = "101011"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <clockdiv> in library <work>.
Module <clockdiv> is correct for synthesis.
 
Analyzing module <MIPS> in library <work>.
Module <MIPS> is correct for synthesis.
 
Analyzing module <InstructionMemory> in library <work>.
INFO:Xst:2546 - "InstructionMemory.v" line 30: reading initialization file "insmem_h.txt".
Module <InstructionMemory> is correct for synthesis.
 
Analyzing module <RegisterFile> in library <work>.
Module <RegisterFile> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <DataMemory> in library <work>.
INFO:Xst:2546 - "DataMemory.v" line 32: reading initialization file "datamem_h.txt".
Module <DataMemory> is correct for synthesis.
 
Analyzing module <ControlUnit> in library <work>.
	OP_ADDI = 6'b001000
	OP_BEQ = 6'b000100
	OP_J = 6'b000010
	OP_LW = 6'b100011
	OP_RTYPE = 6'b000000
	OP_SW = 6'b101011
Module <ControlUnit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clockdiv>.
    Related source file is "clockdiv.v".
    Found 2-bit up counter for signal <clk_count>.
    Summary:
	inferred   1 Counter(s).
Unit <clockdiv> synthesized.


Synthesizing Unit <InstructionMemory>.
    Related source file is "InstructionMemory.v".
WARNING:Xst:1781 - Signal <InsArr> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <RD>.
    Summary:
	inferred   1 ROM(s).
Unit <InstructionMemory> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 32-bit adder carry in for signal <addout>.
    Found 32-bit 4-to-1 multiplexer for signal <logicout>.
    Found 32-bit xor2 for signal <logicout$xor0000> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <DataMemory>.
    Related source file is "DataMemory.v".
    Found 64x32-bit single-port RAM <Mram_DataArr> for signal <DataArr>.
    Summary:
	inferred   1 RAM(s).
Unit <DataMemory> synthesized.


Synthesizing Unit <ControlUnit>.
    Related source file is "ControlUnit.v".
Unit <ControlUnit> synthesized.


Synthesizing Unit <RegisterFile>.
    Related source file is "RegisterFile.v".
Unit <RegisterFile> synthesized.


Synthesizing Unit <MIPS>.
    Related source file is "MIPS.v".
WARNING:Xst:646 - Signal <ALUControl<5:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <PCBranch>.
    Found 32-bit adder for signal <PCPlus4>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <MIPS> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
WARNING:Xst:1780 - Signal <IOin> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IOWriteData<31:28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-of-4 decoder for signal <AN>.
    Found 16-bit up counter for signal <DispCount>.
    Found 7-bit 4-to-1 multiplexer for signal <DispDigit>.
    Found 28-bit register for signal <DispReg>.
    Summary:
	inferred   1 Counter(s).
	inferred  28 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x32-bit single-port RAM                             : 1
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 2
 28-bit register                                       : 1
 32-bit register                                       : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <reg_half.ngc>.
Loading core <reg_half> for timing and area information for instance <i_portA>.
Loading core <reg_half> for timing and area information for instance <i_portB>.

Synthesizing (advanced) Unit <DataMemory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DataArr> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <WD>            |          |
    |     doA            | connected to signal <RD>            |          |
    -----------------------------------------------------------------------
Unit <DataMemory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x32-bit single-port distributed RAM                 : 1
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 60
 Flip-Flops                                            : 60
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <PC_31> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_30> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_29> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_28> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_27> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_26> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_25> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_24> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_23> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_22> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_21> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_20> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_19> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_18> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_17> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_16> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_15> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_14> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_13> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_12> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_11> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_10> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_9> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_8> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_1> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <PC_0> of sequential type is unconnected in block <MIPS>.

Optimizing unit <top> ...

Optimizing unit <ALU> ...

Optimizing unit <RegisterFile> ...

Optimizing unit <MIPS> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 24.
FlipFlop processor/PC_2 has been replicated 2 time(s)
FlipFlop processor/PC_3 has been replicated 2 time(s)
FlipFlop processor/PC_4 has been replicated 2 time(s)
FlipFlop processor/PC_5 has been replicated 2 time(s)
FlipFlop processor/PC_6 has been replicated 1 time(s)
FlipFlop processor/PC_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 735
#      GND                         : 5
#      INV                         : 3
#      LUT1                        : 20
#      LUT2                        : 53
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 176
#      LUT3_D                      : 6
#      LUT3_L                      : 35
#      LUT4                        : 239
#      LUT4_D                      : 41
#      LUT4_L                      : 12
#      MUXCY                       : 62
#      MUXF5                       : 18
#      VCC                         : 3
#      XORCY                       : 60
# FlipFlops/Latches                : 190
#      FD                          : 128
#      FDC                         : 18
#      FDCE                        : 28
#      FDP                         : 16
# RAMS                             : 192
#      RAM16X1D                    : 128
#      RAM32X1S                    : 64
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 3
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      374  out of   1920    19%  
 Number of Slice Flip Flops:            190  out of   3840     4%  
 Number of 4 input LUTs:                971  out of   3840    25%  
    Number used as logic:               587
    Number used as RAMs:                384
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    173     8%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK1(ClockDiv/clk_en1:O)           | BUFG(*)(DispReg_0)     | 380   |
FPGACLK                            | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 62    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 24.248ns (Maximum Frequency: 41.241MHz)
   Minimum input arrival time before clock: 4.352ns
   Maximum output required time after clock: 9.721ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK1'
  Clock period: 24.248ns (frequency: 41.241MHz)
  Total number of paths / destination ports: 29052160 / 1944
-------------------------------------------------------------------------
Delay:               24.248ns (Levels of Logic = 22)
  Source:            processor/PC_7_1 (FF)
  Destination:       DispReg_0 (FF)
  Source Clock:      CLK1 rising
  Destination Clock: CLK1 rising

  Data Path: processor/PC_7_1 to DispReg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.720   1.140  processor/PC_7_1 (processor/PC_7_1)
     LUT4:I0->O          452   0.551   4.454  processor/i_cont/MemtoReg21 (processor/Instr<19>)
     LUT2:I1->O            2   0.551   0.903  processor/i_cont/ALUSrc41_SW3 (N177)
     LUT4_D:I3->O         17   0.551   1.371  processor/i_cont/ALUSrc41_1 (processor/i_cont/ALUSrc41)
     LUT4:I3->O            2   0.551   0.903  processor/SrcB<1>1 (processor/SrcB<1>)
     LUT4:I3->O            1   0.551   0.000  processor/i_alu/Madd_addout_lut<1> (processor/i_alu/Madd_addout_lut<1>)
     MUXCY:S->O            1   0.500   0.000  processor/i_alu/Madd_addout_cy<1> (processor/i_alu/Madd_addout_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  processor/i_alu/Madd_addout_cy<2> (processor/i_alu/Madd_addout_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  processor/i_alu/Madd_addout_cy<3> (processor/i_alu/Madd_addout_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  processor/i_alu/Madd_addout_cy<4> (processor/i_alu/Madd_addout_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  processor/i_alu/Madd_addout_cy<5> (processor/i_alu/Madd_addout_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  processor/i_alu/Madd_addout_cy<6> (processor/i_alu/Madd_addout_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  processor/i_alu/Madd_addout_cy<7> (processor/i_alu/Madd_addout_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  processor/i_alu/Madd_addout_cy<8> (processor/i_alu/Madd_addout_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  processor/i_alu/Madd_addout_cy<9> (processor/i_alu/Madd_addout_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  processor/i_alu/Madd_addout_cy<10> (processor/i_alu/Madd_addout_cy<10>)
     XORCY:CI->O           2   0.904   0.903  processor/i_alu/Madd_addout_xor<11> (processor/i_alu/addout<11>)
     LUT4:I3->O            2   0.551   0.945  processor/i_alu/result<11>1 (processor/ALUResult<11>)
     LUT4:I2->O            1   0.551   0.827  processor/i_alu/result<30>1_SW0 (N123)
     LUT4:I3->O            1   0.551   0.000  processor/IsIO_cmp_eq0000_wg_lut<4> (processor/IsIO_cmp_eq0000_wg_lut<4>)
     MUXCY:S->O            1   0.500   0.000  processor/IsIO_cmp_eq0000_wg_cy<4> (processor/IsIO_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O          37   0.303   1.908  processor/IsIO_cmp_eq0000_wg_cy<5> (processor/IsIO)
     LUT4:I3->O           28   0.551   1.830  processor/IOWriteEn1 (IOWriteEn)
     FDCE:CE                   0.602          DispReg_0
    ----------------------------------------
    Total                     24.248ns (9.064ns logic, 15.184ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FPGACLK'
  Clock period: 3.182ns (frequency: 314.268MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 1)
  Source:            ClockDiv/clk_count_0 (FF)
  Destination:       ClockDiv/clk_count_0 (FF)
  Source Clock:      FPGACLK rising
  Destination Clock: FPGACLK rising

  Data Path: ClockDiv/clk_count_0 to ClockDiv/clk_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   0.907  ClockDiv/clk_count_0 (ClockDiv/clk_count_0)
     INV:I->O              1   0.551   0.801  ClockDiv/Mcount_clk_count_xor<0>11_INV_0 (Result<0>1)
     FDC:D                     0.203          ClockDiv/clk_count_0
    ----------------------------------------
    Total                      3.182ns (1.474ns logic, 1.708ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.352ns (Levels of Logic = 4)
  Source:            SWITCHES<1> (PAD)
  Destination:       processor/i_regf/i_portA/BU2/U0/gen_dp_ram.dpram_inst/Mram_ram4 (RAM)
  Destination Clock: CLK1 rising

  Data Path: SWITCHES<1> to processor/i_regf/i_portA/BU2/U0/gen_dp_ram.dpram_inst/Mram_ram4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   1.140  SWITCHES_1_IBUF (SWITCHES_1_IBUF)
     LUT3:I0->O            1   0.551   0.827  processor/Result<1>2 (processor/Result<1>2)
     LUT4:I3->O            4   0.551   0.000  processor/Result<1>42 (processor/Result<1>)
     begin scope: 'processor/i_regf/i_portA'
     begin scope: 'BU2'
     RAM16X1D:D                0.462          U0/gen_dp_ram.dpram_inst/Mram_ram4
    ----------------------------------------
    Total                      4.352ns (2.385ns logic, 1.967ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK1'
  Total number of paths / destination ports: 57 / 11
-------------------------------------------------------------------------
Offset:              9.721ns (Levels of Logic = 3)
  Source:            DispCount_14 (FF)
  Destination:       LED<6> (PAD)
  Source Clock:      CLK1 rising

  Data Path: DispCount_14 to LED<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.720   1.645  DispCount_14 (DispCount_14)
     LUT3:I1->O            1   0.551   0.000  Mmux_DispDigit_461 (Mmux_DispDigit_46)
     MUXF5:I0->O           1   0.360   0.801  Mmux_DispDigit_2_f5_5 (LED_6_OBUF)
     OBUF:I->O                 5.644          LED_6_OBUF (LED<6>)
    ----------------------------------------
    Total                      9.721ns (7.275ns logic, 2.446ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.77 secs
 
--> 


Total memory usage is 529900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    3 (   0 filtered)

