---------------------------------------------------------------
>>> ========= '/SingleSource/UnitTests/block-byref-test' Program
---------------------------------------------------------------
===-------------------------------------------------------------------------===
                          ... Statistics Collected ...
===-------------------------------------------------------------------------===

4 asm-printer - Number of machine instrs printed
1 isel        - Number of blocks selected using DAG
9 isel        - Number of times dag isel has to try another path
4 pei         - Number of bytes used for stack in all functions
1 regalloc    - Number of instructions re-materialized
3 regalloc    - Number of original intervals

===-------------------------------------------------------------------------===
                      Instruction Selection and Scheduling
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0008 seconds (0.0008 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0001 ( 31.6%)   0.0002 ( 31.5%)   0.0003 ( 31.5%)   0.0003 ( 31.6%)  Instruction Scheduling
   0.0001 ( 25.2%)   0.0001 ( 25.4%)   0.0002 ( 25.3%)   0.0002 ( 25.1%)  Instruction Selection
   0.0001 ( 24.5%)   0.0001 ( 24.5%)   0.0002 ( 24.5%)   0.0002 ( 24.5%)  Instruction Creation
   0.0000 (  6.4%)   0.0000 (  6.5%)   0.0001 (  6.5%)   0.0001 (  6.7%)  DAG Combining 1
   0.0000 (  4.0%)   0.0000 (  3.7%)   0.0000 (  3.8%)   0.0000 (  3.7%)  Vector Legalization
   0.0000 (  3.1%)   0.0000 (  3.1%)   0.0000 (  3.1%)   0.0000 (  3.2%)  Type Legalization
   0.0000 (  2.8%)   0.0000 (  2.9%)   0.0000 (  2.8%)   0.0000 (  2.9%)  DAG Legalization
   0.0000 (  1.5%)   0.0000 (  1.6%)   0.0000 (  1.6%)   0.0000 (  1.6%)  Instruction Scheduling Cleanup
   0.0000 (  0.9%)   0.0000 (  0.8%)   0.0000 (  0.9%)   0.0000 (  0.7%)  DAG Combining 2
   0.0003 (100.0%)   0.0005 (100.0%)   0.0008 (100.0%)   0.0008 (100.0%)  Total

===-------------------------------------------------------------------------===
                                 DWARF Emission
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0000 seconds (0.0001 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0000 (100.0%)   0.0000 (100.0%)   0.0000 (100.0%)   0.0000 ( 55.3%)  DWARF Debug Writer
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 ( 44.7%)  DWARF Exception Writer
   0.0000 (100.0%)   0.0000 (100.0%)   0.0000 (100.0%)   0.0001 (100.0%)  Total

===-------------------------------------------------------------------------===
                              Register Allocation
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0000 seconds (0.0005 wall clock)

   ---Wall Time---  --- Name ---
   0.0004 ( 87.4%)  Initialize
   0.0000 (  7.5%)  Rewriter
   0.0000 (  4.1%)  Seed Live Regs
   0.0000 (  0.6%)  MBB Live Ins
   0.0000 (  0.4%)  Emit Debug Info
   0.0005 (100.0%)  Total

===-------------------------------------------------------------------------===
                      ... Pass execution timing report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0032 seconds (0.0052 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0006 ( 30.2%)   0.0009 ( 73.1%)   0.0015 ( 46.7%)   0.0015 ( 28.9%)  X86 DAG->DAG Instruction Selection
   0.0003 ( 16.7%)   0.0000 (  0.0%)   0.0003 ( 10.3%)   0.0006 ( 12.4%)  Greedy Register Allocator
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  6.3%)  X86 AT&T-Style Assembly Printer
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  5.9%)  Live Variable Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  4.6%)  Simple Register Coalescing
   0.0000 (  0.9%)   0.0000 (  2.3%)   0.0000 (  1.4%)   0.0001 (  2.7%)  Machine Function Analysis
   0.0001 (  7.3%)   0.0000 (  0.0%)   0.0001 (  4.5%)   0.0001 (  2.6%)  Live Interval Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  2.2%)  Debug Variable Analysis
   0.0001 (  3.2%)   0.0000 (  3.3%)   0.0001 (  3.2%)   0.0001 (  2.1%)  Prolog/Epilog Insertion & Frame Finalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  2.1%)  MachineDominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  1.6%)  Patch Machine Idempotent Regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  1.6%)  Remove dead machine instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  1.5%)  Machine Instruction LICM
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  1.4%)  Slot index numbering
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  1.4%)  Machine Idempotent Regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  1.3%)  Two-Address instruction pass
   0.0005 ( 26.5%)   0.0000 (  0.0%)   0.0005 ( 16.4%)   0.0001 (  1.3%)  Spill Code Placement Analysis
   0.0000 (  1.3%)   0.0000 (  3.1%)   0.0001 (  2.0%)   0.0001 (  1.2%)  Natural Loop Information
   0.0000 (  0.3%)   0.0000 (  0.5%)   0.0000 (  0.3%)   0.0001 (  1.2%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  1.1%)  Machine Common Subexpression Elimination
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  1.1%)  Machine Natural Loop Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  1.0%)  Machine code sinking
   0.0000 (  1.2%)   0.0000 (  1.4%)   0.0000 (  1.3%)   0.0000 (  0.9%)  MachineDominator Tree Construction
   0.0000 (  1.0%)   0.0000 (  2.4%)   0.0000 (  1.5%)   0.0000 (  0.9%)  Module Verifier
   0.0000 (  0.9%)   0.0000 (  2.2%)   0.0000 (  1.4%)   0.0000 (  0.9%)  Dominator Tree Construction
   0.0000 (  0.3%)   0.0000 (  0.7%)   0.0000 (  0.4%)   0.0000 (  0.9%)  Dominator Tree Construction
   0.0000 (  0.9%)   0.0000 (  2.0%)   0.0000 (  1.3%)   0.0000 (  0.8%)  Optimize for code generation
   0.0000 (  0.8%)   0.0000 (  1.9%)   0.0000 (  1.2%)   0.0000 (  0.8%)  Idempotence Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.7%)  Expand ISel Pseudo-instructions
   0.0000 (  1.0%)   0.0000 (  1.1%)   0.0000 (  1.0%)   0.0000 (  0.6%)  Control Flow Optimizer
   0.0000 (  0.7%)   0.0000 (  0.8%)   0.0000 (  0.7%)   0.0000 (  0.5%)  Post RA top-down list latency scheduler
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.4%)  Process Implicit Definitions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.4%)  Virtual Register Map
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.4%)  Remove unreachable machine basic blocks
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.4%)  Bundle Machine CFG Edges
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.3%)  Peephole Optimizations
   0.0000 (  0.1%)   0.0000 (  0.2%)   0.0000 (  0.2%)   0.0000 (  0.3%)  Natural Loop Information
   0.0000 (  0.5%)   0.0000 (  0.6%)   0.0000 (  0.5%)   0.0000 (  0.3%)  Machine Copy Propagation Pass
   0.0000 (  0.4%)   0.0000 (  0.4%)   0.0000 (  0.4%)   0.0000 (  0.3%)  Machine Natural Loop Construction
   0.0000 (  0.3%)   0.0000 (  0.7%)   0.0000 (  0.4%)   0.0000 (  0.3%)  Branch Probability Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.3%)  Eliminate PHI nodes for register allocation
   0.0001 (  4.3%)   0.0000 (  0.0%)   0.0001 (  2.6%)   0.0000 (  0.3%)  Machine Instruction LICM
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.3%)  Tail Duplication
   0.0000 (  0.4%)   0.0000 (  0.8%)   0.0000 (  0.5%)   0.0000 (  0.3%)  Module Verifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.3%)  Stack Slot Coloring
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.3%)  Bundle Machine CFG Edges
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.2%)  Optimize machine instruction PHIs
   0.0000 (  0.3%)   0.0000 (  0.4%)   0.0000 (  0.3%)   0.0000 (  0.2%)  Scalar Evolution Analysis
   0.0000 (  0.1%)   0.0000 (  0.1%)   0.0000 (  0.1%)   0.0000 (  0.2%)  No Alias Analysis (always returns 'may' alias)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.2%)  Execution dependency fix
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.2%)  Machine Idempotent Regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.2%)  Machine Natural Loop Construction
   0.0000 (  0.2%)   0.0000 (  0.3%)   0.0000 (  0.2%)   0.0000 (  0.2%)  Remove unreachable blocks from the CFG
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.2%)  Local Stack Slot Allocation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.2%)  Calculate spill weights
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.1%)  Live Stack Slot Analysis
   0.0000 (  0.2%)   0.0000 (  0.4%)   0.0000 (  0.2%)   0.0000 (  0.1%)  Exception handling preparation
   0.0000 (  0.1%)   0.0000 (  0.2%)   0.0000 (  0.2%)   0.0000 (  0.1%)  Code Placement Optimizer
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.1%)  X86 Maximal Stack Alignment Check
   0.0000 (  0.1%)   0.0000 (  0.2%)   0.0000 (  0.2%)   0.0000 (  0.1%)  Idempotent Region Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.1%)  X86 FP Stackifier
   0.0000 (  0.1%)   0.0000 (  0.2%)   0.0000 (  0.1%)   0.0000 (  0.1%)  Insert stack protectors
   0.0000 (  0.0%)   0.0000 (  0.1%)   0.0000 (  0.0%)   0.0000 (  0.1%)  Create Garbage Collector Module Metadata
   0.0000 (  0.1%)   0.0000 (  0.1%)   0.0000 (  0.1%)   0.0000 (  0.1%)  Post-RA pseudo instruction expansion pass
   0.0000 (  0.1%)   0.0000 (  0.2%)   0.0000 (  0.1%)   0.0000 (  0.1%)  Analyze Machine Code For Garbage Collection
   0.0000 (  0.1%)   0.0000 (  0.1%)   0.0000 (  0.1%)   0.0000 (  0.0%)  Preliminary module verification
   0.0000 (  0.1%)   0.0000 (  0.1%)   0.0000 (  0.1%)   0.0000 (  0.0%)  Tail Duplication
   0.0000 (  0.1%)   0.0000 (  0.1%)   0.0000 (  0.1%)   0.0000 (  0.0%)  Preliminary module verification
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Target Library Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Machine Module Information
   0.0000 (  0.0%)   0.0000 (  0.1%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower Garbage Collection Instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Delete Garbage Collector Information
   0.0020 (100.0%)   0.0012 (100.0%)   0.0032 (100.0%)   0.0052 (100.0%)  Total

