8
#define DPM_TABLE_170__GraphicsLevel_6_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_170__GraphicsLevel_6_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_170__GraphicsLevel_6_SclkDid_MASK 0xff000000
#define DPM_TABLE_170__GraphicsLevel_6_SclkDid__SHIFT 0x18
#define DPM_TABLE_171__GraphicsLevel_6_PowerThrottle_MASK 0xff
#define DPM_TABLE_171__GraphicsLevel_6_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_171__GraphicsLevel_6_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_171__GraphicsLevel_6_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_171__GraphicsLevel_6_DownHyst_MASK 0xff0000
#define DPM_TABLE_171__GraphicsLevel_6_DownHyst__SHIFT 0x10
#define DPM_TABLE_171__GraphicsLevel_6_UpHyst_MASK 0xff000000
#define DPM_TABLE_171__GraphicsLevel_6_UpHyst__SHIFT 0x18
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_172__GraphicsLevel_7_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_173__GraphicsLevel_7_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_173__GraphicsLevel_7_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_174__GraphicsLevel_7_ActivityLevel_MASK 0xffff
#define DPM_TABLE_174__GraphicsLevel_7_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_174__GraphicsLevel_7_DeepSleepDivId_MASK 0xff0000
#define DPM_TABLE_174__GraphicsLevel_7_DeepSleepDivId__SHIFT 0x10
#define DPM_TABLE_174__GraphicsLevel_7_pcieDpmLevel_MASK 0xff000000
#define DPM_TABLE_174__GraphicsLevel_7_pcieDpmLevel__SHIFT 0x18
#define DPM_TABLE_175__GraphicsLevel_7_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_175__GraphicsLevel_7_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_176__GraphicsLevel_7_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_176__GraphicsLevel_7_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_177__GraphicsLevel_7_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_177__GraphicsLevel_7_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_178__GraphicsLevel_7_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_178__GraphicsLevel_7_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_179__GraphicsLevel_7_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_179__GraphicsLevel_7_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_180__GraphicsLevel_7_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_180__GraphicsLevel_7_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_181__GraphicsLevel_7_EnabledForThrottle_MASK 0xff
#define DPM_TABLE_181__GraphicsLevel_7_EnabledForThrottle__SHIFT 0x0
#define DPM_TABLE_181__GraphicsLevel_7_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_181__GraphicsLevel_7_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_181__GraphicsLevel_7_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_181__GraphicsLevel_7_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_181__GraphicsLevel_7_SclkDid_MASK 0xff000000
#define DPM_TABLE_181__GraphicsLevel_7_SclkDid__SHIFT 0x18
#define DPM_TABLE_182__GraphicsLevel_7_PowerThrottle_MASK 0xff
#define DPM_TABLE_182__GraphicsLevel_7_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_182__GraphicsLevel_7_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_182__GraphicsLevel_7_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_182__GraphicsLevel_7_DownHyst_MASK 0xff0000
#define DPM_TABLE_182__GraphicsLevel_7_DownHyst__SHIFT 0x10
#define DPM_TABLE_182__GraphicsLevel_7_UpHyst_MASK 0xff000000
#define DPM_TABLE_182__GraphicsLevel_7_UpHyst__SHIFT 0x18
#define DPM_TABLE_183__MemoryACPILevel_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_183__MemoryACPILevel_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_183__MemoryACPILevel_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_183__MemoryACPILevel_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_183__MemoryACPILevel_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_183__MemoryACPILevel_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_183__MemoryACPILevel_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_183__MemoryACPILevel_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_184__MemoryACPILevel_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_184__MemoryACPILevel_MinMvdd__SHIFT 0x0
#define DPM_TABLE_185__MemoryACPILevel_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_185__MemoryACPILevel_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_186__MemoryACPILevel_EnabledForActivity_MASK 0xff
#define DPM_TABLE_186__MemoryACPILevel_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_186__MemoryACPILevel_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_186__MemoryACPILevel_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_186__MemoryACPILevel_FreqRange_MASK 0xff0000
#define DPM_TABLE_186__MemoryACPILevel_FreqRange__SHIFT 0x10
#define DPM_TABLE_186__MemoryACPILevel_StutterEnable_MASK 0xff000000
#define DPM_TABLE_186__MemoryACPILevel_StutterEnable__SHIFT 0x18
#define DPM_TABLE_187__MemoryACPILevel_padding_MASK 0xff
#define DPM_TABLE_187__MemoryACPILevel_padding__SHIFT 0x0
#define DPM_TABLE_187__MemoryACPILevel_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_187__MemoryACPILevel_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_187__MemoryACPILevel_DownHyst_MASK 0xff0000
#define DPM_TABLE_187__MemoryACPILevel_DownHyst__SHIFT 0x10
#define DPM_TABLE_187__MemoryACPILevel_UpHyst_MASK 0xff000000
#define DPM_TABLE_187__MemoryACPILevel_UpHyst__SHIFT 0x18
#define DPM_TABLE_188__MemoryACPILevel_MclkDivider_MASK 0xff
#define DPM_TABLE_188__MemoryACPILevel_MclkDivider__SHIFT 0x0
#define DPM_TABLE_188__MemoryACPILevel_DisplayWatermark_MASK 0xff00
#define DPM_TABLE_188__MemoryACPILevel_DisplayWatermark__SHIFT 0x8
#define DPM_TABLE_188__MemoryACPILevel_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_188__MemoryACPILevel_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_189__MemoryLevel_0_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_189__MemoryLevel_0_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_189__MemoryLevel_0_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_189__MemoryLevel_0_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_189__MemoryLevel_0_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_189__MemoryLevel_0_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_189__MemoryLevel_0_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_189__MemoryLevel_0_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_190__MemoryLevel_0_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_190__MemoryLevel_0_MinMvdd__SHIFT 0x0
#define DPM_TABLE_191__MemoryLevel_0_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_191__MemoryLevel_0_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_192__MemoryLevel_0_EnabledForActivity_MASK 0xff
#define DPM_TABLE_192__MemoryLevel_0_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_192__MemoryLevel_0_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_192__MemoryLevel_0_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_192__MemoryLevel_0_FreqRange_MASK 0xff0000
#define DPM_TABLE_192__MemoryLevel_0_FreqRange__SHIFT 0x10
#define DPM_TABLE_192__MemoryLevel_0_StutterEnable_MASK 0xff000000
#define DPM_TABLE_192__MemoryLevel_0_StutterEnable__SHIFT 0x18
#define DPM_TABLE_193__MemoryLevel_0_padding_MASK 0xff
#define DPM_TABLE_193__MemoryLevel_0_padding__SHIFT 0x0
#define DPM_TABLE_193__MemoryLevel_0_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_193__MemoryLevel_0_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_193__MemoryLevel_0_DownHyst_MASK 0xff0000
#define DPM_TABLE_193__MemoryLevel_0_DownHyst__SHIFT 0x10
#define DPM_TABLE_193__MemoryLevel_0_UpHyst_MASK 0xff000000
#define DPM_TABLE_193__MemoryLevel_0_UpHyst__SHIFT 0x18
#define DPM_TABLE_194__MemoryLevel_0_MclkDivider_MASK 0xff
#define DPM_TABLE_194__MemoryLevel_0_MclkDivider__SHIFT 0x0
#define DPM_TABLE_194__MemoryLevel_0_DisplayWatermark_MASK 0xff00
#define DPM_TABLE_194__MemoryLevel_0_DisplayWatermark__SHIFT 0x8
#define DPM_TABLE_194__MemoryLevel_0_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_194__MemoryLevel_0_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_195__MemoryLevel_1_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_195__MemoryLevel_1_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_195__MemoryLevel_1_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_195__MemoryLevel_1_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_195__MemoryLevel_1_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_195__MemoryLevel_1_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_195__MemoryLevel_1_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_195__MemoryLevel_1_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_196__MemoryLevel_1_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_196__MemoryLevel_1_MinMvdd__SHIFT 0x0
#define DPM_TABLE_197__MemoryLevel_1_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_197__MemoryLevel_1_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_198__MemoryLevel_1_EnabledForActivity_MASK 0xff
#define DPM_TABLE_198__MemoryLevel_1_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_198__MemoryLevel_1_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_198__MemoryLevel_1_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_198__MemoryLevel_1_FreqRange_MASK 0xff0000
#define DPM_TABLE_198__MemoryLevel_1_FreqRange__SHIFT 0x10
#define DPM_TABLE_198__MemoryLevel_1_StutterEnable_MASK 0xff000000
#define DPM_TABLE_198__MemoryLevel_1_StutterEnable__SHIFT 0x18
#define DPM_TABLE_199__MemoryLevel_1_padding_MASK 0xff
#define DPM_TABLE_199__MemoryLevel_1_padding__SHIFT 0x0
#define DPM_TABLE_199__MemoryLevel_1_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_199__MemoryLevel_1_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_199__MemoryLevel_1_DownHyst_MASK 0xff0000
#define DPM_TABLE_199__MemoryLevel_1_DownHyst__SHIFT 0x10
#define DPM_TABLE_199__MemoryLevel_1_UpHyst_MASK 0xff000000
#define DPM_TABLE_199__MemoryLevel_1_UpHyst__SHIFT 0x18
#define DPM_TABLE_200__MemoryLevel_1_MclkDivider_MASK 0xff
#define DPM_TABLE_200__MemoryLevel_1_MclkDivider__SHIFT 0x0
#define DPM_TABLE_200__MemoryLevel_1_DisplayWatermark_MASK 0xff00
#define DPM_TABLE_200__MemoryLevel_1_DisplayWatermark__SHIFT 0x8
#define DPM_TABLE_200__MemoryLevel_1_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_200__MemoryLevel_1_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_201__MemoryLevel_2_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_201__MemoryLevel_2_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_201__MemoryLevel_2_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_201__MemoryLevel_2_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_201__MemoryLevel_2_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_201__MemoryLevel_2_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_201__MemoryLevel_2_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_201__MemoryLevel_2_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_202__MemoryLevel_2_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_202__MemoryLevel_2_MinMvdd__SHIFT 0x0
#define DPM_TABLE_203__MemoryLevel_2_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_203__MemoryLevel_2_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_204__MemoryLevel_2_EnabledForActivity_MASK 0xff
#define DPM_TABLE_204__MemoryLevel_2_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_204__MemoryLevel_2_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_204__MemoryLevel_2_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_204__MemoryLevel_2_FreqRange_MASK 0xff0000
#define DPM_TABLE_204__MemoryLevel_2_FreqRange__SHIFT 0x10
#define DPM_TABLE_204__MemoryLevel_2_StutterEnable_MASK 0xff000000
#define DPM_TABLE_204__MemoryLevel_2_StutterEnable__SHIFT 0x18
#define DPM_TABLE_205__MemoryLevel_2_padding_MASK 0xff
#define DPM_TABLE_205__MemoryLevel_2_padding__SHIFT 0x0
#define DPM_TABLE_205__MemoryLevel_2_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_205__MemoryLevel_2_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_205__MemoryLevel_2_DownHyst_MASK 0xff0000
#define DPM_TABLE_205__MemoryLevel_2_DownHyst__SHIFT 0x10
#define DPM_TABLE_205__MemoryLevel_2_UpHyst_MASK 0xff000000
#define DPM_TABLE_205__MemoryLevel_2_UpHyst__SHIFT 0x18
#define DPM_TABLE_206__MemoryLevel_2_MclkDivider_MASK 0xff
#define DPM_TABLE_206__MemoryLevel_2_MclkDivider__SHIFT 0x0
#define DPM_TABLE_206__MemoryLevel_2_DisplayWatermark_MASK 0xff00
#define DPM_TABLE_206__MemoryLevel_2_DisplayWatermark__SHIFT 0x8
#define DPM_TABLE_206__MemoryLevel_2_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_206__MemoryLevel_2_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_207__MemoryLevel_3_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_207__MemoryLevel_3_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_207__MemoryLevel_3_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_207__MemoryLevel_3_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_207__MemoryLevel_3_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_207__MemoryLevel_3_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_207__MemoryLevel_3_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_207__MemoryLevel_3_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_208__MemoryLevel_3_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_208__MemoryLevel_3_MinMvdd__SHIFT 0x0
#define DPM_TABLE_209__MemoryLevel_3_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_209__MemoryLevel_3_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_210__MemoryLevel_3_EnabledForActivity_MASK 0xff
#define DPM_TABLE_210__MemoryLevel_3_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_210__MemoryLevel_3_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_210__MemoryLevel_3_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_210__MemoryLevel_3_FreqRange_MASK 0xff0000
#define DPM_TABLE_210__MemoryLevel_3_FreqRange__SHIFT 0x10
#define DPM_TABLE_210__MemoryLevel_3_StutterEnable_MASK 0xff000000
#define DPM_TABLE_210__MemoryLevel_3_StutterEnable__SHIFT 0x18
#define DPM_TABLE_211__MemoryLevel_3_padding_MASK 0xff
#define DPM_TABLE_211__MemoryLevel_3_padding__SHIFT 0x0
#define DPM_TABLE_211__MemoryLevel_3_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_211__MemoryLevel_3_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_211__MemoryLevel_3_DownHyst_MASK 0xff0000
#define DPM_TABLE_211__MemoryLevel_3_DownHyst__SHIFT 0x10
#define DPM_TABLE_211__MemoryLevel_3_UpHyst_MASK 0xff000000
#define DPM_TABLE_211__MemoryLevel_3_UpHyst__SHIFT 0x18
#define DPM_TABLE_212__MemoryLevel_3_MclkDivider_MASK 0xff
#define DPM_TABLE_212__MemoryLevel_3_MclkDivider__SHIFT 0x0
#define DPM_TABLE_212__MemoryLevel_3_DisplayWatermark_MASK 0xff00
#define DPM_TABLE_212__MemoryLevel_3_DisplayWatermark__SHIFT 0x8
#define DPM_TABLE_212__MemoryLevel_3_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_212__MemoryLevel_3_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_213__LinkLevel_0_SPC_MASK 0xff
#define DPM_TABLE_213__LinkLevel_0_SPC__SHIFT 0x0
#define DPM_TABLE_213__LinkLevel_0_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_213__LinkLevel_0_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_213__LinkLevel_0_PcieLaneCount_MASK 0xff0000
#define DPM_TABLE_213__LinkLevel_0_PcieLaneCount__SHIFT 0x10
#define DPM_TABLE_213__LinkLevel_0_PcieGenSpeed_MASK 0xff000000
#define DPM_TABLE_213__LinkLevel_0_PcieGenSpeed__SHIFT 0x18
#define DPM_TABLE_214__LinkLevel_0_DownThreshold_MASK 0xffffffff
#define DPM_TABLE_214__LinkLevel_0_DownThreshold__SHIFT 0x0
#define DPM_TABLE_215__LinkLevel_0_UpThreshold_MASK 0xffffffff
#define DPM_TABLE_215__LinkLevel_0_UpThreshold__SHIFT 0x0
#define DPM_TABLE_216__LinkLevel_0_Reserved_MASK 0xffffffff
#define DPM_TABLE_216__LinkLevel_0_Reserved__SHIFT 0x0
#define DPM_TABLE_217__LinkLevel_1_SPC_MASK 0xff
#define DPM_TABLE_217__LinkLevel_1_SPC__SHIFT 0x0
#define DPM_TABLE_217__LinkLevel_1_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_217__LinkLevel_1_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_217__LinkLevel_1_PcieLaneCount_MASK 0xff0000
#define DPM_TABLE_217__LinkLevel_1_PcieLaneCount__SHIFT 0x10
#define DPM_TABLE_217__LinkLevel_1_PcieGenSpeed_MASK 0xff000000
#define DPM_TABLE_217__LinkLevel_1_PcieGenSpeed__SHIFT 0x18
#define DPM_TABLE_218__LinkLevel_1_DownThreshold_MASK 0xffffffff
#define DPM_TABLE_218__LinkLevel_1_DownThreshold__SHIFT 0x0
#define DPM_TABLE_219__LinkLevel_1_UpThreshold_MASK 0xffffffff
#define DPM_TABLE_219__LinkLevel_1_UpThreshold__SHIFT 0x0
#define DPM_TABLE_220__LinkLevel_1_Reserved_MASK 0xffffffff
#define DPM_TABLE_220__LinkLevel_1_Reserved__SHIFT 0x0
#define DPM_TABLE_221__LinkLevel_2_SPC_MASK 0xff
#define DPM_TABLE_221__LinkLevel_2_SPC__SHIFT 0x0
#define DPM_TABLE_221__LinkLevel_2_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_221__LinkLevel_2_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_221__LinkLevel_2_PcieLaneCount_MASK 0xff0000
#define DPM_TABLE_221__LinkLevel_2_PcieLaneCount__SHIFT 0x10
#define DPM_TABLE_221__LinkLevel_2_PcieGenSpeed_MASK 0xff000000
#define DPM_TABLE_221__LinkLevel_2_PcieGenSpeed__SHIFT 0x18
#define DPM_TABLE_222__LinkLevel_2_DownThreshold_MASK 0xffffffff
#define DPM_TABLE_222__LinkLevel_2_DownThreshold__SHIFT 0x0
#define DPM_TABLE_223__LinkLevel_2_UpThreshold_MASK 0xffffffff
#define DPM_TABLE_223__LinkLevel_2_UpThreshold__SHIFT 0x0
#define DPM_TABLE_224__LinkLevel_2_Reserved_MASK 0xffffffff
#define DPM_TABLE_224__LinkLevel_2_Reserved__SHIFT 0x0
#define DPM_TABLE_225__LinkLevel_3_SPC_MASK 0xff
#define DPM_TABLE_225__LinkLevel_3_SPC__SHIFT 0x0
#define DPM_TABLE_225__LinkLevel_3_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_225__LinkLevel_3_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_225__LinkLevel_3_PcieLaneCount_MASK 0xff0000
#define DPM_TABLE_225__LinkLevel_3_PcieLaneCount__SHIFT 0x10
#define DPM_TABLE_225__LinkLevel_3_PcieGenSpeed_MASK 0xff000000
#define DPM_TABLE_225__LinkLevel_3_PcieGenSpeed__SHIFT 0x18
#define DPM_TABLE_226__LinkLevel_3_DownThreshold_MASK 0xffffffff
#define DPM_TABLE_226__LinkLevel_3_DownThreshold__SHIFT 0x0
#define DPM_TABLE_227__LinkLevel_3_UpThreshold_MASK 0xffffffff
#define DPM_TABLE_227__LinkLevel_3_UpThreshold__SHIFT 0x0
#define DPM_TABLE_228__LinkLevel_3_Reserved_MASK 0xffffffff
#define DPM_TABLE_228__LinkLevel_3_Reserved__SHIFT 0x0
#define DPM_TABLE_229__LinkLevel_4_SPC_MASK 0xff
#define DPM_TABLE_229__LinkLevel_4_SPC__SHIFT 0x0
#define DPM_TABLE_229__LinkLevel_4_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_229__LinkLevel_4_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_229__LinkLevel_4_PcieLaneCount_MASK 0xff0000
#define DPM_TABLE_229__LinkLevel_4_PcieLaneCount__SHIFT 0x10
#define DPM_TABLE_229__LinkLevel_4_PcieGenSpeed_MASK 0xff000000
#define DPM_TABLE_229__LinkLevel_4_PcieGenSpeed__SHIFT 0x18
#define DPM_TABLE_230__LinkLevel_4_DownThreshold_MASK 0xffffffff
#define DPM_TABLE_230__LinkLevel_4_DownThreshold__SHIFT 0x0
#define DPM_TABLE_231__LinkLevel_4_UpThreshold_MASK 0xffffffff
#define DPM_TABLE_231__LinkLevel_4_UpThreshold__SHIFT 0x0
#define DPM_TABLE_232__LinkLevel_4_Reserved_MASK 0xffffffff
#define DPM_TABLE_232__LinkLevel_4_Reserved__SHIFT 0x0
#define DPM_TABLE_233__LinkLevel_5_SPC_MASK 0xff
#define DPM_TABLE_233__LinkLevel_5_SPC__SHIFT 0x0
#define DPM_TABLE_233__LinkLevel_5_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_233__LinkLevel_5_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_233__LinkLevel_5_PcieLaneCount_MASK 0xff0000
#define DPM_TABLE_233__LinkLevel_5_PcieLaneCount__SHIFT 0x10
#define DPM_TABLE_233__LinkLevel_5_PcieGenSpeed_MASK 0xff000000
#define DPM_TABLE_233__LinkLevel_5_PcieGenSpeed__SHIFT 0x18
#define DPM_TABLE_234__LinkLevel_5_DownThreshold_MASK 0xffffffff
#define DPM_TABLE_234__LinkLevel_5_DownThreshold__SHIFT 0x0
#define DPM_TABLE_235__LinkLevel_5_UpThreshold_MASK 0xffffffff
#define DPM_TABLE_235__LinkLevel_5_UpThreshold__SHIFT 0x0
#define DPM_TABLE_236__LinkLevel_5_Reserved_MASK 0xffffffff
#define DPM_TABLE_236__LinkLevel_5_Reserved__SHIFT 0x0
#define DPM_TABLE_237__LinkLevel_6_SPC_MASK 0xff
#define DPM_TABLE_237__LinkLevel_6_SPC__SHIFT 0x0
#define DPM_TABLE_237__LinkLevel_6_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_237__LinkLevel_6_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_237__LinkLevel_6_PcieLaneCount_MASK 0xff0000
#define DPM_TABLE_237__LinkLevel_6_PcieLaneCount__SHIFT 0x10
#define DPM_TABLE_237__LinkLevel_6_PcieGenSpeed_MASK 0xff000000
#define DPM_TABLE_237__LinkLevel_6_PcieGenSpeed__SHIFT 0x18
#define DPM_TABLE_238__LinkLevel_6_DownThreshold_MASK 0xffffffff
#define DPM_TABLE_238__LinkLevel_6_DownThreshold__SHIFT 0x0
#define DPM_TABLE_239__LinkLevel_6_UpThreshold_MASK 0xffffffff
#define DPM_TABLE_239__LinkLevel_6_UpThreshold__SHIFT 0x0
#define DPM_TABLE_240__LinkLevel_6_Reserved_MASK 0xffffffff
#define DPM_TABLE_240__LinkLevel_6_Reserved__SHIFT 0x0
#define DPM_TABLE_241__LinkLevel_7_SPC_MASK 0xff
#define DPM_TABLE_241__LinkLevel_7_SPC__SHIFT 0x0
#define DPM_TABLE_241__LinkLevel_7_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_241__LinkLevel_7_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_241__LinkLevel_7_PcieLaneCount_MASK 0xff0000
#define DPM_TABLE_241__LinkLevel_7_PcieLaneCount__SHIFT 0x10
#define DPM_TABLE_241__LinkLevel_7_PcieGenSpeed_MASK 0xff000000
#define DPM_TABLE_241__LinkLevel_7_PcieGenSpeed__SHIFT 0x18
#define DPM_TABLE_242__LinkLevel_7_DownThreshold_MASK 0xffffffff
#define DPM_TABLE_242__LinkLevel_7_DownThreshold__SHIFT 0x0
#define DPM_TABLE_243__LinkLevel_7_UpThreshold_MASK 0xffffffff
#define DPM_TABLE_243__LinkLevel_7_UpThreshold__SHIFT 0x0
#define DPM_TABLE_244__LinkLevel_7_Reserved_MASK 0xffffffff
#define DPM_TABLE_244__LinkLevel_7_Reserved__SHIFT 0x0
#define DPM_TABLE_245__ACPILevel_Flags_MASK 0xffffffff
#define DPM_TABLE_245__ACPILevel_Flags__SHIFT 0x0
#define DPM_TABLE_246__ACPILevel_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_246__ACPILevel_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_246__ACPILevel_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_246__ACPILevel_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_246__ACPILevel_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_246__ACPILevel_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_246__ACPILevel_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_246__ACPILevel_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_247__ACPILevel_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_247__ACPILevel_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_248__ACPILevel_padding_MASK 0xff
#define DPM_TABLE_248__ACPILevel_padding__SHIFT 0x0
#define DPM_TABLE_248__ACPILevel_DeepSleepDivId_MASK 0xff00
#define DPM_TABLE_248__ACPILevel_DeepSleepDivId__SHIFT 0x8
#define DPM_TABLE_248__ACPILevel_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_248__ACPILevel_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_248__ACPILevel_SclkDid_MASK 0xff000000
#define DPM_TABLE_248__ACPILevel_SclkDid__SHIFT 0x18
#define DPM_TABLE_249__ACPILevel_CgSpllFuncCntl_MASK 0xffffffff
#define DPM_TABLE_249__ACPILevel_CgSpllFuncCntl__SHIFT 0x0
#define DPM_TABLE_250__ACPILevel_CgSpllFuncCntl2_MASK 0xffffffff
#define DPM_TABLE_250__ACPILevel_CgSpllFuncCntl2__SHIFT 0x0
#define DPM_TABLE_251__ACPILevel_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_251__ACPILevel_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_252__ACPILevel_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_252__ACPILevel_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_253__ACPILevel_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_253__ACPILevel_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_254__ACPILevel_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_254__ACPILevel_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_255__ACPILevel_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_255__ACPILevel_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_256__ACPILevel_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_256__ACPILevel_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_257__UvdLevel_0_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_257__UvdLevel_0_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_258__UvdLevel_0_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_258__UvdLevel_0_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_259__UvdLevel_0_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_259__UvdLevel_0_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_259__UvdLevel_0_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_259__UvdLevel_0_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_259__UvdLevel_0_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_259__UvdLevel_0_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_259__UvdLevel_0_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_259__UvdLevel_0_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_260__UvdLevel_0_padding_1_MASK 0xff
#define DPM_TABLE_260__UvdLevel_0_padding_1__SHIFT 0x0
#define DPM_TABLE_260__UvdLevel_0_padding_0_MASK 0xff00
#define DPM_TABLE_260__UvdLevel_0_padding_0__SHIFT 0x8
#define DPM_TABLE_260__UvdLevel_0_DclkDivider_MASK 0xff0000
#define DPM_TABLE_260__UvdLevel_0_DclkDivider__SHIFT 0x10
#define DPM_TABLE_260__UvdLevel_0_VclkDivider_MASK 0xff000000
#define DPM_TABLE_260__UvdLevel_0_VclkDivider__SHIFT 0x18
#define DPM_TABLE_261__UvdLevel_1_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_261__UvdLevel_1_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_262__UvdLevel_1_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_262__UvdLevel_1_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_263__UvdLevel_1_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_263__UvdLevel_1_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_263__UvdLevel_1_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_263__UvdLevel_1_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_263__UvdLevel_1_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_263__UvdLevel_1_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_263__UvdLevel_1_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_263__UvdLevel_1_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_264__UvdLevel_1_padding_1_MASK 0xff
#define DPM_TABLE_264__UvdLevel_1_padding_1__SHIFT 0x0
#define DPM_TABLE_264__UvdLevel_1_padding_0_MASK 0xff00
#define DPM_TABLE_264__UvdLevel_1_padding_0__SHIFT 0x8
#define DPM_TABLE_264__UvdLevel_1_DclkDivider_MASK 0xff0000
#define DPM_TABLE_264__UvdLevel_1_DclkDivider__SHIFT 0x10
#define DPM_TABLE_264__UvdLevel_1_VclkDivider_MASK 0xff000000
#define DPM_TABLE_264__UvdLevel_1_VclkDivider__SHIFT 0x18
#define DPM_TABLE_265__UvdLevel_2_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_265__UvdLevel_2_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_266__UvdLevel_2_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_266__UvdLevel_2_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_267__UvdLevel_2_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_267__UvdLevel_2_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_267__UvdLevel_2_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_267__UvdLevel_2_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_267__UvdLevel_2_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_267__UvdLevel_2_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_267__UvdLevel_2_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_267__UvdLevel_2_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_268__UvdLevel_2_padding_1_MASK 0xff
#define DPM_TABLE_268__UvdLevel_2_padding_1__SHIFT 0x0
#define DPM_TABLE_268__UvdLevel_2_padding_0_MASK 0xff00
#define DPM_TABLE_268__UvdLevel_2_padding_0__SHIFT 0x8
#define DPM_TABLE_268__UvdLevel_2_DclkDivider_MASK 0xff0000
#define DPM_TABLE_268__UvdLevel_2_DclkDivider__SHIFT 0x10
#define DPM_TABLE_268__UvdLevel_2_VclkDivider_MASK 0xff000000
#define DPM_TABLE_268__UvdLevel_2_VclkDivider__SHIFT 0x18
#define DPM_TABLE_269__UvdLevel_3_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_269__UvdLevel_3_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_270__UvdLevel_3_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_270__UvdLevel_3_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_271__UvdLevel_3_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_271__UvdLevel_3_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_271__UvdLevel_3_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_271__UvdLevel_3_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_271__UvdLevel_3_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_271__UvdLevel_3_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_271__UvdLevel_3_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_271__UvdLevel_3_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_272__UvdLevel_3_padding_1_MASK 0xff
#define DPM_TABLE_272__UvdLevel_3_padding_1__SHIFT 0x0
#define DPM_TABLE_272__UvdLevel_3_padding_0_MASK 0xff00
#define DPM_TABLE_272__UvdLevel_3_padding_0__SHIFT 0x8
#define DPM_TABLE_272__UvdLevel_3_DclkDivider_MASK 0xff0000
#define DPM_TABLE_272__UvdLevel_3_DclkDivider__SHIFT 0x10
#define DPM_TABLE_272__UvdLevel_3_VclkDivider_MASK 0xff000000
#define DPM_TABLE_272__UvdLevel_3_VclkDivider__SHIFT 0x18
#define DPM_TABLE_273__UvdLevel_4_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_273__UvdLevel_4_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_274__UvdLevel_4_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_274__UvdLevel_4_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_275__UvdLevel_4_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_275__UvdLevel_4_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_275__UvdLevel_4_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_275__UvdLevel_4_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_275__UvdLevel_4_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_275__UvdLevel_4_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_275__UvdLevel_4_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_275__UvdLevel_4_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_276__UvdLevel_4_padding_1_MASK 0xff
#define DPM_TABLE_276__UvdLevel_4_padding_1__SHIFT 0x0
#define DPM_TABLE_276__UvdLevel_4_padding_0_MASK 0xff00
#define DPM_TABLE_276__UvdLevel_4_padding_0__SHIFT 0x8
#define DPM_TABLE_276__UvdLevel_4_DclkDivider_MASK 0xff0000
#define DPM_TABLE_276__UvdLevel_4_DclkDivider__SHIFT 0x10
#define DPM_TABLE_276__UvdLevel_4_VclkDivider_MASK 0xff000000
#define DPM_TABLE_276__UvdLevel_4_VclkDivider__SHIFT 0x18
#define DPM_TABLE_277__UvdLevel_5_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_277__UvdLevel_5_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_278__UvdLevel_5_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_278__UvdLevel_5_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_279__UvdLevel_5_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_279__UvdLevel_5_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_279__UvdLevel_5_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_279__UvdLevel_5_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_279__UvdLevel_5_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_279__UvdLevel_5_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_279__UvdLevel_5_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_279__UvdLevel_5_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_280__UvdLevel_5_padding_1_MASK 0xff
#define DPM_TABLE_280__UvdLevel_5_padding_1__SHIFT 0x0
#define DPM_TABLE_280__UvdLevel_5_padding_0_MASK 0xff00
#define DPM_TABLE_280__UvdLevel_5_padding_0__SHIFT 0x8
#define DPM_TABLE_280__UvdLevel_5_DclkDivider_MASK 0xff0000
#define DPM_TABLE_280__UvdLevel_5_DclkDivider__SHIFT 0x10
#define DPM_TABLE_280__UvdLevel_5_VclkDivider_MASK 0xff000000
#define DPM_TABLE_280__UvdLevel_5_VclkDivider__SHIFT 0x18
#define DPM_TABLE_281__UvdLevel_6_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_281__UvdLevel_6_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_282__UvdLevel_6_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_282__Uv