{"vcs1":{"timestamp_begin":1769508372.477645562, "rt":6.90, "ut":6.57, "st":0.19}}
{"vcselab":{"timestamp_begin":1769508379.429699583, "rt":0.32, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769508379.784006458, "rt":0.23, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769508372.216545735}
{"VCS_COMP_START_TIME": 1769508372.216545735}
{"VCS_COMP_END_TIME": 1769508380.060484477}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 351040}}
{"vcselab": {"peak_mem": 173712}}
