{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 19 12:14:42 2020 " "Info: Processing started: Sat Sep 19 12:14:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PLIS -c PLIS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PLIS -c PLIS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch-archi " "Info: Found design unit 1: switch-archi" {  } { { "switch.vhd" "" { Text "C:/Users/Admin/Desktop/проект/switch.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 switch " "Info: Found entity 1: switch" {  } { { "switch.vhd" "" { Text "C:/Users/Admin/Desktop/проект/switch.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-archi " "Info: Found design unit 1: counter-archi" {  } { { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleks.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multipleks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multipleks-archi " "Info: Found design unit 1: multipleks-archi" {  } { { "multipleks.vhd" "" { Text "C:/Users/Admin/Desktop/проект/multipleks.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multipleks " "Info: Found entity 1: multipleks" {  } { { "multipleks.vhd" "" { Text "C:/Users/Admin/Desktop/проект/multipleks.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IMITATOR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file IMITATOR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IMITATOR " "Info: Found entity 1: IMITATOR" {  } { { "IMITATOR.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block1 " "Info: Found entity 1: block1" {  } { { "block1.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block2 " "Info: Found entity 1: block2" {  } { { "block2.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/block2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block3 " "Info: Found entity 1: block3" {  } { { "block3.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/block3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block4 " "Info: Found entity 1: block4" {  } { { "block4.bdf" "" { Schematic "C:/Users/Admin/Desktop/проект/block4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data1-archi " "Info: Found design unit 1: data1-archi" {  } { { "data1.vhd" "" { Text "C:/Users/Admin/Desktop/проект/data1.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data1 " "Info: Found entity 1: data1" {  } { { "data1.vhd" "" { Text "C:/Users/Admin/Desktop/проект/data1.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data2-archi " "Info: Found design unit 1: data2-archi" {  } { { "data2.vhd" "" { Text "C:/Users/Admin/Desktop/проект/data2.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data2 " "Info: Found entity 1: data2" {  } { { "data2.vhd" "" { Text "C:/Users/Admin/Desktop/проект/data2.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data3-archi " "Info: Found design unit 1: data3-archi" {  } { { "data3.vhd" "" { Text "C:/Users/Admin/Desktop/проект/data3.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data3 " "Info: Found entity 1: data3" {  } { { "data3.vhd" "" { Text "C:/Users/Admin/Desktop/проект/data3.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data4-archi " "Info: Found design unit 1: data4-archi" {  } { { "data4.vhd" "" { Text "C:/Users/Admin/Desktop/проект/data4.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data4 " "Info: Found entity 1: data4" {  } { { "data4.vhd" "" { Text "C:/Users/Admin/Desktop/проект/data4.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marker1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file marker1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marker1-archi " "Info: Found design unit 1: marker1-archi" {  } { { "marker1.vhd" "" { Text "C:/Users/Admin/Desktop/проект/marker1.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 marker1 " "Info: Found entity 1: marker1" {  } { { "marker1.vhd" "" { Text "C:/Users/Admin/Desktop/проект/marker1.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marker2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file marker2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marker2-archi " "Info: Found design unit 1: marker2-archi" {  } { { "marker2.vhd" "" { Text "C:/Users/Admin/Desktop/проект/marker2.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 marker2 " "Info: Found entity 1: marker2" {  } { { "marker2.vhd" "" { Text "C:/Users/Admin/Desktop/проект/marker2.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marker3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file marker3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marker3-archi " "Info: Found design unit 1: marker3-archi" {  } { { "marker3.vhd" "" { Text "C:/Users/Admin/Desktop/проект/marker3.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 marker3 " "Info: Found entity 1: marker3" {  } { { "marker3.vhd" "" { Text "C:/Users/Admin/Desktop/проект/marker3.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marker4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file marker4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marker4-archi " "Info: Found design unit 1: marker4-archi" {  } { { "marker4.vhd" "" { Text "C:/Users/Admin/Desktop/проект/marker4.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 marker4 " "Info: Found entity 1: marker4" {  } { { "marker4.vhd" "" { Text "C:/Users/Admin/Desktop/проект/marker4.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "IMITATOR " "Info: Elaborating entity \"IMITATOR\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:inst4 " "Info: Elaborating entity \"switch\" for hierarchy \"switch:inst4\"" {  } { { "IMITATOR.bdf" "inst4" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 160 560 656 288 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block1 block1:inst " "Info: Elaborating entity \"block1\" for hierarchy \"block1:inst\"" {  } { { "IMITATOR.bdf" "inst" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 56 344 528 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multipleks block1:inst\|multipleks:inst " "Info: Elaborating entity \"multipleks\" for hierarchy \"block1:inst\|multipleks:inst\"" {  } { { "block1.bdf" "inst" { Schematic "C:/Users/Admin/Desktop/проект/block1.bdf" { { 32 408 504 128 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data1 block1:inst\|data1:inst3 " "Info: Elaborating entity \"data1\" for hierarchy \"block1:inst\|data1:inst3\"" {  } { { "block1.bdf" "inst3" { Schematic "C:/Users/Admin/Desktop/проект/block1.bdf" { { -48 176 272 48 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "example data1.vhd(16) " "Warning (10540): VHDL Signal Declaration warning at data1.vhd(16): used explicit default value for signal \"example\" because signal was never assigned a value" {  } { { "data1.vhd" "" { Text "C:/Users/Admin/Desktop/проект/data1.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marker1 block1:inst\|marker1:inst1 " "Info: Elaborating entity \"marker1\" for hierarchy \"block1:inst\|marker1:inst1\"" {  } { { "block1.bdf" "inst1" { Schematic "C:/Users/Admin/Desktop/проект/block1.bdf" { { -8 288 384 88 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "example marker1.vhd(16) " "Warning (10540): VHDL Signal Declaration warning at marker1.vhd(16): used explicit default value for signal \"example\" because signal was never assigned a value" {  } { { "marker1.vhd" "" { Text "C:/Users/Admin/Desktop/проект/marker1.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter block1:inst\|counter:inst2 " "Info: Elaborating entity \"counter\" for hierarchy \"block1:inst\|counter:inst2\"" {  } { { "block1.bdf" "inst2" { Schematic "C:/Users/Admin/Desktop/проект/block1.bdf" { { 64 160 280 160 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R counter.vhd(23) " "Warning (10492): VHDL Process Statement warning at counter.vhd(23): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp counter.vhd(30) " "Warning (10492): VHDL Process Statement warning at counter.vhd(30): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/Admin/Desktop/проект/counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block2 block2:inst1 " "Info: Elaborating entity \"block2\" for hierarchy \"block2:inst1\"" {  } { { "IMITATOR.bdf" "inst1" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 160 344 528 256 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data2 block2:inst1\|data2:inst1 " "Info: Elaborating entity \"data2\" for hierarchy \"block2:inst1\|data2:inst1\"" {  } { { "block2.bdf" "inst1" { Schematic "C:/Users/Admin/Desktop/проект/block2.bdf" { { -48 176 272 48 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "example data2.vhd(16) " "Warning (10540): VHDL Signal Declaration warning at data2.vhd(16): used explicit default value for signal \"example\" because signal was never assigned a value" {  } { { "data2.vhd" "" { Text "C:/Users/Admin/Desktop/проект/data2.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marker2 block2:inst1\|marker2:inst4 " "Info: Elaborating entity \"marker2\" for hierarchy \"block2:inst1\|marker2:inst4\"" {  } { { "block2.bdf" "inst4" { Schematic "C:/Users/Admin/Desktop/проект/block2.bdf" { { -8 288 384 88 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "example marker2.vhd(16) " "Warning (10540): VHDL Signal Declaration warning at marker2.vhd(16): used explicit default value for signal \"example\" because signal was never assigned a value" {  } { { "marker2.vhd" "" { Text "C:/Users/Admin/Desktop/проект/marker2.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block3 block3:inst2 " "Info: Elaborating entity \"block3\" for hierarchy \"block3:inst2\"" {  } { { "IMITATOR.bdf" "inst2" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 264 344 528 360 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data3 block3:inst2\|data3:inst1 " "Info: Elaborating entity \"data3\" for hierarchy \"block3:inst2\|data3:inst1\"" {  } { { "block3.bdf" "inst1" { Schematic "C:/Users/Admin/Desktop/проект/block3.bdf" { { -48 176 272 48 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "example data3.vhd(16) " "Warning (10540): VHDL Signal Declaration warning at data3.vhd(16): used explicit default value for signal \"example\" because signal was never assigned a value" {  } { { "data3.vhd" "" { Text "C:/Users/Admin/Desktop/проект/data3.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marker3 block3:inst2\|marker3:inst3 " "Info: Elaborating entity \"marker3\" for hierarchy \"block3:inst2\|marker3:inst3\"" {  } { { "block3.bdf" "inst3" { Schematic "C:/Users/Admin/Desktop/проект/block3.bdf" { { -8 288 384 88 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "example marker3.vhd(16) " "Warning (10540): VHDL Signal Declaration warning at marker3.vhd(16): used explicit default value for signal \"example\" because signal was never assigned a value" {  } { { "marker3.vhd" "" { Text "C:/Users/Admin/Desktop/проект/marker3.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block4 block4:inst3 " "Info: Elaborating entity \"block4\" for hierarchy \"block4:inst3\"" {  } { { "IMITATOR.bdf" "inst3" { Schematic "C:/Users/Admin/Desktop/проект/IMITATOR.bdf" { { 368 344 528 464 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data4 block4:inst3\|data4:inst4 " "Info: Elaborating entity \"data4\" for hierarchy \"block4:inst3\|data4:inst4\"" {  } { { "block4.bdf" "inst4" { Schematic "C:/Users/Admin/Desktop/проект/block4.bdf" { { -48 176 272 48 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "example data4.vhd(16) " "Warning (10540): VHDL Signal Declaration warning at data4.vhd(16): used explicit default value for signal \"example\" because signal was never assigned a value" {  } { { "data4.vhd" "" { Text "C:/Users/Admin/Desktop/проект/data4.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marker4 block4:inst3\|marker4:inst5 " "Info: Elaborating entity \"marker4\" for hierarchy \"block4:inst3\|marker4:inst5\"" {  } { { "block4.bdf" "inst5" { Schematic "C:/Users/Admin/Desktop/проект/block4.bdf" { { -8 288 384 88 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "example marker4.vhd(16) " "Warning (10540): VHDL Signal Declaration warning at marker4.vhd(16): used explicit default value for signal \"example\" because signal was never assigned a value" {  } { { "marker4.vhd" "" { Text "C:/Users/Admin/Desktop/проект/marker4.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 45 " "Info: 45 registers lost all their fanouts during netlist optimizations. The first 45 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block4:inst3\|counter:inst2\|tmp\[6\] " "Info: Register \"block4:inst3\|counter:inst2\|tmp\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block4:inst3\|counter:inst2\|tmp\[5\] " "Info: Register \"block4:inst3\|counter:inst2\|tmp\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block4:inst3\|counter:inst2\|tmp\[4\] " "Info: Register \"block4:inst3\|counter:inst2\|tmp\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block4:inst3\|counter:inst2\|tmp\[3\] " "Info: Register \"block4:inst3\|counter:inst2\|tmp\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block4:inst3\|counter:inst2\|tmp\[2\] " "Info: Register \"block4:inst3\|counter:inst2\|tmp\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block4:inst3\|counter:inst2\|tmp\[1\] " "Info: Register \"block4:inst3\|counter:inst2\|tmp\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block4:inst3\|counter:inst2\|tmp\[0\] " "Info: Register \"block4:inst3\|counter:inst2\|tmp\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block4:inst3\|marker4:inst5\|tmp\[0\] " "Info: Register \"block4:inst3\|marker4:inst5\|tmp\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block4:inst3\|marker4:inst5\|tmp\[1\] " "Info: Register \"block4:inst3\|marker4:inst5\|tmp\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block4:inst3\|marker4:inst5\|tmp\[2\] " "Info: Register \"block4:inst3\|marker4:inst5\|tmp\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block4:inst3\|marker4:inst5\|tmp\[3\] " "Info: Register \"block4:inst3\|marker4:inst5\|tmp\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block4:inst3\|data4:inst4\|tmp\[0\] " "Info: Register \"block4:inst3\|data4:inst4\|tmp\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block4:inst3\|data4:inst4\|tmp\[1\] " "Info: Register \"block4:inst3\|data4:inst4\|tmp\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block4:inst3\|data4:inst4\|tmp\[2\] " "Info: Register \"block4:inst3\|data4:inst4\|tmp\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block4:inst3\|data4:inst4\|tmp\[3\] " "Info: Register \"block4:inst3\|data4:inst4\|tmp\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block3:inst2\|counter:inst2\|tmp\[6\] " "Info: Register \"block3:inst2\|counter:inst2\|tmp\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block3:inst2\|counter:inst2\|tmp\[5\] " "Info: Register \"block3:inst2\|counter:inst2\|tmp\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block3:inst2\|counter:inst2\|tmp\[4\] " "Info: Register \"block3:inst2\|counter:inst2\|tmp\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block3:inst2\|counter:inst2\|tmp\[3\] " "Info: Register \"block3:inst2\|counter:inst2\|tmp\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block3:inst2\|counter:inst2\|tmp\[2\] " "Info: Register \"block3:inst2\|counter:inst2\|tmp\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block3:inst2\|counter:inst2\|tmp\[1\] " "Info: Register \"block3:inst2\|counter:inst2\|tmp\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block3:inst2\|counter:inst2\|tmp\[0\] " "Info: Register \"block3:inst2\|counter:inst2\|tmp\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block3:inst2\|marker3:inst3\|tmp\[0\] " "Info: Register \"block3:inst2\|marker3:inst3\|tmp\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block3:inst2\|marker3:inst3\|tmp\[1\] " "Info: Register \"block3:inst2\|marker3:inst3\|tmp\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block3:inst2\|marker3:inst3\|tmp\[2\] " "Info: Register \"block3:inst2\|marker3:inst3\|tmp\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block3:inst2\|marker3:inst3\|tmp\[3\] " "Info: Register \"block3:inst2\|marker3:inst3\|tmp\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block3:inst2\|data3:inst1\|tmp\[0\] " "Info: Register \"block3:inst2\|data3:inst1\|tmp\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block3:inst2\|data3:inst1\|tmp\[1\] " "Info: Register \"block3:inst2\|data3:inst1\|tmp\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block3:inst2\|data3:inst1\|tmp\[2\] " "Info: Register \"block3:inst2\|data3:inst1\|tmp\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block3:inst2\|data3:inst1\|tmp\[3\] " "Info: Register \"block3:inst2\|data3:inst1\|tmp\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block2:inst1\|counter:inst2\|tmp\[6\] " "Info: Register \"block2:inst1\|counter:inst2\|tmp\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block2:inst1\|counter:inst2\|tmp\[5\] " "Info: Register \"block2:inst1\|counter:inst2\|tmp\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block2:inst1\|counter:inst2\|tmp\[4\] " "Info: Register \"block2:inst1\|counter:inst2\|tmp\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block2:inst1\|counter:inst2\|tmp\[3\] " "Info: Register \"block2:inst1\|counter:inst2\|tmp\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block2:inst1\|counter:inst2\|tmp\[2\] " "Info: Register \"block2:inst1\|counter:inst2\|tmp\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block2:inst1\|counter:inst2\|tmp\[1\] " "Info: Register \"block2:inst1\|counter:inst2\|tmp\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block2:inst1\|counter:inst2\|tmp\[0\] " "Info: Register \"block2:inst1\|counter:inst2\|tmp\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block2:inst1\|marker2:inst4\|tmp\[0\] " "Info: Register \"block2:inst1\|marker2:inst4\|tmp\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block2:inst1\|marker2:inst4\|tmp\[1\] " "Info: Register \"block2:inst1\|marker2:inst4\|tmp\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block2:inst1\|marker2:inst4\|tmp\[2\] " "Info: Register \"block2:inst1\|marker2:inst4\|tmp\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block2:inst1\|marker2:inst4\|tmp\[3\] " "Info: Register \"block2:inst1\|marker2:inst4\|tmp\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block2:inst1\|data2:inst1\|tmp\[0\] " "Info: Register \"block2:inst1\|data2:inst1\|tmp\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block2:inst1\|data2:inst1\|tmp\[1\] " "Info: Register \"block2:inst1\|data2:inst1\|tmp\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block2:inst1\|data2:inst1\|tmp\[2\] " "Info: Register \"block2:inst1\|data2:inst1\|tmp\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "block2:inst1\|data2:inst1\|tmp\[3\] " "Info: Register \"block2:inst1\|data2:inst1\|tmp\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Info: Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Info: Implemented 13 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4465 " "Info: Peak virtual memory: 4465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 19 12:14:45 2020 " "Info: Processing ended: Sat Sep 19 12:14:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
