<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::SMSchedule Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;15.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1SMSchedule.html">SMSchedule</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1SMSchedule-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::SMSchedule Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This class represents the scheduled code.  
 <a href="#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="MachinePipeliner_8h_source.html">llvm/CodeGen/MachinePipeliner.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ab877357d6d4a96d113e83608fe92fdc8" id="r_ab877357d6d4a96d113e83608fe92fdc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab877357d6d4a96d113e83608fe92fdc8">sched_iterator</a> = <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt;int, std::deque&lt;<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt;&gt;::iterator</td></tr>
<tr class="memdesc:ab877357d6d4a96d113e83608fe92fdc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Iterators for the cycle to instruction map.  <br /></td></tr>
<tr class="separator:ab877357d6d4a96d113e83608fe92fdc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa25193b314a77b502f4efead3ee4d4a" id="r_aaa25193b314a77b502f4efead3ee4d4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa25193b314a77b502f4efead3ee4d4a">const_sched_iterator</a></td></tr>
<tr class="separator:aaa25193b314a77b502f4efead3ee4d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a63553245dd2ffcfbb0e40cc6a18011a9" id="r_a63553245dd2ffcfbb0e40cc6a18011a9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63553245dd2ffcfbb0e40cc6a18011a9">SMSchedule</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *mf)</td></tr>
<tr class="separator:a63553245dd2ffcfbb0e40cc6a18011a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6c2e22bb2e65d31a2243ce5d5e9312" id="r_a4a6c2e22bb2e65d31a2243ce5d5e9312"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a6c2e22bb2e65d31a2243ce5d5e9312">reset</a> ()</td></tr>
<tr class="separator:a4a6c2e22bb2e65d31a2243ce5d5e9312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1440bb5da603e25ae674b89a6e377ac6" id="r_a1440bb5da603e25ae674b89a6e377ac6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1440bb5da603e25ae674b89a6e377ac6">setInitiationInterval</a> (int <a class="el" href="classllvm_1_1ilist__node__impl.html">ii</a>)</td></tr>
<tr class="memdesc:a1440bb5da603e25ae674b89a6e377ac6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the initiation interval for this schedule.  <br /></td></tr>
<tr class="separator:a1440bb5da603e25ae674b89a6e377ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f75d2f072df591f38aa1af42b78dacf" id="r_a7f75d2f072df591f38aa1af42b78dacf"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7f75d2f072df591f38aa1af42b78dacf">getInitiationInterval</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7f75d2f072df591f38aa1af42b78dacf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the initiation interval for this schedule.  <br /></td></tr>
<tr class="separator:a7f75d2f072df591f38aa1af42b78dacf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9cf7f8bcf9a31775f99c732ad69e907" id="r_aa9cf7f8bcf9a31775f99c732ad69e907"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa9cf7f8bcf9a31775f99c732ad69e907">getFirstCycle</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa9cf7f8bcf9a31775f99c732ad69e907"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the first cycle in the completed schedule.  <br /></td></tr>
<tr class="separator:aa9cf7f8bcf9a31775f99c732ad69e907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af238533c2437443030e5fa4a710094c5" id="r_af238533c2437443030e5fa4a710094c5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af238533c2437443030e5fa4a710094c5">getFinalCycle</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af238533c2437443030e5fa4a710094c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the last cycle in the finalized schedule.  <br /></td></tr>
<tr class="separator:af238533c2437443030e5fa4a710094c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa679580cf57d3ac130de888e50d343" id="r_a0aa679580cf57d3ac130de888e50d343"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0aa679580cf57d3ac130de888e50d343">earliestCycleInChain</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;Dep)</td></tr>
<tr class="memdesc:a0aa679580cf57d3ac130de888e50d343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the cycle of the earliest scheduled instruction in the dependence chain.  <br /></td></tr>
<tr class="separator:a0aa679580cf57d3ac130de888e50d343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54f5c13096361c202326c7a064fcdf9c" id="r_a54f5c13096361c202326c7a064fcdf9c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54f5c13096361c202326c7a064fcdf9c">latestCycleInChain</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;Dep)</td></tr>
<tr class="memdesc:a54f5c13096361c202326c7a064fcdf9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the cycle of the latest scheduled instruction in the dependence chain.  <br /></td></tr>
<tr class="separator:a54f5c13096361c202326c7a064fcdf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77642d0294af8118f60d8df884950e0c" id="r_a77642d0294af8118f60d8df884950e0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77642d0294af8118f60d8df884950e0c">computeStart</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, int *<a class="el" href="classllvm_1_1ilist__node__impl.html">MaxEarlyStart</a>, int *<a class="el" href="classllvm_1_1ilist__node__impl.html">MinLateStart</a>, int *<a class="el" href="classllvm_1_1ilist__node__impl.html">MinEnd</a>, int *<a class="el" href="classllvm_1_1ilist__node__impl.html">MaxStart</a>, int II, <a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> *DAG)</td></tr>
<tr class="memdesc:a77642d0294af8118f60d8df884950e0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the scheduling start slot for the instruction.  <br /></td></tr>
<tr class="separator:a77642d0294af8118f60d8df884950e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eff58d9105525f19d5cbe2fa6969d6e" id="r_a2eff58d9105525f19d5cbe2fa6969d6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2eff58d9105525f19d5cbe2fa6969d6e">insert</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, int <a class="el" href="classllvm_1_1ilist__node__impl.html">StartCycle</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">EndCycle</a>, int II)</td></tr>
<tr class="memdesc:a2eff58d9105525f19d5cbe2fa6969d6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to schedule the node at the specified StartCycle and continue until the node is schedule or the EndCycle is reached.  <br /></td></tr>
<tr class="separator:a2eff58d9105525f19d5cbe2fa6969d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6455dfea4b357536881c7df8d7ca46d1" id="r_a6455dfea4b357536881c7df8d7ca46d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6455dfea4b357536881c7df8d7ca46d1">isScheduledAtStage</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">StageNum</a>)</td></tr>
<tr class="memdesc:a6455dfea4b357536881c7df8d7ca46d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instruction is scheduled at the specified stage.  <br /></td></tr>
<tr class="separator:a6455dfea4b357536881c7df8d7ca46d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64379c9a0436bfd06da2e854c7fc9c33" id="r_a64379c9a0436bfd06da2e854c7fc9c33"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64379c9a0436bfd06da2e854c7fc9c33">stageScheduled</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a64379c9a0436bfd06da2e854c7fc9c33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the stage for a scheduled instruction.  <br /></td></tr>
<tr class="separator:a64379c9a0436bfd06da2e854c7fc9c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2afdd571841c61dc8f980fe3d6f4885" id="r_ac2afdd571841c61dc8f980fe3d6f4885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2afdd571841c61dc8f980fe3d6f4885">cycleScheduled</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac2afdd571841c61dc8f980fe3d6f4885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the cycle for a scheduled instruction.  <br /></td></tr>
<tr class="separator:ac2afdd571841c61dc8f980fe3d6f4885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a336ecf423257d7f3b529f5817d9598c9" id="r_a336ecf423257d7f3b529f5817d9598c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a336ecf423257d7f3b529f5817d9598c9">getMaxStageCount</a> ()</td></tr>
<tr class="memdesc:a336ecf423257d7f3b529f5817d9598c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the maximum stage count needed for this schedule.  <br /></td></tr>
<tr class="separator:a336ecf423257d7f3b529f5817d9598c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d33c5d7d0efea61cb68e2ce82f693ce" id="r_a9d33c5d7d0efea61cb68e2ce82f693ce"><td class="memItemLeft" align="right" valign="top">std::deque&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d33c5d7d0efea61cb68e2ce82f693ce">getInstructions</a> (int <a class="el" href="classllvm_1_1ilist__node__impl.html">cycle</a>)</td></tr>
<tr class="memdesc:a9d33c5d7d0efea61cb68e2ce82f693ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the instructions that are scheduled at the specified cycle.  <br /></td></tr>
<tr class="separator:a9d33c5d7d0efea61cb68e2ce82f693ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d6b914952799027040a351f501a0ad" id="r_a23d6b914952799027040a351f501a0ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a23d6b914952799027040a351f501a0ad">computeUnpipelineableNodes</a> (<a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SSD</a>, <a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">TargetInstrInfo::PipelinerLoopInfo</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PLI</a>)</td></tr>
<tr class="memdesc:a23d6b914952799027040a351f501a0ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine transitive dependences of unpipelineable instructions.  <br /></td></tr>
<tr class="separator:a23d6b914952799027040a351f501a0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26138aceef07cf5465c2840b437e1d8" id="r_ae26138aceef07cf5465c2840b437e1d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae26138aceef07cf5465c2840b437e1d8">normalizeNonPipelinedInstructions</a> (<a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SSD</a>, <a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">TargetInstrInfo::PipelinerLoopInfo</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PLI</a>)</td></tr>
<tr class="separator:ae26138aceef07cf5465c2840b437e1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c7d5ab8d9814b721a1844a867ef948a" id="r_a7c7d5ab8d9814b721a1844a867ef948a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c7d5ab8d9814b721a1844a867ef948a">isValidSchedule</a> (<a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SSD</a>)</td></tr>
<tr class="separator:a7c7d5ab8d9814b721a1844a867ef948a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7649124c08f77b72e5d539f2f8afdf" id="r_aff7649124c08f77b72e5d539f2f8afdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff7649124c08f77b72e5d539f2f8afdf">finalizeSchedule</a> (<a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SSD</a>)</td></tr>
<tr class="memdesc:aff7649124c08f77b72e5d539f2f8afdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">After the schedule has been formed, call this function to combine the instructions from the different stages/cycles.  <br /></td></tr>
<tr class="separator:aff7649124c08f77b72e5d539f2f8afdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc80a20e0ea82304f155947af1f4088e" id="r_afc80a20e0ea82304f155947af1f4088e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc80a20e0ea82304f155947af1f4088e">orderDependence</a> (<a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SSD</a>, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, std::deque&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;Insts)</td></tr>
<tr class="memdesc:afc80a20e0ea82304f155947af1f4088e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Order the instructions within a cycle so that the definitions occur before the uses.  <br /></td></tr>
<tr class="separator:afc80a20e0ea82304f155947af1f4088e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5dd5b3871c5b30823e57af03a218b8a" id="r_ad5dd5b3871c5b30823e57af03a218b8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad5dd5b3871c5b30823e57af03a218b8a">isLoopCarried</a> (<a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SSD</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Phi)</td></tr>
<tr class="memdesc:ad5dd5b3871c5b30823e57af03a218b8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the scheduled Phi has a loop carried operand.  <br /></td></tr>
<tr class="separator:ad5dd5b3871c5b30823e57af03a218b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26aeee922a8cb25c9ec054413a95dcf2" id="r_a26aeee922a8cb25c9ec054413a95dcf2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a26aeee922a8cb25c9ec054413a95dcf2">isLoopCarriedDefOfUse</a> (<a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SSD</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Def, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr class="memdesc:a26aeee922a8cb25c9ec054413a95dcf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instruction is a definition that is loop carried and defines the use on the next iteration.  <br /></td></tr>
<tr class="separator:a26aeee922a8cb25c9ec054413a95dcf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3460671809bfea01d71388f2e45c3c50" id="r_a3460671809bfea01d71388f2e45c3c50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3460671809bfea01d71388f2e45c3c50">print</a> (<a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;os) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3460671809bfea01d71388f2e45c3c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print the schedule information to the given output.  <br /></td></tr>
<tr class="separator:a3460671809bfea01d71388f2e45c3c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f3076bd731bbacde0d9b9655481b35" id="r_a28f3076bd731bbacde0d9b9655481b35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28f3076bd731bbacde0d9b9655481b35">dump</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a28f3076bd731bbacde0d9b9655481b35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function used for debugging to print the schedule.  <br /></td></tr>
<tr class="separator:a28f3076bd731bbacde0d9b9655481b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This class represents the scheduled code. </p>
<p>The main data structure is a map from scheduled cycle to instructions. During scheduling, the data structure explicitly represents all stages/iterations. When the algorithm finshes, the schedule is collapsed into a single stage, which represents instructions from different loop iterations.</p>
<p>The SMS algorithm allows negative values for cycles, so the first cycle in the schedule is the smallest cycle value. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00497">497</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="aaa25193b314a77b502f4efead3ee4d4a" name="aaa25193b314a77b502f4efead3ee4d4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa25193b314a77b502f4efead3ee4d4a">&#9670;&#160;</a></span>const_sched_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a> <a class="el" href="#aaa25193b314a77b502f4efead3ee4d4a">llvm::SMSchedule::const_sched_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line"> </div>
<div class="line">      DenseMap&lt;int, std::deque&lt;SUnit *&gt;&gt;<a class="code hl_class" href="classSymbolMapType_1_1const__iterator.html">::const_iterator</a></div>
<div class="ttc" id="aclassSymbolMapType_1_1const__iterator_html"><div class="ttname"><a href="classSymbolMapType_1_1const__iterator.html">const_iterator</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00562">562</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

</div>
</div>
<a id="ab877357d6d4a96d113e83608fe92fdc8" name="ab877357d6d4a96d113e83608fe92fdc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab877357d6d4a96d113e83608fe92fdc8">&#9670;&#160;</a></span>sched_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a> <a class="el" href="#ab877357d6d4a96d113e83608fe92fdc8">llvm::SMSchedule::sched_iterator</a> = <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt;int, std::deque&lt;<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt;&gt;::iterator</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Iterators for the cycle to instruction map. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00561">561</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a63553245dd2ffcfbb0e40cc6a18011a9" name="a63553245dd2ffcfbb0e40cc6a18011a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63553245dd2ffcfbb0e40cc6a18011a9">&#9670;&#160;</a></span>SMSchedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::SMSchedule::SMSchedule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *</td>          <td class="paramname"><span class="paramname"><em>mf</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00524">524</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a77642d0294af8118f60d8df884950e0c" name="a77642d0294af8118f60d8df884950e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77642d0294af8118f60d8df884950e0c">&#9670;&#160;</a></span>computeStart()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> SMSchedule::computeStart </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *</td>          <td class="paramname"><span class="paramname"><em>MaxEarlyStart</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *</td>          <td class="paramname"><span class="paramname"><em>MinLateStart</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *</td>          <td class="paramname"><span class="paramname"><em>MinEnd</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *</td>          <td class="paramname"><span class="paramname"><em>MaxStart</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>II</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compute the scheduling start slot for the instruction. </p>
<p>The start slot depends on any predecessor or successor nodes scheduled already. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l02470">2470</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachinePipeliner_8h_source.html#l00259">llvm::SwingSchedulerDAG::getDistance()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00142">llvm::SDep::getLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00249">llvm::SwingSchedulerDAG::isBackedge()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02272">llvm::SwingSchedulerDAG::isLoopCarriedDep()</a>, <a class="el" href="MachineInstr_8h_source.html#l01253">llvm::MachineInstr::isPHI()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00431">llvm::SUnit::isPred()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02459">multipleIterations()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>.</p>

</div>
</div>
<a id="a23d6b914952799027040a351f501a0ad" name="a23d6b914952799027040a351f501a0ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d6b914952799027040a351f501a0ad">&#9670;&#160;</a></span>computeUnpipelineableNodes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *, 8 &gt; SMSchedule::computeUnpipelineableNodes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>SSD</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">TargetInstrInfo::PipelinerLoopInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>PLI</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine transitive dependences of unpipelineable instructions. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l02710">2710</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00054">llvm::SDep::Anti</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00362">llvm::SUnit::isInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l01253">llvm::MachineInstr::isPHI()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>.</p>

</div>
</div>
<a id="ac2afdd571841c61dc8f980fe3d6f4885" name="ac2afdd571841c61dc8f980fe3d6f4885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2afdd571841c61dc8f980fe3d6f4885">&#9670;&#160;</a></span>cycleScheduled()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SMSchedule::cycleScheduled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the cycle for a scheduled instruction. </p>
<p>This function normalizes the first cycle to be 0. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00581">581</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l02217">llvm::SwingSchedulerDAG::applyInstrChange()</a>.</p>

</div>
</div>
<a id="a28f3076bd731bbacde0d9b9655481b35" name="a28f3076bd731bbacde0d9b9655481b35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f3076bd731bbacde0d9b9655481b35">&#9670;&#160;</a></span>dump()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> <a class="el" href="classvoid.html">void</a> SMSchedule::dump </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Utility function used for debugging to print the schedule. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l03019">3019</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, and <a class="el" href="ArchiveWriter_8cpp_source.html#l00189">print()</a>.</p>

</div>
</div>
<a id="a0aa679580cf57d3ac130de888e50d343" name="a0aa679580cf57d3ac130de888e50d343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa679580cf57d3ac130de888e50d343">&#9670;&#160;</a></span>earliestCycleInChain()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int SMSchedule::earliestCycleInChain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Dep</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the cycle of the earliest scheduled instruction in the dependence chain. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l02411">2411</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00056">llvm::SDep::Order</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00055">llvm::SDep::Output</a>.</p>

</div>
</div>
<a id="aff7649124c08f77b72e5d539f2f8afdf" name="aff7649124c08f77b72e5d539f2f8afdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff7649124c08f77b72e5d539f2f8afdf">&#9670;&#160;</a></span>finalizeSchedule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> SMSchedule::finalizeSchedule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>SSD</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>After the schedule has been formed, call this function to combine the instructions from the different stages/cycles. </p>
<p>That is, this function creates a schedule that represents a single iteration. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l02949">2949</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01823">llvm::append_range()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01162">llvm::ScheduleDAGInstrs::dump()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l01253">llvm::MachineInstr::isPHI()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, and <a class="el" href="STLExtras_8h_source.html#l00380">llvm::reverse()</a>.</p>

</div>
</div>
<a id="af238533c2437443030e5fa4a710094c5" name="af238533c2437443030e5fa4a710094c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af238533c2437443030e5fa4a710094c5">&#9670;&#160;</a></span>getFinalCycle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::SMSchedule::getFinalCycle </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the last cycle in the finalized schedule. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00546">546</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l00472">llvm::SwingSchedulerDAG::schedule()</a>.</p>

</div>
</div>
<a id="aa9cf7f8bcf9a31775f99c732ad69e907" name="aa9cf7f8bcf9a31775f99c732ad69e907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9cf7f8bcf9a31775f99c732ad69e907">&#9670;&#160;</a></span>getFirstCycle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::SMSchedule::getFirstCycle </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the first cycle in the completed schedule. </p>
<p>This can be a negative value. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00543">543</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l00472">llvm::SwingSchedulerDAG::schedule()</a>.</p>

</div>
</div>
<a id="a7f75d2f072df591f38aa1af42b78dacf" name="a7f75d2f072df591f38aa1af42b78dacf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f75d2f072df591f38aa1af42b78dacf">&#9670;&#160;</a></span>getInitiationInterval()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::SMSchedule::getInitiationInterval </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the initiation interval for this schedule. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00539">539</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

</div>
</div>
<a id="a9d33c5d7d0efea61cb68e2ce82f693ce" name="a9d33c5d7d0efea61cb68e2ce82f693ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d33c5d7d0efea61cb68e2ce82f693ce">&#9670;&#160;</a></span>getInstructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::deque&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp; llvm::SMSchedule::getInstructions </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>cycle</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the instructions that are scheduled at the specified cycle. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00593">593</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l00472">llvm::SwingSchedulerDAG::schedule()</a>.</p>

</div>
</div>
<a id="a336ecf423257d7f3b529f5817d9598c9" name="a336ecf423257d7f3b529f5817d9598c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a336ecf423257d7f3b529f5817d9598c9">&#9670;&#160;</a></span>getMaxStageCount()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SMSchedule::getMaxStageCount </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the maximum stage count needed for this schedule. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00588">588</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l00472">llvm::SwingSchedulerDAG::schedule()</a>.</p>

</div>
</div>
<a id="a2eff58d9105525f19d5cbe2fa6969d6e" name="a2eff58d9105525f19d5cbe2fa6969d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eff58d9105525f19d5cbe2fa6969d6e">&#9670;&#160;</a></span>insert()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SMSchedule::insert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>StartCycle</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>EndCycle</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>II</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Try to schedule the node at the specified StartCycle and continue until the node is schedule or the EndCycle is reached. </p>
<p>This function returns true if the node is scheduled. This routine may search either forward or backward for a place to insert the instruction based upon the relative values of StartCycle and EndCycle. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l02358">2358</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01484">llvm::MachineInstr::dump()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l00491">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>.</p>

</div>
</div>
<a id="ad5dd5b3871c5b30823e57af03a218b8a" name="ad5dd5b3871c5b30823e57af03a218b8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5dd5b3871c5b30823e57af03a218b8a">&#9670;&#160;</a></span>isLoopCarried()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SMSchedule::isLoopCarried </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>SSD</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Phi</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the scheduled Phi has a loop carried operand. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l02659">2659</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00288">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l00662">getPhiRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00396">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MachineInstr_8h_source.html#l01253">llvm::MachineInstr::isPHI()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MRI</a>.</p>

</div>
</div>
<a id="a26aeee922a8cb25c9ec054413a95dcf2" name="a26aeee922a8cb25c9ec054413a95dcf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26aeee922a8cb25c9ec054413a95dcf2">&#9670;&#160;</a></span>isLoopCarriedDefOfUse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SMSchedule::isLoopCarriedDefOfUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>SSD</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>Def</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MO</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the instruction is a definition that is loop carried and defines the use on the next iteration. </p>
<p>v1 = phi(v2, v3) (Def) v3 = op v1 (MO) = v1 If MO appears before Def, then then v1 and v3 may get assigned to the same register. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l02687">2687</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachinePipeliner_8cpp_source.html#l00678">getLoopPhiReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00288">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00359">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00396">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MachineInstr_8h_source.html#l01253">llvm::MachineInstr::isPHI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00320">llvm::MachineOperand::isReg()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MRI</a>.</p>

</div>
</div>
<a id="a6455dfea4b357536881c7df8d7ca46d1" name="a6455dfea4b357536881c7df8d7ca46d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6455dfea4b357536881c7df8d7ca46d1">&#9670;&#160;</a></span>isScheduledAtStage()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SMSchedule::isScheduledAtStage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>StageNum</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the instruction is scheduled at the specified stage. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00566">566</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

<p class="reference">References <a class="el" href="MachinePipeliner_8h_source.html#l00572">stageScheduled()</a>.</p>

</div>
</div>
<a id="a7c7d5ab8d9814b721a1844a867ef948a" name="a7c7d5ab8d9814b721a1844a867ef948a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c7d5ab8d9814b721a1844a867ef948a">&#9670;&#160;</a></span>isValidSchedule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SMSchedule::isValidSchedule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>SSD</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l02779">2779</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00280">llvm::SUnit::hasPhysRegDefs</a>, <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="PassBuilderBindings_8cpp.html#a0f79dad1efc582555a443cc11a8fa401">SI</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>.</p>

</div>
</div>
<a id="a54f5c13096361c202326c7a064fcdf9c" name="a54f5c13096361c202326c7a064fcdf9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54f5c13096361c202326c7a064fcdf9c">&#9670;&#160;</a></span>latestCycleInChain()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int SMSchedule::latestCycleInChain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Dep</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the cycle of the latest scheduled instruction in the dependence chain. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l02434">2434</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00056">llvm::SDep::Order</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00055">llvm::SDep::Output</a>, and <a class="el" href="PassBuilderBindings_8cpp.html#a0f79dad1efc582555a443cc11a8fa401">SI</a>.</p>

</div>
</div>
<a id="ae26138aceef07cf5465c2840b437e1d8" name="ae26138aceef07cf5465c2840b437e1d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26138aceef07cf5465c2840b437e1d8">&#9670;&#160;</a></span>normalizeNonPipelinedInstructions()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SMSchedule::normalizeNonPipelinedInstructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>SSD</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">TargetInstrInfo::PipelinerLoopInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>PLI</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l02737">2737</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="STLExtras_8h_source.html#l01815">llvm::erase_value()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00362">llvm::SUnit::isInstr()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>.</p>

</div>
</div>
<a id="afc80a20e0ea82304f155947af1f4088e" name="afc80a20e0ea82304f155947af1f4088e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc80a20e0ea82304f155947af1f4088e">&#9670;&#160;</a></span>orderDependence()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> SMSchedule::orderDependence </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SwingSchedulerDAG.html">SwingSchedulerDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>SSD</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::deque&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Insts</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Order the instructions within a cycle so that the definitions occur before the uses. </p>
<p>Returns true if the instruction is added to the start of the list, or false if added to the end. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l02531">2531</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00054">llvm::SDep::Anti</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00056">llvm::SDep::Order</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, <a class="el" href="MachineSink_8cpp_source.html#l01627">Reg</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>.</p>

</div>
</div>
<a id="a3460671809bfea01d71388f2e45c3c50" name="a3460671809bfea01d71388f2e45c3c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3460671809bfea01d71388f2e45c3c50">&#9670;&#160;</a></span>print()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> SMSchedule::print </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>os</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Print the schedule information to the given output. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8cpp_source.html#l03004">3004</a> of file <a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a>.</p>

</div>
</div>
<a id="a4a6c2e22bb2e65d31a2243ce5d5e9312" name="a4a6c2e22bb2e65d31a2243ce5d5e9312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6c2e22bb2e65d31a2243ce5d5e9312">&#9670;&#160;</a></span>reset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::SMSchedule::reset </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00527">527</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

</div>
</div>
<a id="a1440bb5da603e25ae674b89a6e377ac6" name="a1440bb5da603e25ae674b89a6e377ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1440bb5da603e25ae674b89a6e377ac6">&#9670;&#160;</a></span>setInitiationInterval()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::SMSchedule::setInitiationInterval </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>ii</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the initiation interval for this schedule. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00536">536</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

</div>
</div>
<a id="a64379c9a0436bfd06da2e854c7fc9c33" name="a64379c9a0436bfd06da2e854c7fc9c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64379c9a0436bfd06da2e854c7fc9c33">&#9670;&#160;</a></span>stageScheduled()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::SMSchedule::stageScheduled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the stage for a scheduled instruction. </p>
<p>Return -1 if the instruction has not been scheduled. </p>

<p class="definition">Definition at line <a class="el" href="MachinePipeliner_8h_source.html#l00572">572</a> of file <a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l02217">llvm::SwingSchedulerDAG::applyInstrChange()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00566">isScheduledAtStage()</a>, and <a class="el" href="MachinePipeliner_8cpp_source.html#l00472">llvm::SwingSchedulerDAG::schedule()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="MachinePipeliner_8h_source.html">MachinePipeliner.h</a></li>
<li>lib/CodeGen/<a class="el" href="MachinePipeliner_8cpp_source.html">MachinePipeliner.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:11:22 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
