

================================================================
== Vitis HLS Report for 'blockmatmul'
================================================================
* Date:           Tue Oct 18 17:33:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AAHLS_LabB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      302|      302|  3.020 us|  3.020 us|  221|  221|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                          |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance         |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |Loop_loadA_proc1_U0       |Loop_loadA_proc1       |       81|       81|  0.810 us|  0.810 us|   81|   81|       no|
        |Loop_2_proc2_U0           |Loop_2_proc2           |      220|      220|  2.200 us|  2.200 us|  220|  220|       no|
        |Loop_writeoutput_proc_U0  |Loop_writeoutput_proc  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        +--------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|    2785|  24529|    0|
|Memory           |        1|    -|     192|     18|    0|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    3|    2979|  24577|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    1|       2|     46|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+------+-------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------+-----------------------+---------+----+------+-------+-----+
    |Loop_2_proc2_U0           |Loop_2_proc2           |        0|   3|   699|    922|    0|
    |Loop_loadA_proc1_U0       |Loop_loadA_proc1       |        0|   0|    86|    218|    0|
    |Loop_writeoutput_proc_U0  |Loop_writeoutput_proc  |        0|   0|  2000|  23389|    0|
    +--------------------------+-----------------------+---------+----+------+-------+-----+
    |Total                     |                       |        0|   3|  2785|  24529|    0|
    +--------------------------+-----------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+----------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |  Memory |              Module              | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |AB_U     |AB_RAM_AUTO_1R1W                  |        0|  128|  16|    0|    16|   32|     1|          512|
    |A_U      |A_RAM_AUTO_1R1W                   |        1|    0|   0|    0|    32|   32|     1|         1024|
    |tmp_a_U  |Loop_2_proc2_tmp_a_RAM_AUTO_1R1W  |        0|   64|   2|    0|     4|   32|     1|          128|
    +---------+----------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total    |                                  |        1|  192|  18|    0|    52|   96|     3|         1664|
    +---------+----------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Loop_loadA_proc1_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |Loop_writeoutput_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_Loop_loadA_proc1_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    |ap_sync_Loop_writeoutput_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0|  12|           6|           6|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Loop_loadA_proc1_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_Loop_writeoutput_proc_U0_ap_ready  |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |  18|          4|    2|          4|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Loop_loadA_proc1_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_Loop_writeoutput_proc_U0_ap_ready  |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          |  2|   0|    2|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|Arows_dout          |   in|  128|     ap_fifo|         Arows|       pointer|
|Arows_empty_n       |   in|    1|     ap_fifo|         Arows|       pointer|
|Arows_read          |  out|    1|     ap_fifo|         Arows|       pointer|
|Bcols_dout          |   in|  128|     ap_fifo|         Bcols|       pointer|
|Bcols_empty_n       |   in|    1|     ap_fifo|         Bcols|       pointer|
|Bcols_read          |  out|    1|     ap_fifo|         Bcols|       pointer|
|ABpartial_i         |   in|  512|     ap_ovld|     ABpartial|       pointer|
|ABpartial_o         |  out|  512|     ap_ovld|     ABpartial|       pointer|
|ABpartial_o_ap_vld  |  out|    1|     ap_ovld|     ABpartial|       pointer|
|it                  |   in|   32|     ap_none|            it|        scalar|
+--------------------+-----+-----+------------+--------------+--------------+

