INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 09:08:12 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : example
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 Buffer_11/fifo/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Buffer_4/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.627ns (17.047%)  route 3.051ns (82.953%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=468, unset)          0.672     0.672    Buffer_11/fifo/clk
                         FDRE                                         r  Buffer_11/fifo/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 r  Buffer_11/fifo/Head_reg[0]/Q
                         net (fo=7, unplaced)         0.693     1.574    Buffer_11/fifo/Memory_reg_0_15_0_0/DPRA0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     1.727 r  Buffer_11/fifo/Memory_reg_0_15_0_0/DP/O
                         net (fo=5, unplaced)         0.368     2.095    phiC_1/oehb1/fifo_out
                         LUT5 (Prop_lut5_I4_O)        0.053     2.148 r  phiC_1/oehb1/array_RAM_fadd_32ns_32ns_32_10_full_dsp_1_U1_i_71/O
                         net (fo=1, unplaced)         0.310     2.458    phiC_1/oehb1/array_RAM_fadd_32ns_32ns_32_10_full_dsp_1_U1_i_71_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     2.511 r  phiC_1/oehb1/array_RAM_fadd_32ns_32ns_32_10_full_dsp_1_U1_i_67/O
                         net (fo=10, unplaced)        0.383     2.894    fcmp_10/buff/gen_assignements[7].other_assignments.regs_reg[7]_0
                         LUT4 (Prop_lut4_I1_O)        0.053     2.947 f  fcmp_10/buff/Tail[3]_i_4/O
                         net (fo=4, unplaced)         0.364     3.311    Buffer_9/fifo/Head_reg[0]_0
                         LUT6 (Prop_lut6_I1_O)        0.053     3.364 f  Buffer_9/fifo/data_reg[6]_i_6/O
                         net (fo=6, unplaced)         0.553     3.917    fork_3/generateBlocks[0].regblock/full_reg_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.053     3.970 r  fork_3/generateBlocks[0].regblock/data_reg[6]_i_1__1/O
                         net (fo=7, unplaced)         0.380     4.350    Buffer_4/tehb1/data_reg_reg[0]_3[0]
                         FDCE                                         r  Buffer_4/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=468, unset)          0.638     5.638    Buffer_4/tehb1/clk
                         FDCE                                         r  Buffer_4/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     5.304    Buffer_4/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.304    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  0.954    




