
pennyesc_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003140  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003200  08003200  00013200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800326c  0800326c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  0800326c  0800326c  0001326c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003274  08003274  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003274  08003274  00013274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003278  08003278  00013278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800327c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  2000000c  08003288  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  200001a0  08003288  000201a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f814  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f41  00000000  00000000  0002f88b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f10  00000000  00000000  000317d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000be0  00000000  00000000  000326e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001123a  00000000  00000000  000332c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012a85  00000000  00000000  000444fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006ad4f  00000000  00000000  00056f7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003764  00000000  00000000  000c1cd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  000c5434  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080031e8 	.word	0x080031e8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080031e8 	.word	0x080031e8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ae:	f000 fb9b 	bl	8000be8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b2:	f000 f813 	bl	80004dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004b6:	f000 f995 	bl	80007e4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004ba:	f000 f963 	bl	8000784 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80004be:	f000 f8c9 	bl	8000654 <MX_SPI1_Init>
  MX_I2C1_Init();
 80004c2:	f000 f881 	bl	80005c8 <MX_I2C1_Init>
  MX_TIM2_Init();
 80004c6:	f000 f8fd 	bl	80006c4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  int counter = 0;
 80004ca:	2300      	movs	r3, #0
 80004cc:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  counter++;
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	3301      	adds	r3, #1
 80004d2:	607b      	str	r3, [r7, #4]
	  HAL_Delay(100);
 80004d4:	2064      	movs	r0, #100	; 0x64
 80004d6:	f000 fbf7 	bl	8000cc8 <HAL_Delay>
	  counter++;
 80004da:	e7f8      	b.n	80004ce <main+0x26>

080004dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004dc:	b590      	push	{r4, r7, lr}
 80004de:	b099      	sub	sp, #100	; 0x64
 80004e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004e2:	242c      	movs	r4, #44	; 0x2c
 80004e4:	193b      	adds	r3, r7, r4
 80004e6:	0018      	movs	r0, r3
 80004e8:	2334      	movs	r3, #52	; 0x34
 80004ea:	001a      	movs	r2, r3
 80004ec:	2100      	movs	r1, #0
 80004ee:	f002 fe4f 	bl	8003190 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004f2:	2318      	movs	r3, #24
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	0018      	movs	r0, r3
 80004f8:	2314      	movs	r3, #20
 80004fa:	001a      	movs	r2, r3
 80004fc:	2100      	movs	r1, #0
 80004fe:	f002 fe47 	bl	8003190 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000502:	003b      	movs	r3, r7
 8000504:	0018      	movs	r0, r3
 8000506:	2318      	movs	r3, #24
 8000508:	001a      	movs	r2, r3
 800050a:	2100      	movs	r1, #0
 800050c:	f002 fe40 	bl	8003190 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000510:	4b2b      	ldr	r3, [pc, #172]	; (80005c0 <SystemClock_Config+0xe4>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	4a2b      	ldr	r2, [pc, #172]	; (80005c4 <SystemClock_Config+0xe8>)
 8000516:	401a      	ands	r2, r3
 8000518:	4b29      	ldr	r3, [pc, #164]	; (80005c0 <SystemClock_Config+0xe4>)
 800051a:	2180      	movs	r1, #128	; 0x80
 800051c:	0109      	lsls	r1, r1, #4
 800051e:	430a      	orrs	r2, r1
 8000520:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000522:	0021      	movs	r1, r4
 8000524:	187b      	adds	r3, r7, r1
 8000526:	2202      	movs	r2, #2
 8000528:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800052a:	187b      	adds	r3, r7, r1
 800052c:	2201      	movs	r2, #1
 800052e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000530:	187b      	adds	r3, r7, r1
 8000532:	2210      	movs	r2, #16
 8000534:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000536:	187b      	adds	r3, r7, r1
 8000538:	2202      	movs	r2, #2
 800053a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800053c:	187b      	adds	r3, r7, r1
 800053e:	2200      	movs	r2, #0
 8000540:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000542:	187b      	adds	r3, r7, r1
 8000544:	2280      	movs	r2, #128	; 0x80
 8000546:	02d2      	lsls	r2, r2, #11
 8000548:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800054a:	187b      	adds	r3, r7, r1
 800054c:	2280      	movs	r2, #128	; 0x80
 800054e:	03d2      	lsls	r2, r2, #15
 8000550:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000552:	187b      	adds	r3, r7, r1
 8000554:	0018      	movs	r0, r3
 8000556:	f000 ff59 	bl	800140c <HAL_RCC_OscConfig>
 800055a:	1e03      	subs	r3, r0, #0
 800055c:	d001      	beq.n	8000562 <SystemClock_Config+0x86>
  {
    Error_Handler();
 800055e:	f000 f9ad 	bl	80008bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000562:	2118      	movs	r1, #24
 8000564:	187b      	adds	r3, r7, r1
 8000566:	220f      	movs	r2, #15
 8000568:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800056a:	187b      	adds	r3, r7, r1
 800056c:	2203      	movs	r2, #3
 800056e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000570:	187b      	adds	r3, r7, r1
 8000572:	2200      	movs	r2, #0
 8000574:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000576:	187b      	adds	r3, r7, r1
 8000578:	2200      	movs	r2, #0
 800057a:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800057c:	187b      	adds	r3, r7, r1
 800057e:	2200      	movs	r2, #0
 8000580:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000582:	187b      	adds	r3, r7, r1
 8000584:	2101      	movs	r1, #1
 8000586:	0018      	movs	r0, r3
 8000588:	f001 fabc 	bl	8001b04 <HAL_RCC_ClockConfig>
 800058c:	1e03      	subs	r3, r0, #0
 800058e:	d001      	beq.n	8000594 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000590:	f000 f994 	bl	80008bc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8000594:	003b      	movs	r3, r7
 8000596:	220a      	movs	r2, #10
 8000598:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 800059a:	003b      	movs	r3, r7
 800059c:	2204      	movs	r2, #4
 800059e:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80005a0:	003b      	movs	r3, r7
 80005a2:	2200      	movs	r2, #0
 80005a4:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005a6:	003b      	movs	r3, r7
 80005a8:	0018      	movs	r0, r3
 80005aa:	f001 fccf 	bl	8001f4c <HAL_RCCEx_PeriphCLKConfig>
 80005ae:	1e03      	subs	r3, r0, #0
 80005b0:	d001      	beq.n	80005b6 <SystemClock_Config+0xda>
  {
    Error_Handler();
 80005b2:	f000 f983 	bl	80008bc <Error_Handler>
  }
}
 80005b6:	46c0      	nop			; (mov r8, r8)
 80005b8:	46bd      	mov	sp, r7
 80005ba:	b019      	add	sp, #100	; 0x64
 80005bc:	bd90      	pop	{r4, r7, pc}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	40007000 	.word	0x40007000
 80005c4:	ffffe7ff 	.word	0xffffe7ff

080005c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005cc:	4b1e      	ldr	r3, [pc, #120]	; (8000648 <MX_I2C1_Init+0x80>)
 80005ce:	4a1f      	ldr	r2, [pc, #124]	; (800064c <MX_I2C1_Init+0x84>)
 80005d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00100413;
 80005d2:	4b1d      	ldr	r3, [pc, #116]	; (8000648 <MX_I2C1_Init+0x80>)
 80005d4:	4a1e      	ldr	r2, [pc, #120]	; (8000650 <MX_I2C1_Init+0x88>)
 80005d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80005d8:	4b1b      	ldr	r3, [pc, #108]	; (8000648 <MX_I2C1_Init+0x80>)
 80005da:	2200      	movs	r2, #0
 80005dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005de:	4b1a      	ldr	r3, [pc, #104]	; (8000648 <MX_I2C1_Init+0x80>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005e4:	4b18      	ldr	r3, [pc, #96]	; (8000648 <MX_I2C1_Init+0x80>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80005ea:	4b17      	ldr	r3, [pc, #92]	; (8000648 <MX_I2C1_Init+0x80>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005f0:	4b15      	ldr	r3, [pc, #84]	; (8000648 <MX_I2C1_Init+0x80>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005f6:	4b14      	ldr	r3, [pc, #80]	; (8000648 <MX_I2C1_Init+0x80>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005fc:	4b12      	ldr	r3, [pc, #72]	; (8000648 <MX_I2C1_Init+0x80>)
 80005fe:	2200      	movs	r2, #0
 8000600:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000602:	4b11      	ldr	r3, [pc, #68]	; (8000648 <MX_I2C1_Init+0x80>)
 8000604:	0018      	movs	r0, r3
 8000606:	f000 fdbb 	bl	8001180 <HAL_I2C_Init>
 800060a:	1e03      	subs	r3, r0, #0
 800060c:	d001      	beq.n	8000612 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800060e:	f000 f955 	bl	80008bc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000612:	4b0d      	ldr	r3, [pc, #52]	; (8000648 <MX_I2C1_Init+0x80>)
 8000614:	2100      	movs	r1, #0
 8000616:	0018      	movs	r0, r3
 8000618:	f000 fe48 	bl	80012ac <HAL_I2CEx_ConfigAnalogFilter>
 800061c:	1e03      	subs	r3, r0, #0
 800061e:	d001      	beq.n	8000624 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000620:	f000 f94c 	bl	80008bc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000624:	4b08      	ldr	r3, [pc, #32]	; (8000648 <MX_I2C1_Init+0x80>)
 8000626:	2100      	movs	r1, #0
 8000628:	0018      	movs	r0, r3
 800062a:	f000 fe8b 	bl	8001344 <HAL_I2CEx_ConfigDigitalFilter>
 800062e:	1e03      	subs	r3, r0, #0
 8000630:	d001      	beq.n	8000636 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000632:	f000 f943 	bl	80008bc <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8000636:	2380      	movs	r3, #128	; 0x80
 8000638:	015b      	lsls	r3, r3, #5
 800063a:	0018      	movs	r0, r3
 800063c:	f000 fece 	bl	80013dc <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000640:	46c0      	nop			; (mov r8, r8)
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	46c0      	nop			; (mov r8, r8)
 8000648:	20000028 	.word	0x20000028
 800064c:	40005400 	.word	0x40005400
 8000650:	00100413 	.word	0x00100413

08000654 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000658:	4b18      	ldr	r3, [pc, #96]	; (80006bc <MX_SPI1_Init+0x68>)
 800065a:	4a19      	ldr	r2, [pc, #100]	; (80006c0 <MX_SPI1_Init+0x6c>)
 800065c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800065e:	4b17      	ldr	r3, [pc, #92]	; (80006bc <MX_SPI1_Init+0x68>)
 8000660:	2282      	movs	r2, #130	; 0x82
 8000662:	0052      	lsls	r2, r2, #1
 8000664:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000666:	4b15      	ldr	r3, [pc, #84]	; (80006bc <MX_SPI1_Init+0x68>)
 8000668:	2200      	movs	r2, #0
 800066a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800066c:	4b13      	ldr	r3, [pc, #76]	; (80006bc <MX_SPI1_Init+0x68>)
 800066e:	2280      	movs	r2, #128	; 0x80
 8000670:	0112      	lsls	r2, r2, #4
 8000672:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000674:	4b11      	ldr	r3, [pc, #68]	; (80006bc <MX_SPI1_Init+0x68>)
 8000676:	2200      	movs	r2, #0
 8000678:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800067a:	4b10      	ldr	r3, [pc, #64]	; (80006bc <MX_SPI1_Init+0x68>)
 800067c:	2201      	movs	r2, #1
 800067e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000680:	4b0e      	ldr	r3, [pc, #56]	; (80006bc <MX_SPI1_Init+0x68>)
 8000682:	2280      	movs	r2, #128	; 0x80
 8000684:	02d2      	lsls	r2, r2, #11
 8000686:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000688:	4b0c      	ldr	r3, [pc, #48]	; (80006bc <MX_SPI1_Init+0x68>)
 800068a:	2210      	movs	r2, #16
 800068c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800068e:	4b0b      	ldr	r3, [pc, #44]	; (80006bc <MX_SPI1_Init+0x68>)
 8000690:	2200      	movs	r2, #0
 8000692:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000694:	4b09      	ldr	r3, [pc, #36]	; (80006bc <MX_SPI1_Init+0x68>)
 8000696:	2200      	movs	r2, #0
 8000698:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800069a:	4b08      	ldr	r3, [pc, #32]	; (80006bc <MX_SPI1_Init+0x68>)
 800069c:	2200      	movs	r2, #0
 800069e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80006a0:	4b06      	ldr	r3, [pc, #24]	; (80006bc <MX_SPI1_Init+0x68>)
 80006a2:	2207      	movs	r2, #7
 80006a4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006a6:	4b05      	ldr	r3, [pc, #20]	; (80006bc <MX_SPI1_Init+0x68>)
 80006a8:	0018      	movs	r0, r3
 80006aa:	f001 fd7b 	bl	80021a4 <HAL_SPI_Init>
 80006ae:	1e03      	subs	r3, r0, #0
 80006b0:	d001      	beq.n	80006b6 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80006b2:	f000 f903 	bl	80008bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80006b6:	46c0      	nop			; (mov r8, r8)
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	2000007c 	.word	0x2000007c
 80006c0:	40013000 	.word	0x40013000

080006c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b086      	sub	sp, #24
 80006c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006ca:	2310      	movs	r3, #16
 80006cc:	18fb      	adds	r3, r7, r3
 80006ce:	0018      	movs	r0, r3
 80006d0:	2308      	movs	r3, #8
 80006d2:	001a      	movs	r2, r3
 80006d4:	2100      	movs	r1, #0
 80006d6:	f002 fd5b 	bl	8003190 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006da:	003b      	movs	r3, r7
 80006dc:	0018      	movs	r0, r3
 80006de:	2310      	movs	r3, #16
 80006e0:	001a      	movs	r2, r3
 80006e2:	2100      	movs	r1, #0
 80006e4:	f002 fd54 	bl	8003190 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006e8:	4b24      	ldr	r3, [pc, #144]	; (800077c <MX_TIM2_Init+0xb8>)
 80006ea:	2280      	movs	r2, #128	; 0x80
 80006ec:	05d2      	lsls	r2, r2, #23
 80006ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80006f0:	4b22      	ldr	r3, [pc, #136]	; (800077c <MX_TIM2_Init+0xb8>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006f6:	4b21      	ldr	r3, [pc, #132]	; (800077c <MX_TIM2_Init+0xb8>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 799;
 80006fc:	4b1f      	ldr	r3, [pc, #124]	; (800077c <MX_TIM2_Init+0xb8>)
 80006fe:	4a20      	ldr	r2, [pc, #128]	; (8000780 <MX_TIM2_Init+0xbc>)
 8000700:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000702:	4b1e      	ldr	r3, [pc, #120]	; (800077c <MX_TIM2_Init+0xb8>)
 8000704:	2200      	movs	r2, #0
 8000706:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000708:	4b1c      	ldr	r3, [pc, #112]	; (800077c <MX_TIM2_Init+0xb8>)
 800070a:	2200      	movs	r2, #0
 800070c:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800070e:	4b1b      	ldr	r3, [pc, #108]	; (800077c <MX_TIM2_Init+0xb8>)
 8000710:	0018      	movs	r0, r3
 8000712:	f001 fdd0 	bl	80022b6 <HAL_TIM_PWM_Init>
 8000716:	1e03      	subs	r3, r0, #0
 8000718:	d001      	beq.n	800071e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800071a:	f000 f8cf 	bl	80008bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800071e:	2110      	movs	r1, #16
 8000720:	187b      	adds	r3, r7, r1
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000726:	187b      	adds	r3, r7, r1
 8000728:	2200      	movs	r2, #0
 800072a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800072c:	187a      	adds	r2, r7, r1
 800072e:	4b13      	ldr	r3, [pc, #76]	; (800077c <MX_TIM2_Init+0xb8>)
 8000730:	0011      	movs	r1, r2
 8000732:	0018      	movs	r0, r3
 8000734:	f002 f814 	bl	8002760 <HAL_TIMEx_MasterConfigSynchronization>
 8000738:	1e03      	subs	r3, r0, #0
 800073a:	d001      	beq.n	8000740 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 800073c:	f000 f8be 	bl	80008bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000740:	003b      	movs	r3, r7
 8000742:	2260      	movs	r2, #96	; 0x60
 8000744:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000746:	003b      	movs	r3, r7
 8000748:	2200      	movs	r2, #0
 800074a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800074c:	003b      	movs	r3, r7
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000752:	003b      	movs	r3, r7
 8000754:	2200      	movs	r2, #0
 8000756:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000758:	0039      	movs	r1, r7
 800075a:	4b08      	ldr	r3, [pc, #32]	; (800077c <MX_TIM2_Init+0xb8>)
 800075c:	220c      	movs	r2, #12
 800075e:	0018      	movs	r0, r3
 8000760:	f001 fdea 	bl	8002338 <HAL_TIM_PWM_ConfigChannel>
 8000764:	1e03      	subs	r3, r0, #0
 8000766:	d001      	beq.n	800076c <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8000768:	f000 f8a8 	bl	80008bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800076c:	4b03      	ldr	r3, [pc, #12]	; (800077c <MX_TIM2_Init+0xb8>)
 800076e:	0018      	movs	r0, r3
 8000770:	f000 f95c 	bl	8000a2c <HAL_TIM_MspPostInit>

}
 8000774:	46c0      	nop			; (mov r8, r8)
 8000776:	46bd      	mov	sp, r7
 8000778:	b006      	add	sp, #24
 800077a:	bd80      	pop	{r7, pc}
 800077c:	200000d4 	.word	0x200000d4
 8000780:	0000031f 	.word	0x0000031f

08000784 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000788:	4b14      	ldr	r3, [pc, #80]	; (80007dc <MX_USART2_UART_Init+0x58>)
 800078a:	4a15      	ldr	r2, [pc, #84]	; (80007e0 <MX_USART2_UART_Init+0x5c>)
 800078c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 800078e:	4b13      	ldr	r3, [pc, #76]	; (80007dc <MX_USART2_UART_Init+0x58>)
 8000790:	22e1      	movs	r2, #225	; 0xe1
 8000792:	0312      	lsls	r2, r2, #12
 8000794:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000796:	4b11      	ldr	r3, [pc, #68]	; (80007dc <MX_USART2_UART_Init+0x58>)
 8000798:	2200      	movs	r2, #0
 800079a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800079c:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <MX_USART2_UART_Init+0x58>)
 800079e:	2200      	movs	r2, #0
 80007a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007a2:	4b0e      	ldr	r3, [pc, #56]	; (80007dc <MX_USART2_UART_Init+0x58>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007a8:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <MX_USART2_UART_Init+0x58>)
 80007aa:	220c      	movs	r2, #12
 80007ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ae:	4b0b      	ldr	r3, [pc, #44]	; (80007dc <MX_USART2_UART_Init+0x58>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007b4:	4b09      	ldr	r3, [pc, #36]	; (80007dc <MX_USART2_UART_Init+0x58>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ba:	4b08      	ldr	r3, [pc, #32]	; (80007dc <MX_USART2_UART_Init+0x58>)
 80007bc:	2200      	movs	r2, #0
 80007be:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007c0:	4b06      	ldr	r3, [pc, #24]	; (80007dc <MX_USART2_UART_Init+0x58>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007c6:	4b05      	ldr	r3, [pc, #20]	; (80007dc <MX_USART2_UART_Init+0x58>)
 80007c8:	0018      	movs	r0, r3
 80007ca:	f002 f819 	bl	8002800 <HAL_UART_Init>
 80007ce:	1e03      	subs	r3, r0, #0
 80007d0:	d001      	beq.n	80007d6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007d2:	f000 f873 	bl	80008bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007d6:	46c0      	nop			; (mov r8, r8)
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	20000114 	.word	0x20000114
 80007e0:	40004400 	.word	0x40004400

080007e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e4:	b590      	push	{r4, r7, lr}
 80007e6:	b089      	sub	sp, #36	; 0x24
 80007e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ea:	240c      	movs	r4, #12
 80007ec:	193b      	adds	r3, r7, r4
 80007ee:	0018      	movs	r0, r3
 80007f0:	2314      	movs	r3, #20
 80007f2:	001a      	movs	r2, r3
 80007f4:	2100      	movs	r1, #0
 80007f6:	f002 fccb 	bl	8003190 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fa:	4b2e      	ldr	r3, [pc, #184]	; (80008b4 <MX_GPIO_Init+0xd0>)
 80007fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007fe:	4b2d      	ldr	r3, [pc, #180]	; (80008b4 <MX_GPIO_Init+0xd0>)
 8000800:	2104      	movs	r1, #4
 8000802:	430a      	orrs	r2, r1
 8000804:	62da      	str	r2, [r3, #44]	; 0x2c
 8000806:	4b2b      	ldr	r3, [pc, #172]	; (80008b4 <MX_GPIO_Init+0xd0>)
 8000808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800080a:	2204      	movs	r2, #4
 800080c:	4013      	ands	r3, r2
 800080e:	60bb      	str	r3, [r7, #8]
 8000810:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000812:	4b28      	ldr	r3, [pc, #160]	; (80008b4 <MX_GPIO_Init+0xd0>)
 8000814:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000816:	4b27      	ldr	r3, [pc, #156]	; (80008b4 <MX_GPIO_Init+0xd0>)
 8000818:	2101      	movs	r1, #1
 800081a:	430a      	orrs	r2, r1
 800081c:	62da      	str	r2, [r3, #44]	; 0x2c
 800081e:	4b25      	ldr	r3, [pc, #148]	; (80008b4 <MX_GPIO_Init+0xd0>)
 8000820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000822:	2201      	movs	r2, #1
 8000824:	4013      	ands	r3, r2
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082a:	4b22      	ldr	r3, [pc, #136]	; (80008b4 <MX_GPIO_Init+0xd0>)
 800082c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800082e:	4b21      	ldr	r3, [pc, #132]	; (80008b4 <MX_GPIO_Init+0xd0>)
 8000830:	2102      	movs	r1, #2
 8000832:	430a      	orrs	r2, r1
 8000834:	62da      	str	r2, [r3, #44]	; 0x2c
 8000836:	4b1f      	ldr	r3, [pc, #124]	; (80008b4 <MX_GPIO_Init+0xd0>)
 8000838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800083a:	2202      	movs	r2, #2
 800083c:	4013      	ands	r3, r2
 800083e:	603b      	str	r3, [r7, #0]
 8000840:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000842:	23c0      	movs	r3, #192	; 0xc0
 8000844:	021b      	lsls	r3, r3, #8
 8000846:	481c      	ldr	r0, [pc, #112]	; (80008b8 <MX_GPIO_Init+0xd4>)
 8000848:	2200      	movs	r2, #0
 800084a:	0019      	movs	r1, r3
 800084c:	f000 fc7a 	bl	8001144 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000850:	23a0      	movs	r3, #160	; 0xa0
 8000852:	05db      	lsls	r3, r3, #23
 8000854:	2200      	movs	r2, #0
 8000856:	2103      	movs	r1, #3
 8000858:	0018      	movs	r0, r3
 800085a:	f000 fc73 	bl	8001144 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800085e:	193b      	adds	r3, r7, r4
 8000860:	22c0      	movs	r2, #192	; 0xc0
 8000862:	0212      	lsls	r2, r2, #8
 8000864:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000866:	193b      	adds	r3, r7, r4
 8000868:	2201      	movs	r2, #1
 800086a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086c:	193b      	adds	r3, r7, r4
 800086e:	2200      	movs	r2, #0
 8000870:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000872:	193b      	adds	r3, r7, r4
 8000874:	2200      	movs	r2, #0
 8000876:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000878:	193b      	adds	r3, r7, r4
 800087a:	4a0f      	ldr	r2, [pc, #60]	; (80008b8 <MX_GPIO_Init+0xd4>)
 800087c:	0019      	movs	r1, r3
 800087e:	0010      	movs	r0, r2
 8000880:	f000 fafa 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000884:	0021      	movs	r1, r4
 8000886:	187b      	adds	r3, r7, r1
 8000888:	2203      	movs	r2, #3
 800088a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800088c:	187b      	adds	r3, r7, r1
 800088e:	2201      	movs	r2, #1
 8000890:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000892:	187b      	adds	r3, r7, r1
 8000894:	2200      	movs	r2, #0
 8000896:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000898:	187b      	adds	r3, r7, r1
 800089a:	2200      	movs	r2, #0
 800089c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089e:	187a      	adds	r2, r7, r1
 80008a0:	23a0      	movs	r3, #160	; 0xa0
 80008a2:	05db      	lsls	r3, r3, #23
 80008a4:	0011      	movs	r1, r2
 80008a6:	0018      	movs	r0, r3
 80008a8:	f000 fae6 	bl	8000e78 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008ac:	46c0      	nop			; (mov r8, r8)
 80008ae:	46bd      	mov	sp, r7
 80008b0:	b009      	add	sp, #36	; 0x24
 80008b2:	bd90      	pop	{r4, r7, pc}
 80008b4:	40021000 	.word	0x40021000
 80008b8:	50000800 	.word	0x50000800

080008bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c0:	b672      	cpsid	i
}
 80008c2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008c4:	e7fe      	b.n	80008c4 <Error_Handler+0x8>
	...

080008c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008cc:	4b07      	ldr	r3, [pc, #28]	; (80008ec <HAL_MspInit+0x24>)
 80008ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008d0:	4b06      	ldr	r3, [pc, #24]	; (80008ec <HAL_MspInit+0x24>)
 80008d2:	2101      	movs	r1, #1
 80008d4:	430a      	orrs	r2, r1
 80008d6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d8:	4b04      	ldr	r3, [pc, #16]	; (80008ec <HAL_MspInit+0x24>)
 80008da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008dc:	4b03      	ldr	r3, [pc, #12]	; (80008ec <HAL_MspInit+0x24>)
 80008de:	2180      	movs	r1, #128	; 0x80
 80008e0:	0549      	lsls	r1, r1, #21
 80008e2:	430a      	orrs	r2, r1
 80008e4:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	40021000 	.word	0x40021000

080008f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80008f0:	b590      	push	{r4, r7, lr}
 80008f2:	b089      	sub	sp, #36	; 0x24
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f8:	240c      	movs	r4, #12
 80008fa:	193b      	adds	r3, r7, r4
 80008fc:	0018      	movs	r0, r3
 80008fe:	2314      	movs	r3, #20
 8000900:	001a      	movs	r2, r3
 8000902:	2100      	movs	r1, #0
 8000904:	f002 fc44 	bl	8003190 <memset>
  if(hi2c->Instance==I2C1)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a17      	ldr	r2, [pc, #92]	; (800096c <HAL_I2C_MspInit+0x7c>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d128      	bne.n	8000964 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000912:	4b17      	ldr	r3, [pc, #92]	; (8000970 <HAL_I2C_MspInit+0x80>)
 8000914:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000916:	4b16      	ldr	r3, [pc, #88]	; (8000970 <HAL_I2C_MspInit+0x80>)
 8000918:	2102      	movs	r1, #2
 800091a:	430a      	orrs	r2, r1
 800091c:	62da      	str	r2, [r3, #44]	; 0x2c
 800091e:	4b14      	ldr	r3, [pc, #80]	; (8000970 <HAL_I2C_MspInit+0x80>)
 8000920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000922:	2202      	movs	r2, #2
 8000924:	4013      	ands	r3, r2
 8000926:	60bb      	str	r3, [r7, #8]
 8000928:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800092a:	0021      	movs	r1, r4
 800092c:	187b      	adds	r3, r7, r1
 800092e:	22c0      	movs	r2, #192	; 0xc0
 8000930:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000932:	187b      	adds	r3, r7, r1
 8000934:	2212      	movs	r2, #18
 8000936:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000938:	187b      	adds	r3, r7, r1
 800093a:	2200      	movs	r2, #0
 800093c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800093e:	187b      	adds	r3, r7, r1
 8000940:	2203      	movs	r2, #3
 8000942:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000944:	187b      	adds	r3, r7, r1
 8000946:	2201      	movs	r2, #1
 8000948:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800094a:	187b      	adds	r3, r7, r1
 800094c:	4a09      	ldr	r2, [pc, #36]	; (8000974 <HAL_I2C_MspInit+0x84>)
 800094e:	0019      	movs	r1, r3
 8000950:	0010      	movs	r0, r2
 8000952:	f000 fa91 	bl	8000e78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000956:	4b06      	ldr	r3, [pc, #24]	; (8000970 <HAL_I2C_MspInit+0x80>)
 8000958:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800095a:	4b05      	ldr	r3, [pc, #20]	; (8000970 <HAL_I2C_MspInit+0x80>)
 800095c:	2180      	movs	r1, #128	; 0x80
 800095e:	0389      	lsls	r1, r1, #14
 8000960:	430a      	orrs	r2, r1
 8000962:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000964:	46c0      	nop			; (mov r8, r8)
 8000966:	46bd      	mov	sp, r7
 8000968:	b009      	add	sp, #36	; 0x24
 800096a:	bd90      	pop	{r4, r7, pc}
 800096c:	40005400 	.word	0x40005400
 8000970:	40021000 	.word	0x40021000
 8000974:	50000400 	.word	0x50000400

08000978 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000978:	b590      	push	{r4, r7, lr}
 800097a:	b089      	sub	sp, #36	; 0x24
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000980:	240c      	movs	r4, #12
 8000982:	193b      	adds	r3, r7, r4
 8000984:	0018      	movs	r0, r3
 8000986:	2314      	movs	r3, #20
 8000988:	001a      	movs	r2, r3
 800098a:	2100      	movs	r1, #0
 800098c:	f002 fc00 	bl	8003190 <memset>
  if(hspi->Instance==SPI1)
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a18      	ldr	r2, [pc, #96]	; (80009f8 <HAL_SPI_MspInit+0x80>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d129      	bne.n	80009ee <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800099a:	4b18      	ldr	r3, [pc, #96]	; (80009fc <HAL_SPI_MspInit+0x84>)
 800099c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800099e:	4b17      	ldr	r3, [pc, #92]	; (80009fc <HAL_SPI_MspInit+0x84>)
 80009a0:	2180      	movs	r1, #128	; 0x80
 80009a2:	0149      	lsls	r1, r1, #5
 80009a4:	430a      	orrs	r2, r1
 80009a6:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a8:	4b14      	ldr	r3, [pc, #80]	; (80009fc <HAL_SPI_MspInit+0x84>)
 80009aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009ac:	4b13      	ldr	r3, [pc, #76]	; (80009fc <HAL_SPI_MspInit+0x84>)
 80009ae:	2101      	movs	r1, #1
 80009b0:	430a      	orrs	r2, r1
 80009b2:	62da      	str	r2, [r3, #44]	; 0x2c
 80009b4:	4b11      	ldr	r3, [pc, #68]	; (80009fc <HAL_SPI_MspInit+0x84>)
 80009b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009b8:	2201      	movs	r2, #1
 80009ba:	4013      	ands	r3, r2
 80009bc:	60bb      	str	r3, [r7, #8]
 80009be:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80009c0:	0021      	movs	r1, r4
 80009c2:	187b      	adds	r3, r7, r1
 80009c4:	22f0      	movs	r2, #240	; 0xf0
 80009c6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c8:	187b      	adds	r3, r7, r1
 80009ca:	2202      	movs	r2, #2
 80009cc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	187b      	adds	r3, r7, r1
 80009d0:	2200      	movs	r2, #0
 80009d2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009d4:	187b      	adds	r3, r7, r1
 80009d6:	2203      	movs	r2, #3
 80009d8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80009da:	187b      	adds	r3, r7, r1
 80009dc:	2200      	movs	r2, #0
 80009de:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e0:	187a      	adds	r2, r7, r1
 80009e2:	23a0      	movs	r3, #160	; 0xa0
 80009e4:	05db      	lsls	r3, r3, #23
 80009e6:	0011      	movs	r1, r2
 80009e8:	0018      	movs	r0, r3
 80009ea:	f000 fa45 	bl	8000e78 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80009ee:	46c0      	nop			; (mov r8, r8)
 80009f0:	46bd      	mov	sp, r7
 80009f2:	b009      	add	sp, #36	; 0x24
 80009f4:	bd90      	pop	{r4, r7, pc}
 80009f6:	46c0      	nop			; (mov r8, r8)
 80009f8:	40013000 	.word	0x40013000
 80009fc:	40021000 	.word	0x40021000

08000a00 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681a      	ldr	r2, [r3, #0]
 8000a0c:	2380      	movs	r3, #128	; 0x80
 8000a0e:	05db      	lsls	r3, r3, #23
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d105      	bne.n	8000a20 <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a14:	4b04      	ldr	r3, [pc, #16]	; (8000a28 <HAL_TIM_PWM_MspInit+0x28>)
 8000a16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a18:	4b03      	ldr	r3, [pc, #12]	; (8000a28 <HAL_TIM_PWM_MspInit+0x28>)
 8000a1a:	2101      	movs	r1, #1
 8000a1c:	430a      	orrs	r2, r1
 8000a1e:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000a20:	46c0      	nop			; (mov r8, r8)
 8000a22:	46bd      	mov	sp, r7
 8000a24:	b002      	add	sp, #8
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40021000 	.word	0x40021000

08000a2c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a2c:	b590      	push	{r4, r7, lr}
 8000a2e:	b089      	sub	sp, #36	; 0x24
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a34:	240c      	movs	r4, #12
 8000a36:	193b      	adds	r3, r7, r4
 8000a38:	0018      	movs	r0, r3
 8000a3a:	2314      	movs	r3, #20
 8000a3c:	001a      	movs	r2, r3
 8000a3e:	2100      	movs	r1, #0
 8000a40:	f002 fba6 	bl	8003190 <memset>
  if(htim->Instance==TIM2)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	2380      	movs	r3, #128	; 0x80
 8000a4a:	05db      	lsls	r3, r3, #23
 8000a4c:	429a      	cmp	r2, r3
 8000a4e:	d121      	bne.n	8000a94 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a50:	4b12      	ldr	r3, [pc, #72]	; (8000a9c <HAL_TIM_MspPostInit+0x70>)
 8000a52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a54:	4b11      	ldr	r3, [pc, #68]	; (8000a9c <HAL_TIM_MspPostInit+0x70>)
 8000a56:	2102      	movs	r1, #2
 8000a58:	430a      	orrs	r2, r1
 8000a5a:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a5c:	4b0f      	ldr	r3, [pc, #60]	; (8000a9c <HAL_TIM_MspPostInit+0x70>)
 8000a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a60:	2202      	movs	r2, #2
 8000a62:	4013      	ands	r3, r2
 8000a64:	60bb      	str	r3, [r7, #8]
 8000a66:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB1     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000a68:	0021      	movs	r1, r4
 8000a6a:	187b      	adds	r3, r7, r1
 8000a6c:	2202      	movs	r2, #2
 8000a6e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a70:	187b      	adds	r3, r7, r1
 8000a72:	2202      	movs	r2, #2
 8000a74:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	187b      	adds	r3, r7, r1
 8000a78:	2200      	movs	r2, #0
 8000a7a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7c:	187b      	adds	r3, r7, r1
 8000a7e:	2200      	movs	r2, #0
 8000a80:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 8000a82:	187b      	adds	r3, r7, r1
 8000a84:	2205      	movs	r2, #5
 8000a86:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a88:	187b      	adds	r3, r7, r1
 8000a8a:	4a05      	ldr	r2, [pc, #20]	; (8000aa0 <HAL_TIM_MspPostInit+0x74>)
 8000a8c:	0019      	movs	r1, r3
 8000a8e:	0010      	movs	r0, r2
 8000a90:	f000 f9f2 	bl	8000e78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000a94:	46c0      	nop			; (mov r8, r8)
 8000a96:	46bd      	mov	sp, r7
 8000a98:	b009      	add	sp, #36	; 0x24
 8000a9a:	bd90      	pop	{r4, r7, pc}
 8000a9c:	40021000 	.word	0x40021000
 8000aa0:	50000400 	.word	0x50000400

08000aa4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000aa4:	b590      	push	{r4, r7, lr}
 8000aa6:	b089      	sub	sp, #36	; 0x24
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aac:	240c      	movs	r4, #12
 8000aae:	193b      	adds	r3, r7, r4
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	2314      	movs	r3, #20
 8000ab4:	001a      	movs	r2, r3
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	f002 fb6a 	bl	8003190 <memset>
  if(huart->Instance==USART2)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a18      	ldr	r2, [pc, #96]	; (8000b24 <HAL_UART_MspInit+0x80>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d12a      	bne.n	8000b1c <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ac6:	4b18      	ldr	r3, [pc, #96]	; (8000b28 <HAL_UART_MspInit+0x84>)
 8000ac8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000aca:	4b17      	ldr	r3, [pc, #92]	; (8000b28 <HAL_UART_MspInit+0x84>)
 8000acc:	2180      	movs	r1, #128	; 0x80
 8000ace:	0289      	lsls	r1, r1, #10
 8000ad0:	430a      	orrs	r2, r1
 8000ad2:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad4:	4b14      	ldr	r3, [pc, #80]	; (8000b28 <HAL_UART_MspInit+0x84>)
 8000ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ad8:	4b13      	ldr	r3, [pc, #76]	; (8000b28 <HAL_UART_MspInit+0x84>)
 8000ada:	2101      	movs	r1, #1
 8000adc:	430a      	orrs	r2, r1
 8000ade:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ae0:	4b11      	ldr	r3, [pc, #68]	; (8000b28 <HAL_UART_MspInit+0x84>)
 8000ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	60bb      	str	r3, [r7, #8]
 8000aea:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA9     ------> USART2_TX
    PA10     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000aec:	193b      	adds	r3, r7, r4
 8000aee:	22c0      	movs	r2, #192	; 0xc0
 8000af0:	00d2      	lsls	r2, r2, #3
 8000af2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af4:	0021      	movs	r1, r4
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	2202      	movs	r2, #2
 8000afa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afc:	187b      	adds	r3, r7, r1
 8000afe:	2200      	movs	r2, #0
 8000b00:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b02:	187b      	adds	r3, r7, r1
 8000b04:	2203      	movs	r2, #3
 8000b06:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000b08:	187b      	adds	r3, r7, r1
 8000b0a:	2204      	movs	r2, #4
 8000b0c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b0e:	187a      	adds	r2, r7, r1
 8000b10:	23a0      	movs	r3, #160	; 0xa0
 8000b12:	05db      	lsls	r3, r3, #23
 8000b14:	0011      	movs	r1, r2
 8000b16:	0018      	movs	r0, r3
 8000b18:	f000 f9ae 	bl	8000e78 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b1c:	46c0      	nop			; (mov r8, r8)
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	b009      	add	sp, #36	; 0x24
 8000b22:	bd90      	pop	{r4, r7, pc}
 8000b24:	40004400 	.word	0x40004400
 8000b28:	40021000 	.word	0x40021000

08000b2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b30:	e7fe      	b.n	8000b30 <NMI_Handler+0x4>

08000b32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b32:	b580      	push	{r7, lr}
 8000b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b36:	e7fe      	b.n	8000b36 <HardFault_Handler+0x4>

08000b38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b3c:	46c0      	nop			; (mov r8, r8)
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}

08000b42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b42:	b580      	push	{r7, lr}
 8000b44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b50:	f000 f89e 	bl	8000c90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b54:	46c0      	nop			; (mov r8, r8)
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}

08000b5a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b5a:	b580      	push	{r7, lr}
 8000b5c:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b5e:	46c0      	nop			; (mov r8, r8)
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}

08000b64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000b64:	4813      	ldr	r0, [pc, #76]	; (8000bb4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000b66:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b68:	f7ff fff7 	bl	8000b5a <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000b6c:	4812      	ldr	r0, [pc, #72]	; (8000bb8 <LoopForever+0x6>)
    LDR R1, [R0]
 8000b6e:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000b70:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000b72:	4a12      	ldr	r2, [pc, #72]	; (8000bbc <LoopForever+0xa>)
    CMP R1, R2
 8000b74:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000b76:	d105      	bne.n	8000b84 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000b78:	4811      	ldr	r0, [pc, #68]	; (8000bc0 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000b7a:	4912      	ldr	r1, [pc, #72]	; (8000bc4 <LoopForever+0x12>)
    STR R1, [R0]
 8000b7c:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000b7e:	4812      	ldr	r0, [pc, #72]	; (8000bc8 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000b80:	4912      	ldr	r1, [pc, #72]	; (8000bcc <LoopForever+0x1a>)
    STR R1, [R0]
 8000b82:	6001      	str	r1, [r0, #0]

08000b84 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b84:	4812      	ldr	r0, [pc, #72]	; (8000bd0 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000b86:	4913      	ldr	r1, [pc, #76]	; (8000bd4 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000b88:	4a13      	ldr	r2, [pc, #76]	; (8000bd8 <LoopForever+0x26>)
  movs r3, #0
 8000b8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b8c:	e002      	b.n	8000b94 <LoopCopyDataInit>

08000b8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b92:	3304      	adds	r3, #4

08000b94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b98:	d3f9      	bcc.n	8000b8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b9a:	4a10      	ldr	r2, [pc, #64]	; (8000bdc <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000b9c:	4c10      	ldr	r4, [pc, #64]	; (8000be0 <LoopForever+0x2e>)
  movs r3, #0
 8000b9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ba0:	e001      	b.n	8000ba6 <LoopFillZerobss>

08000ba2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ba2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ba4:	3204      	adds	r2, #4

08000ba6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ba6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ba8:	d3fb      	bcc.n	8000ba2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000baa:	f002 faf9 	bl	80031a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bae:	f7ff fc7b 	bl	80004a8 <main>

08000bb2 <LoopForever>:

LoopForever:
    b LoopForever
 8000bb2:	e7fe      	b.n	8000bb2 <LoopForever>
   ldr   r0, =_estack
 8000bb4:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 8000bb8:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000bbc:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000bc0:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8000bc4:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000bc8:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000bcc:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000bd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bd4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000bd8:	0800327c 	.word	0x0800327c
  ldr r2, =_sbss
 8000bdc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000be0:	200001a0 	.word	0x200001a0

08000be4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000be4:	e7fe      	b.n	8000be4 <ADC1_COMP_IRQHandler>
	...

08000be8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bee:	1dfb      	adds	r3, r7, #7
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000bf4:	4b0b      	ldr	r3, [pc, #44]	; (8000c24 <HAL_Init+0x3c>)
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	4b0a      	ldr	r3, [pc, #40]	; (8000c24 <HAL_Init+0x3c>)
 8000bfa:	2140      	movs	r1, #64	; 0x40
 8000bfc:	430a      	orrs	r2, r1
 8000bfe:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c00:	2003      	movs	r0, #3
 8000c02:	f000 f811 	bl	8000c28 <HAL_InitTick>
 8000c06:	1e03      	subs	r3, r0, #0
 8000c08:	d003      	beq.n	8000c12 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000c0a:	1dfb      	adds	r3, r7, #7
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	701a      	strb	r2, [r3, #0]
 8000c10:	e001      	b.n	8000c16 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c12:	f7ff fe59 	bl	80008c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c16:	1dfb      	adds	r3, r7, #7
 8000c18:	781b      	ldrb	r3, [r3, #0]
}
 8000c1a:	0018      	movs	r0, r3
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	b002      	add	sp, #8
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	46c0      	nop			; (mov r8, r8)
 8000c24:	40022000 	.word	0x40022000

08000c28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c28:	b590      	push	{r4, r7, lr}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c30:	4b14      	ldr	r3, [pc, #80]	; (8000c84 <HAL_InitTick+0x5c>)
 8000c32:	681c      	ldr	r4, [r3, #0]
 8000c34:	4b14      	ldr	r3, [pc, #80]	; (8000c88 <HAL_InitTick+0x60>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	0019      	movs	r1, r3
 8000c3a:	23fa      	movs	r3, #250	; 0xfa
 8000c3c:	0098      	lsls	r0, r3, #2
 8000c3e:	f7ff fa63 	bl	8000108 <__udivsi3>
 8000c42:	0003      	movs	r3, r0
 8000c44:	0019      	movs	r1, r3
 8000c46:	0020      	movs	r0, r4
 8000c48:	f7ff fa5e 	bl	8000108 <__udivsi3>
 8000c4c:	0003      	movs	r3, r0
 8000c4e:	0018      	movs	r0, r3
 8000c50:	f000 f905 	bl	8000e5e <HAL_SYSTICK_Config>
 8000c54:	1e03      	subs	r3, r0, #0
 8000c56:	d001      	beq.n	8000c5c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	e00f      	b.n	8000c7c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2b03      	cmp	r3, #3
 8000c60:	d80b      	bhi.n	8000c7a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c62:	6879      	ldr	r1, [r7, #4]
 8000c64:	2301      	movs	r3, #1
 8000c66:	425b      	negs	r3, r3
 8000c68:	2200      	movs	r2, #0
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	f000 f8e2 	bl	8000e34 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c70:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <HAL_InitTick+0x64>)
 8000c72:	687a      	ldr	r2, [r7, #4]
 8000c74:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c76:	2300      	movs	r3, #0
 8000c78:	e000      	b.n	8000c7c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c7a:	2301      	movs	r3, #1
}
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	b003      	add	sp, #12
 8000c82:	bd90      	pop	{r4, r7, pc}
 8000c84:	20000000 	.word	0x20000000
 8000c88:	20000008 	.word	0x20000008
 8000c8c:	20000004 	.word	0x20000004

08000c90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c94:	4b05      	ldr	r3, [pc, #20]	; (8000cac <HAL_IncTick+0x1c>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	001a      	movs	r2, r3
 8000c9a:	4b05      	ldr	r3, [pc, #20]	; (8000cb0 <HAL_IncTick+0x20>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	18d2      	adds	r2, r2, r3
 8000ca0:	4b03      	ldr	r3, [pc, #12]	; (8000cb0 <HAL_IncTick+0x20>)
 8000ca2:	601a      	str	r2, [r3, #0]
}
 8000ca4:	46c0      	nop			; (mov r8, r8)
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	46c0      	nop			; (mov r8, r8)
 8000cac:	20000008 	.word	0x20000008
 8000cb0:	2000019c 	.word	0x2000019c

08000cb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cb8:	4b02      	ldr	r3, [pc, #8]	; (8000cc4 <HAL_GetTick+0x10>)
 8000cba:	681b      	ldr	r3, [r3, #0]
}
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	46c0      	nop			; (mov r8, r8)
 8000cc4:	2000019c 	.word	0x2000019c

08000cc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cd0:	f7ff fff0 	bl	8000cb4 <HAL_GetTick>
 8000cd4:	0003      	movs	r3, r0
 8000cd6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	3301      	adds	r3, #1
 8000ce0:	d005      	beq.n	8000cee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ce2:	4b0a      	ldr	r3, [pc, #40]	; (8000d0c <HAL_Delay+0x44>)
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	001a      	movs	r2, r3
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	189b      	adds	r3, r3, r2
 8000cec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	f7ff ffe0 	bl	8000cb4 <HAL_GetTick>
 8000cf4:	0002      	movs	r2, r0
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	68fa      	ldr	r2, [r7, #12]
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	d8f7      	bhi.n	8000cf0 <HAL_Delay+0x28>
  {
  }
}
 8000d00:	46c0      	nop			; (mov r8, r8)
 8000d02:	46c0      	nop			; (mov r8, r8)
 8000d04:	46bd      	mov	sp, r7
 8000d06:	b004      	add	sp, #16
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	46c0      	nop			; (mov r8, r8)
 8000d0c:	20000008 	.word	0x20000008

08000d10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d10:	b590      	push	{r4, r7, lr}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	0002      	movs	r2, r0
 8000d18:	6039      	str	r1, [r7, #0]
 8000d1a:	1dfb      	adds	r3, r7, #7
 8000d1c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d1e:	1dfb      	adds	r3, r7, #7
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	2b7f      	cmp	r3, #127	; 0x7f
 8000d24:	d828      	bhi.n	8000d78 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d26:	4a2f      	ldr	r2, [pc, #188]	; (8000de4 <__NVIC_SetPriority+0xd4>)
 8000d28:	1dfb      	adds	r3, r7, #7
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	b25b      	sxtb	r3, r3
 8000d2e:	089b      	lsrs	r3, r3, #2
 8000d30:	33c0      	adds	r3, #192	; 0xc0
 8000d32:	009b      	lsls	r3, r3, #2
 8000d34:	589b      	ldr	r3, [r3, r2]
 8000d36:	1dfa      	adds	r2, r7, #7
 8000d38:	7812      	ldrb	r2, [r2, #0]
 8000d3a:	0011      	movs	r1, r2
 8000d3c:	2203      	movs	r2, #3
 8000d3e:	400a      	ands	r2, r1
 8000d40:	00d2      	lsls	r2, r2, #3
 8000d42:	21ff      	movs	r1, #255	; 0xff
 8000d44:	4091      	lsls	r1, r2
 8000d46:	000a      	movs	r2, r1
 8000d48:	43d2      	mvns	r2, r2
 8000d4a:	401a      	ands	r2, r3
 8000d4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	019b      	lsls	r3, r3, #6
 8000d52:	22ff      	movs	r2, #255	; 0xff
 8000d54:	401a      	ands	r2, r3
 8000d56:	1dfb      	adds	r3, r7, #7
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	2303      	movs	r3, #3
 8000d5e:	4003      	ands	r3, r0
 8000d60:	00db      	lsls	r3, r3, #3
 8000d62:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d64:	481f      	ldr	r0, [pc, #124]	; (8000de4 <__NVIC_SetPriority+0xd4>)
 8000d66:	1dfb      	adds	r3, r7, #7
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	b25b      	sxtb	r3, r3
 8000d6c:	089b      	lsrs	r3, r3, #2
 8000d6e:	430a      	orrs	r2, r1
 8000d70:	33c0      	adds	r3, #192	; 0xc0
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d76:	e031      	b.n	8000ddc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d78:	4a1b      	ldr	r2, [pc, #108]	; (8000de8 <__NVIC_SetPriority+0xd8>)
 8000d7a:	1dfb      	adds	r3, r7, #7
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	0019      	movs	r1, r3
 8000d80:	230f      	movs	r3, #15
 8000d82:	400b      	ands	r3, r1
 8000d84:	3b08      	subs	r3, #8
 8000d86:	089b      	lsrs	r3, r3, #2
 8000d88:	3306      	adds	r3, #6
 8000d8a:	009b      	lsls	r3, r3, #2
 8000d8c:	18d3      	adds	r3, r2, r3
 8000d8e:	3304      	adds	r3, #4
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	1dfa      	adds	r2, r7, #7
 8000d94:	7812      	ldrb	r2, [r2, #0]
 8000d96:	0011      	movs	r1, r2
 8000d98:	2203      	movs	r2, #3
 8000d9a:	400a      	ands	r2, r1
 8000d9c:	00d2      	lsls	r2, r2, #3
 8000d9e:	21ff      	movs	r1, #255	; 0xff
 8000da0:	4091      	lsls	r1, r2
 8000da2:	000a      	movs	r2, r1
 8000da4:	43d2      	mvns	r2, r2
 8000da6:	401a      	ands	r2, r3
 8000da8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	019b      	lsls	r3, r3, #6
 8000dae:	22ff      	movs	r2, #255	; 0xff
 8000db0:	401a      	ands	r2, r3
 8000db2:	1dfb      	adds	r3, r7, #7
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	0018      	movs	r0, r3
 8000db8:	2303      	movs	r3, #3
 8000dba:	4003      	ands	r3, r0
 8000dbc:	00db      	lsls	r3, r3, #3
 8000dbe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dc0:	4809      	ldr	r0, [pc, #36]	; (8000de8 <__NVIC_SetPriority+0xd8>)
 8000dc2:	1dfb      	adds	r3, r7, #7
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	001c      	movs	r4, r3
 8000dc8:	230f      	movs	r3, #15
 8000dca:	4023      	ands	r3, r4
 8000dcc:	3b08      	subs	r3, #8
 8000dce:	089b      	lsrs	r3, r3, #2
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	3306      	adds	r3, #6
 8000dd4:	009b      	lsls	r3, r3, #2
 8000dd6:	18c3      	adds	r3, r0, r3
 8000dd8:	3304      	adds	r3, #4
 8000dda:	601a      	str	r2, [r3, #0]
}
 8000ddc:	46c0      	nop			; (mov r8, r8)
 8000dde:	46bd      	mov	sp, r7
 8000de0:	b003      	add	sp, #12
 8000de2:	bd90      	pop	{r4, r7, pc}
 8000de4:	e000e100 	.word	0xe000e100
 8000de8:	e000ed00 	.word	0xe000ed00

08000dec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	1e5a      	subs	r2, r3, #1
 8000df8:	2380      	movs	r3, #128	; 0x80
 8000dfa:	045b      	lsls	r3, r3, #17
 8000dfc:	429a      	cmp	r2, r3
 8000dfe:	d301      	bcc.n	8000e04 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e00:	2301      	movs	r3, #1
 8000e02:	e010      	b.n	8000e26 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e04:	4b0a      	ldr	r3, [pc, #40]	; (8000e30 <SysTick_Config+0x44>)
 8000e06:	687a      	ldr	r2, [r7, #4]
 8000e08:	3a01      	subs	r2, #1
 8000e0a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	425b      	negs	r3, r3
 8000e10:	2103      	movs	r1, #3
 8000e12:	0018      	movs	r0, r3
 8000e14:	f7ff ff7c 	bl	8000d10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e18:	4b05      	ldr	r3, [pc, #20]	; (8000e30 <SysTick_Config+0x44>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e1e:	4b04      	ldr	r3, [pc, #16]	; (8000e30 <SysTick_Config+0x44>)
 8000e20:	2207      	movs	r2, #7
 8000e22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e24:	2300      	movs	r3, #0
}
 8000e26:	0018      	movs	r0, r3
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	b002      	add	sp, #8
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	46c0      	nop			; (mov r8, r8)
 8000e30:	e000e010 	.word	0xe000e010

08000e34 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	60b9      	str	r1, [r7, #8]
 8000e3c:	607a      	str	r2, [r7, #4]
 8000e3e:	210f      	movs	r1, #15
 8000e40:	187b      	adds	r3, r7, r1
 8000e42:	1c02      	adds	r2, r0, #0
 8000e44:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e46:	68ba      	ldr	r2, [r7, #8]
 8000e48:	187b      	adds	r3, r7, r1
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	b25b      	sxtb	r3, r3
 8000e4e:	0011      	movs	r1, r2
 8000e50:	0018      	movs	r0, r3
 8000e52:	f7ff ff5d 	bl	8000d10 <__NVIC_SetPriority>
}
 8000e56:	46c0      	nop			; (mov r8, r8)
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	b004      	add	sp, #16
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	b082      	sub	sp, #8
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	0018      	movs	r0, r3
 8000e6a:	f7ff ffbf 	bl	8000dec <SysTick_Config>
 8000e6e:	0003      	movs	r3, r0
}
 8000e70:	0018      	movs	r0, r3
 8000e72:	46bd      	mov	sp, r7
 8000e74:	b002      	add	sp, #8
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b086      	sub	sp, #24
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000e82:	2300      	movs	r3, #0
 8000e84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e86:	2300      	movs	r3, #0
 8000e88:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000e8e:	e143      	b.n	8001118 <HAL_GPIO_Init+0x2a0>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2101      	movs	r1, #1
 8000e96:	697a      	ldr	r2, [r7, #20]
 8000e98:	4091      	lsls	r1, r2
 8000e9a:	000a      	movs	r2, r1
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d100      	bne.n	8000ea8 <HAL_GPIO_Init+0x30>
 8000ea6:	e134      	b.n	8001112 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	2203      	movs	r2, #3
 8000eae:	4013      	ands	r3, r2
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d005      	beq.n	8000ec0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	2203      	movs	r2, #3
 8000eba:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ebc:	2b02      	cmp	r3, #2
 8000ebe:	d130      	bne.n	8000f22 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	689b      	ldr	r3, [r3, #8]
 8000ec4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	2203      	movs	r2, #3
 8000ecc:	409a      	lsls	r2, r3
 8000ece:	0013      	movs	r3, r2
 8000ed0:	43da      	mvns	r2, r3
 8000ed2:	693b      	ldr	r3, [r7, #16]
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	68da      	ldr	r2, [r3, #12]
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	005b      	lsls	r3, r3, #1
 8000ee0:	409a      	lsls	r2, r3
 8000ee2:	0013      	movs	r3, r2
 8000ee4:	693a      	ldr	r2, [r7, #16]
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	693a      	ldr	r2, [r7, #16]
 8000eee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	409a      	lsls	r2, r3
 8000efc:	0013      	movs	r3, r2
 8000efe:	43da      	mvns	r2, r3
 8000f00:	693b      	ldr	r3, [r7, #16]
 8000f02:	4013      	ands	r3, r2
 8000f04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	091b      	lsrs	r3, r3, #4
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	401a      	ands	r2, r3
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	409a      	lsls	r2, r3
 8000f14:	0013      	movs	r3, r2
 8000f16:	693a      	ldr	r2, [r7, #16]
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	2203      	movs	r2, #3
 8000f28:	4013      	ands	r3, r2
 8000f2a:	2b03      	cmp	r3, #3
 8000f2c:	d017      	beq.n	8000f5e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	68db      	ldr	r3, [r3, #12]
 8000f32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	2203      	movs	r2, #3
 8000f3a:	409a      	lsls	r2, r3
 8000f3c:	0013      	movs	r3, r2
 8000f3e:	43da      	mvns	r2, r3
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	4013      	ands	r3, r2
 8000f44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	689a      	ldr	r2, [r3, #8]
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	409a      	lsls	r2, r3
 8000f50:	0013      	movs	r3, r2
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	2203      	movs	r2, #3
 8000f64:	4013      	ands	r3, r2
 8000f66:	2b02      	cmp	r3, #2
 8000f68:	d123      	bne.n	8000fb2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	08da      	lsrs	r2, r3, #3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	3208      	adds	r2, #8
 8000f72:	0092      	lsls	r2, r2, #2
 8000f74:	58d3      	ldr	r3, [r2, r3]
 8000f76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	2207      	movs	r2, #7
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	220f      	movs	r2, #15
 8000f82:	409a      	lsls	r2, r3
 8000f84:	0013      	movs	r3, r2
 8000f86:	43da      	mvns	r2, r3
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	691a      	ldr	r2, [r3, #16]
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	2107      	movs	r1, #7
 8000f96:	400b      	ands	r3, r1
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	409a      	lsls	r2, r3
 8000f9c:	0013      	movs	r3, r2
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	08da      	lsrs	r2, r3, #3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	3208      	adds	r2, #8
 8000fac:	0092      	lsls	r2, r2, #2
 8000fae:	6939      	ldr	r1, [r7, #16]
 8000fb0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	2203      	movs	r2, #3
 8000fbe:	409a      	lsls	r2, r3
 8000fc0:	0013      	movs	r3, r2
 8000fc2:	43da      	mvns	r2, r3
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	2203      	movs	r2, #3
 8000fd0:	401a      	ands	r2, r3
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	409a      	lsls	r2, r3
 8000fd8:	0013      	movs	r3, r2
 8000fda:	693a      	ldr	r2, [r7, #16]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685a      	ldr	r2, [r3, #4]
 8000fea:	23c0      	movs	r3, #192	; 0xc0
 8000fec:	029b      	lsls	r3, r3, #10
 8000fee:	4013      	ands	r3, r2
 8000ff0:	d100      	bne.n	8000ff4 <HAL_GPIO_Init+0x17c>
 8000ff2:	e08e      	b.n	8001112 <HAL_GPIO_Init+0x29a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ff4:	4b4e      	ldr	r3, [pc, #312]	; (8001130 <HAL_GPIO_Init+0x2b8>)
 8000ff6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ff8:	4b4d      	ldr	r3, [pc, #308]	; (8001130 <HAL_GPIO_Init+0x2b8>)
 8000ffa:	2101      	movs	r1, #1
 8000ffc:	430a      	orrs	r2, r1
 8000ffe:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001000:	4a4c      	ldr	r2, [pc, #304]	; (8001134 <HAL_GPIO_Init+0x2bc>)
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	089b      	lsrs	r3, r3, #2
 8001006:	3302      	adds	r3, #2
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	589b      	ldr	r3, [r3, r2]
 800100c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	2203      	movs	r2, #3
 8001012:	4013      	ands	r3, r2
 8001014:	009b      	lsls	r3, r3, #2
 8001016:	220f      	movs	r2, #15
 8001018:	409a      	lsls	r2, r3
 800101a:	0013      	movs	r3, r2
 800101c:	43da      	mvns	r2, r3
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	4013      	ands	r3, r2
 8001022:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	23a0      	movs	r3, #160	; 0xa0
 8001028:	05db      	lsls	r3, r3, #23
 800102a:	429a      	cmp	r2, r3
 800102c:	d00d      	beq.n	800104a <HAL_GPIO_Init+0x1d2>
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4a41      	ldr	r2, [pc, #260]	; (8001138 <HAL_GPIO_Init+0x2c0>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d007      	beq.n	8001046 <HAL_GPIO_Init+0x1ce>
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	4a40      	ldr	r2, [pc, #256]	; (800113c <HAL_GPIO_Init+0x2c4>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d101      	bne.n	8001042 <HAL_GPIO_Init+0x1ca>
 800103e:	2302      	movs	r3, #2
 8001040:	e004      	b.n	800104c <HAL_GPIO_Init+0x1d4>
 8001042:	2306      	movs	r3, #6
 8001044:	e002      	b.n	800104c <HAL_GPIO_Init+0x1d4>
 8001046:	2301      	movs	r3, #1
 8001048:	e000      	b.n	800104c <HAL_GPIO_Init+0x1d4>
 800104a:	2300      	movs	r3, #0
 800104c:	697a      	ldr	r2, [r7, #20]
 800104e:	2103      	movs	r1, #3
 8001050:	400a      	ands	r2, r1
 8001052:	0092      	lsls	r2, r2, #2
 8001054:	4093      	lsls	r3, r2
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	4313      	orrs	r3, r2
 800105a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800105c:	4935      	ldr	r1, [pc, #212]	; (8001134 <HAL_GPIO_Init+0x2bc>)
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	089b      	lsrs	r3, r3, #2
 8001062:	3302      	adds	r3, #2
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	693a      	ldr	r2, [r7, #16]
 8001068:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800106a:	4b35      	ldr	r3, [pc, #212]	; (8001140 <HAL_GPIO_Init+0x2c8>)
 800106c:	689b      	ldr	r3, [r3, #8]
 800106e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	43da      	mvns	r2, r3
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	4013      	ands	r3, r2
 8001078:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685a      	ldr	r2, [r3, #4]
 800107e:	2380      	movs	r3, #128	; 0x80
 8001080:	035b      	lsls	r3, r3, #13
 8001082:	4013      	ands	r3, r2
 8001084:	d003      	beq.n	800108e <HAL_GPIO_Init+0x216>
        {
          temp |= iocurrent;
 8001086:	693a      	ldr	r2, [r7, #16]
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	4313      	orrs	r3, r2
 800108c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800108e:	4b2c      	ldr	r3, [pc, #176]	; (8001140 <HAL_GPIO_Init+0x2c8>)
 8001090:	693a      	ldr	r2, [r7, #16]
 8001092:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001094:	4b2a      	ldr	r3, [pc, #168]	; (8001140 <HAL_GPIO_Init+0x2c8>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	43da      	mvns	r2, r3
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	4013      	ands	r3, r2
 80010a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	685a      	ldr	r2, [r3, #4]
 80010a8:	2380      	movs	r3, #128	; 0x80
 80010aa:	039b      	lsls	r3, r3, #14
 80010ac:	4013      	ands	r3, r2
 80010ae:	d003      	beq.n	80010b8 <HAL_GPIO_Init+0x240>
        {
          temp |= iocurrent;
 80010b0:	693a      	ldr	r2, [r7, #16]
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80010b8:	4b21      	ldr	r3, [pc, #132]	; (8001140 <HAL_GPIO_Init+0x2c8>)
 80010ba:	693a      	ldr	r2, [r7, #16]
 80010bc:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80010be:	4b20      	ldr	r3, [pc, #128]	; (8001140 <HAL_GPIO_Init+0x2c8>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	43da      	mvns	r2, r3
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	4013      	ands	r3, r2
 80010cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	685a      	ldr	r2, [r3, #4]
 80010d2:	2380      	movs	r3, #128	; 0x80
 80010d4:	029b      	lsls	r3, r3, #10
 80010d6:	4013      	ands	r3, r2
 80010d8:	d003      	beq.n	80010e2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	4313      	orrs	r3, r2
 80010e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80010e2:	4b17      	ldr	r3, [pc, #92]	; (8001140 <HAL_GPIO_Init+0x2c8>)
 80010e4:	693a      	ldr	r2, [r7, #16]
 80010e6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010e8:	4b15      	ldr	r3, [pc, #84]	; (8001140 <HAL_GPIO_Init+0x2c8>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	43da      	mvns	r2, r3
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	4013      	ands	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685a      	ldr	r2, [r3, #4]
 80010fc:	2380      	movs	r3, #128	; 0x80
 80010fe:	025b      	lsls	r3, r3, #9
 8001100:	4013      	ands	r3, r2
 8001102:	d003      	beq.n	800110c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001104:	693a      	ldr	r2, [r7, #16]
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	4313      	orrs	r3, r2
 800110a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800110c:	4b0c      	ldr	r3, [pc, #48]	; (8001140 <HAL_GPIO_Init+0x2c8>)
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	3301      	adds	r3, #1
 8001116:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	40da      	lsrs	r2, r3
 8001120:	1e13      	subs	r3, r2, #0
 8001122:	d000      	beq.n	8001126 <HAL_GPIO_Init+0x2ae>
 8001124:	e6b4      	b.n	8000e90 <HAL_GPIO_Init+0x18>
  }
}
 8001126:	46c0      	nop			; (mov r8, r8)
 8001128:	46c0      	nop			; (mov r8, r8)
 800112a:	46bd      	mov	sp, r7
 800112c:	b006      	add	sp, #24
 800112e:	bd80      	pop	{r7, pc}
 8001130:	40021000 	.word	0x40021000
 8001134:	40010000 	.word	0x40010000
 8001138:	50000400 	.word	0x50000400
 800113c:	50000800 	.word	0x50000800
 8001140:	40010400 	.word	0x40010400

08001144 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	0008      	movs	r0, r1
 800114e:	0011      	movs	r1, r2
 8001150:	1cbb      	adds	r3, r7, #2
 8001152:	1c02      	adds	r2, r0, #0
 8001154:	801a      	strh	r2, [r3, #0]
 8001156:	1c7b      	adds	r3, r7, #1
 8001158:	1c0a      	adds	r2, r1, #0
 800115a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800115c:	1c7b      	adds	r3, r7, #1
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d004      	beq.n	800116e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001164:	1cbb      	adds	r3, r7, #2
 8001166:	881a      	ldrh	r2, [r3, #0]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800116c:	e003      	b.n	8001176 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800116e:	1cbb      	adds	r3, r7, #2
 8001170:	881a      	ldrh	r2, [r3, #0]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001176:	46c0      	nop			; (mov r8, r8)
 8001178:	46bd      	mov	sp, r7
 800117a:	b002      	add	sp, #8
 800117c:	bd80      	pop	{r7, pc}
	...

08001180 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d101      	bne.n	8001192 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800118e:	2301      	movs	r3, #1
 8001190:	e082      	b.n	8001298 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2241      	movs	r2, #65	; 0x41
 8001196:	5c9b      	ldrb	r3, [r3, r2]
 8001198:	b2db      	uxtb	r3, r3
 800119a:	2b00      	cmp	r3, #0
 800119c:	d107      	bne.n	80011ae <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2240      	movs	r2, #64	; 0x40
 80011a2:	2100      	movs	r1, #0
 80011a4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	0018      	movs	r0, r3
 80011aa:	f7ff fba1 	bl	80008f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	2241      	movs	r2, #65	; 0x41
 80011b2:	2124      	movs	r1, #36	; 0x24
 80011b4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2101      	movs	r1, #1
 80011c2:	438a      	bics	r2, r1
 80011c4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	685a      	ldr	r2, [r3, #4]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4934      	ldr	r1, [pc, #208]	; (80012a0 <HAL_I2C_Init+0x120>)
 80011d0:	400a      	ands	r2, r1
 80011d2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	689a      	ldr	r2, [r3, #8]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4931      	ldr	r1, [pc, #196]	; (80012a4 <HAL_I2C_Init+0x124>)
 80011e0:	400a      	ands	r2, r1
 80011e2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	68db      	ldr	r3, [r3, #12]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d108      	bne.n	80011fe <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	689a      	ldr	r2, [r3, #8]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2180      	movs	r1, #128	; 0x80
 80011f6:	0209      	lsls	r1, r1, #8
 80011f8:	430a      	orrs	r2, r1
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	e007      	b.n	800120e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	689a      	ldr	r2, [r3, #8]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	2184      	movs	r1, #132	; 0x84
 8001208:	0209      	lsls	r1, r1, #8
 800120a:	430a      	orrs	r2, r1
 800120c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	68db      	ldr	r3, [r3, #12]
 8001212:	2b02      	cmp	r3, #2
 8001214:	d104      	bne.n	8001220 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2280      	movs	r2, #128	; 0x80
 800121c:	0112      	lsls	r2, r2, #4
 800121e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	685a      	ldr	r2, [r3, #4]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	491f      	ldr	r1, [pc, #124]	; (80012a8 <HAL_I2C_Init+0x128>)
 800122c:	430a      	orrs	r2, r1
 800122e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	68da      	ldr	r2, [r3, #12]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	491a      	ldr	r1, [pc, #104]	; (80012a4 <HAL_I2C_Init+0x124>)
 800123c:	400a      	ands	r2, r1
 800123e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	691a      	ldr	r2, [r3, #16]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	695b      	ldr	r3, [r3, #20]
 8001248:	431a      	orrs	r2, r3
 800124a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	430a      	orrs	r2, r1
 8001258:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	69d9      	ldr	r1, [r3, #28]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6a1a      	ldr	r2, [r3, #32]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	430a      	orrs	r2, r1
 8001268:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2101      	movs	r1, #1
 8001276:	430a      	orrs	r2, r1
 8001278:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2200      	movs	r2, #0
 800127e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2241      	movs	r2, #65	; 0x41
 8001284:	2120      	movs	r1, #32
 8001286:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2200      	movs	r2, #0
 800128c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2242      	movs	r2, #66	; 0x42
 8001292:	2100      	movs	r1, #0
 8001294:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001296:	2300      	movs	r3, #0
}
 8001298:	0018      	movs	r0, r3
 800129a:	46bd      	mov	sp, r7
 800129c:	b002      	add	sp, #8
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	f0ffffff 	.word	0xf0ffffff
 80012a4:	ffff7fff 	.word	0xffff7fff
 80012a8:	02008000 	.word	0x02008000

080012ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2241      	movs	r2, #65	; 0x41
 80012ba:	5c9b      	ldrb	r3, [r3, r2]
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	2b20      	cmp	r3, #32
 80012c0:	d138      	bne.n	8001334 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2240      	movs	r2, #64	; 0x40
 80012c6:	5c9b      	ldrb	r3, [r3, r2]
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d101      	bne.n	80012d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80012cc:	2302      	movs	r3, #2
 80012ce:	e032      	b.n	8001336 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2240      	movs	r2, #64	; 0x40
 80012d4:	2101      	movs	r1, #1
 80012d6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2241      	movs	r2, #65	; 0x41
 80012dc:	2124      	movs	r1, #36	; 0x24
 80012de:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	2101      	movs	r1, #1
 80012ec:	438a      	bics	r2, r1
 80012ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4911      	ldr	r1, [pc, #68]	; (8001340 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80012fc:	400a      	ands	r2, r1
 80012fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	6819      	ldr	r1, [r3, #0]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	683a      	ldr	r2, [r7, #0]
 800130c:	430a      	orrs	r2, r1
 800130e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2101      	movs	r1, #1
 800131c:	430a      	orrs	r2, r1
 800131e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2241      	movs	r2, #65	; 0x41
 8001324:	2120      	movs	r1, #32
 8001326:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2240      	movs	r2, #64	; 0x40
 800132c:	2100      	movs	r1, #0
 800132e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001330:	2300      	movs	r3, #0
 8001332:	e000      	b.n	8001336 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001334:	2302      	movs	r3, #2
  }
}
 8001336:	0018      	movs	r0, r3
 8001338:	46bd      	mov	sp, r7
 800133a:	b002      	add	sp, #8
 800133c:	bd80      	pop	{r7, pc}
 800133e:	46c0      	nop			; (mov r8, r8)
 8001340:	ffffefff 	.word	0xffffefff

08001344 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2241      	movs	r2, #65	; 0x41
 8001352:	5c9b      	ldrb	r3, [r3, r2]
 8001354:	b2db      	uxtb	r3, r3
 8001356:	2b20      	cmp	r3, #32
 8001358:	d139      	bne.n	80013ce <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2240      	movs	r2, #64	; 0x40
 800135e:	5c9b      	ldrb	r3, [r3, r2]
 8001360:	2b01      	cmp	r3, #1
 8001362:	d101      	bne.n	8001368 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001364:	2302      	movs	r3, #2
 8001366:	e033      	b.n	80013d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2240      	movs	r2, #64	; 0x40
 800136c:	2101      	movs	r1, #1
 800136e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2241      	movs	r2, #65	; 0x41
 8001374:	2124      	movs	r1, #36	; 0x24
 8001376:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	2101      	movs	r1, #1
 8001384:	438a      	bics	r2, r1
 8001386:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	4a11      	ldr	r2, [pc, #68]	; (80013d8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001394:	4013      	ands	r3, r2
 8001396:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	021b      	lsls	r3, r3, #8
 800139c:	68fa      	ldr	r2, [r7, #12]
 800139e:	4313      	orrs	r3, r2
 80013a0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	68fa      	ldr	r2, [r7, #12]
 80013a8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2101      	movs	r1, #1
 80013b6:	430a      	orrs	r2, r1
 80013b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2241      	movs	r2, #65	; 0x41
 80013be:	2120      	movs	r1, #32
 80013c0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2240      	movs	r2, #64	; 0x40
 80013c6:	2100      	movs	r1, #0
 80013c8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80013ca:	2300      	movs	r3, #0
 80013cc:	e000      	b.n	80013d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80013ce:	2302      	movs	r3, #2
  }
}
 80013d0:	0018      	movs	r0, r3
 80013d2:	46bd      	mov	sp, r7
 80013d4:	b004      	add	sp, #16
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	fffff0ff 	.word	0xfffff0ff

080013dc <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013e4:	4b07      	ldr	r3, [pc, #28]	; (8001404 <HAL_I2CEx_EnableFastModePlus+0x28>)
 80013e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013e8:	4b06      	ldr	r3, [pc, #24]	; (8001404 <HAL_I2CEx_EnableFastModePlus+0x28>)
 80013ea:	2101      	movs	r1, #1
 80013ec:	430a      	orrs	r2, r1
 80013ee:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR2, (uint32_t)ConfigFastModePlus);
 80013f0:	4b05      	ldr	r3, [pc, #20]	; (8001408 <HAL_I2CEx_EnableFastModePlus+0x2c>)
 80013f2:	6859      	ldr	r1, [r3, #4]
 80013f4:	4b04      	ldr	r3, [pc, #16]	; (8001408 <HAL_I2CEx_EnableFastModePlus+0x2c>)
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	430a      	orrs	r2, r1
 80013fa:	605a      	str	r2, [r3, #4]
}
 80013fc:	46c0      	nop			; (mov r8, r8)
 80013fe:	46bd      	mov	sp, r7
 8001400:	b002      	add	sp, #8
 8001402:	bd80      	pop	{r7, pc}
 8001404:	40021000 	.word	0x40021000
 8001408:	40010000 	.word	0x40010000

0800140c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800140c:	b5b0      	push	{r4, r5, r7, lr}
 800140e:	b08a      	sub	sp, #40	; 0x28
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d102      	bne.n	8001420 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	f000 fb6c 	bl	8001af8 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001420:	4bc8      	ldr	r3, [pc, #800]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	220c      	movs	r2, #12
 8001426:	4013      	ands	r3, r2
 8001428:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800142a:	4bc6      	ldr	r3, [pc, #792]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 800142c:	68da      	ldr	r2, [r3, #12]
 800142e:	2380      	movs	r3, #128	; 0x80
 8001430:	025b      	lsls	r3, r3, #9
 8001432:	4013      	ands	r3, r2
 8001434:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2201      	movs	r2, #1
 800143c:	4013      	ands	r3, r2
 800143e:	d100      	bne.n	8001442 <HAL_RCC_OscConfig+0x36>
 8001440:	e07d      	b.n	800153e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	2b08      	cmp	r3, #8
 8001446:	d007      	beq.n	8001458 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001448:	69fb      	ldr	r3, [r7, #28]
 800144a:	2b0c      	cmp	r3, #12
 800144c:	d112      	bne.n	8001474 <HAL_RCC_OscConfig+0x68>
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	2380      	movs	r3, #128	; 0x80
 8001452:	025b      	lsls	r3, r3, #9
 8001454:	429a      	cmp	r2, r3
 8001456:	d10d      	bne.n	8001474 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001458:	4bba      	ldr	r3, [pc, #744]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	2380      	movs	r3, #128	; 0x80
 800145e:	029b      	lsls	r3, r3, #10
 8001460:	4013      	ands	r3, r2
 8001462:	d100      	bne.n	8001466 <HAL_RCC_OscConfig+0x5a>
 8001464:	e06a      	b.n	800153c <HAL_RCC_OscConfig+0x130>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d166      	bne.n	800153c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800146e:	2301      	movs	r3, #1
 8001470:	f000 fb42 	bl	8001af8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	685a      	ldr	r2, [r3, #4]
 8001478:	2380      	movs	r3, #128	; 0x80
 800147a:	025b      	lsls	r3, r3, #9
 800147c:	429a      	cmp	r2, r3
 800147e:	d107      	bne.n	8001490 <HAL_RCC_OscConfig+0x84>
 8001480:	4bb0      	ldr	r3, [pc, #704]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	4baf      	ldr	r3, [pc, #700]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 8001486:	2180      	movs	r1, #128	; 0x80
 8001488:	0249      	lsls	r1, r1, #9
 800148a:	430a      	orrs	r2, r1
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	e027      	b.n	80014e0 <HAL_RCC_OscConfig+0xd4>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	685a      	ldr	r2, [r3, #4]
 8001494:	23a0      	movs	r3, #160	; 0xa0
 8001496:	02db      	lsls	r3, r3, #11
 8001498:	429a      	cmp	r2, r3
 800149a:	d10e      	bne.n	80014ba <HAL_RCC_OscConfig+0xae>
 800149c:	4ba9      	ldr	r3, [pc, #676]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4ba8      	ldr	r3, [pc, #672]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80014a2:	2180      	movs	r1, #128	; 0x80
 80014a4:	02c9      	lsls	r1, r1, #11
 80014a6:	430a      	orrs	r2, r1
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	4ba6      	ldr	r3, [pc, #664]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	4ba5      	ldr	r3, [pc, #660]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80014b0:	2180      	movs	r1, #128	; 0x80
 80014b2:	0249      	lsls	r1, r1, #9
 80014b4:	430a      	orrs	r2, r1
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	e012      	b.n	80014e0 <HAL_RCC_OscConfig+0xd4>
 80014ba:	4ba2      	ldr	r3, [pc, #648]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	4ba1      	ldr	r3, [pc, #644]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80014c0:	49a1      	ldr	r1, [pc, #644]	; (8001748 <HAL_RCC_OscConfig+0x33c>)
 80014c2:	400a      	ands	r2, r1
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	4b9f      	ldr	r3, [pc, #636]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	2380      	movs	r3, #128	; 0x80
 80014cc:	025b      	lsls	r3, r3, #9
 80014ce:	4013      	ands	r3, r2
 80014d0:	60fb      	str	r3, [r7, #12]
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	4b9b      	ldr	r3, [pc, #620]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4b9a      	ldr	r3, [pc, #616]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80014da:	499c      	ldr	r1, [pc, #624]	; (800174c <HAL_RCC_OscConfig+0x340>)
 80014dc:	400a      	ands	r2, r1
 80014de:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d014      	beq.n	8001512 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014e8:	f7ff fbe4 	bl	8000cb4 <HAL_GetTick>
 80014ec:	0003      	movs	r3, r0
 80014ee:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80014f0:	e008      	b.n	8001504 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014f2:	f7ff fbdf 	bl	8000cb4 <HAL_GetTick>
 80014f6:	0002      	movs	r2, r0
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	2b64      	cmp	r3, #100	; 0x64
 80014fe:	d901      	bls.n	8001504 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001500:	2303      	movs	r3, #3
 8001502:	e2f9      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001504:	4b8f      	ldr	r3, [pc, #572]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	2380      	movs	r3, #128	; 0x80
 800150a:	029b      	lsls	r3, r3, #10
 800150c:	4013      	ands	r3, r2
 800150e:	d0f0      	beq.n	80014f2 <HAL_RCC_OscConfig+0xe6>
 8001510:	e015      	b.n	800153e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001512:	f7ff fbcf 	bl	8000cb4 <HAL_GetTick>
 8001516:	0003      	movs	r3, r0
 8001518:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800151a:	e008      	b.n	800152e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800151c:	f7ff fbca 	bl	8000cb4 <HAL_GetTick>
 8001520:	0002      	movs	r2, r0
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b64      	cmp	r3, #100	; 0x64
 8001528:	d901      	bls.n	800152e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e2e4      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800152e:	4b85      	ldr	r3, [pc, #532]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	2380      	movs	r3, #128	; 0x80
 8001534:	029b      	lsls	r3, r3, #10
 8001536:	4013      	ands	r3, r2
 8001538:	d1f0      	bne.n	800151c <HAL_RCC_OscConfig+0x110>
 800153a:	e000      	b.n	800153e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800153c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	2202      	movs	r2, #2
 8001544:	4013      	ands	r3, r2
 8001546:	d100      	bne.n	800154a <HAL_RCC_OscConfig+0x13e>
 8001548:	e099      	b.n	800167e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	68db      	ldr	r3, [r3, #12]
 800154e:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001552:	2220      	movs	r2, #32
 8001554:	4013      	ands	r3, r2
 8001556:	d009      	beq.n	800156c <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001558:	4b7a      	ldr	r3, [pc, #488]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	4b79      	ldr	r3, [pc, #484]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 800155e:	2120      	movs	r1, #32
 8001560:	430a      	orrs	r2, r1
 8001562:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001566:	2220      	movs	r2, #32
 8001568:	4393      	bics	r3, r2
 800156a:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	2b04      	cmp	r3, #4
 8001570:	d005      	beq.n	800157e <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	2b0c      	cmp	r3, #12
 8001576:	d13e      	bne.n	80015f6 <HAL_RCC_OscConfig+0x1ea>
 8001578:	69bb      	ldr	r3, [r7, #24]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d13b      	bne.n	80015f6 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800157e:	4b71      	ldr	r3, [pc, #452]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	2204      	movs	r2, #4
 8001584:	4013      	ands	r3, r2
 8001586:	d004      	beq.n	8001592 <HAL_RCC_OscConfig+0x186>
 8001588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800158a:	2b00      	cmp	r3, #0
 800158c:	d101      	bne.n	8001592 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e2b2      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001592:	4b6c      	ldr	r3, [pc, #432]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	4a6e      	ldr	r2, [pc, #440]	; (8001750 <HAL_RCC_OscConfig+0x344>)
 8001598:	4013      	ands	r3, r2
 800159a:	0019      	movs	r1, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	691b      	ldr	r3, [r3, #16]
 80015a0:	021a      	lsls	r2, r3, #8
 80015a2:	4b68      	ldr	r3, [pc, #416]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80015a4:	430a      	orrs	r2, r1
 80015a6:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80015a8:	4b66      	ldr	r3, [pc, #408]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2209      	movs	r2, #9
 80015ae:	4393      	bics	r3, r2
 80015b0:	0019      	movs	r1, r3
 80015b2:	4b64      	ldr	r3, [pc, #400]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80015b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015b6:	430a      	orrs	r2, r1
 80015b8:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80015ba:	f000 fbeb 	bl	8001d94 <HAL_RCC_GetSysClockFreq>
 80015be:	0001      	movs	r1, r0
 80015c0:	4b60      	ldr	r3, [pc, #384]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	091b      	lsrs	r3, r3, #4
 80015c6:	220f      	movs	r2, #15
 80015c8:	4013      	ands	r3, r2
 80015ca:	4a62      	ldr	r2, [pc, #392]	; (8001754 <HAL_RCC_OscConfig+0x348>)
 80015cc:	5cd3      	ldrb	r3, [r2, r3]
 80015ce:	000a      	movs	r2, r1
 80015d0:	40da      	lsrs	r2, r3
 80015d2:	4b61      	ldr	r3, [pc, #388]	; (8001758 <HAL_RCC_OscConfig+0x34c>)
 80015d4:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80015d6:	4b61      	ldr	r3, [pc, #388]	; (800175c <HAL_RCC_OscConfig+0x350>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2513      	movs	r5, #19
 80015dc:	197c      	adds	r4, r7, r5
 80015de:	0018      	movs	r0, r3
 80015e0:	f7ff fb22 	bl	8000c28 <HAL_InitTick>
 80015e4:	0003      	movs	r3, r0
 80015e6:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80015e8:	197b      	adds	r3, r7, r5
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d046      	beq.n	800167e <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80015f0:	197b      	adds	r3, r7, r5
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	e280      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80015f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d027      	beq.n	800164c <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80015fc:	4b51      	ldr	r3, [pc, #324]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2209      	movs	r2, #9
 8001602:	4393      	bics	r3, r2
 8001604:	0019      	movs	r1, r3
 8001606:	4b4f      	ldr	r3, [pc, #316]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 8001608:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800160a:	430a      	orrs	r2, r1
 800160c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160e:	f7ff fb51 	bl	8000cb4 <HAL_GetTick>
 8001612:	0003      	movs	r3, r0
 8001614:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001616:	e008      	b.n	800162a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001618:	f7ff fb4c 	bl	8000cb4 <HAL_GetTick>
 800161c:	0002      	movs	r2, r0
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e266      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800162a:	4b46      	ldr	r3, [pc, #280]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	2204      	movs	r2, #4
 8001630:	4013      	ands	r3, r2
 8001632:	d0f1      	beq.n	8001618 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001634:	4b43      	ldr	r3, [pc, #268]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	4a45      	ldr	r2, [pc, #276]	; (8001750 <HAL_RCC_OscConfig+0x344>)
 800163a:	4013      	ands	r3, r2
 800163c:	0019      	movs	r1, r3
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	691b      	ldr	r3, [r3, #16]
 8001642:	021a      	lsls	r2, r3, #8
 8001644:	4b3f      	ldr	r3, [pc, #252]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 8001646:	430a      	orrs	r2, r1
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	e018      	b.n	800167e <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800164c:	4b3d      	ldr	r3, [pc, #244]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	4b3c      	ldr	r3, [pc, #240]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 8001652:	2101      	movs	r1, #1
 8001654:	438a      	bics	r2, r1
 8001656:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001658:	f7ff fb2c 	bl	8000cb4 <HAL_GetTick>
 800165c:	0003      	movs	r3, r0
 800165e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001660:	e008      	b.n	8001674 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001662:	f7ff fb27 	bl	8000cb4 <HAL_GetTick>
 8001666:	0002      	movs	r2, r0
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	2b02      	cmp	r3, #2
 800166e:	d901      	bls.n	8001674 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001670:	2303      	movs	r3, #3
 8001672:	e241      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001674:	4b33      	ldr	r3, [pc, #204]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2204      	movs	r2, #4
 800167a:	4013      	ands	r3, r2
 800167c:	d1f1      	bne.n	8001662 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2210      	movs	r2, #16
 8001684:	4013      	ands	r3, r2
 8001686:	d100      	bne.n	800168a <HAL_RCC_OscConfig+0x27e>
 8001688:	e0a1      	b.n	80017ce <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d140      	bne.n	8001712 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001690:	4b2c      	ldr	r3, [pc, #176]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	2380      	movs	r3, #128	; 0x80
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	4013      	ands	r3, r2
 800169a:	d005      	beq.n	80016a8 <HAL_RCC_OscConfig+0x29c>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d101      	bne.n	80016a8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e227      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016a8:	4b26      	ldr	r3, [pc, #152]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	4a2c      	ldr	r2, [pc, #176]	; (8001760 <HAL_RCC_OscConfig+0x354>)
 80016ae:	4013      	ands	r3, r2
 80016b0:	0019      	movs	r1, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6a1a      	ldr	r2, [r3, #32]
 80016b6:	4b23      	ldr	r3, [pc, #140]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80016b8:	430a      	orrs	r2, r1
 80016ba:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016bc:	4b21      	ldr	r3, [pc, #132]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	021b      	lsls	r3, r3, #8
 80016c2:	0a19      	lsrs	r1, r3, #8
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	69db      	ldr	r3, [r3, #28]
 80016c8:	061a      	lsls	r2, r3, #24
 80016ca:	4b1e      	ldr	r3, [pc, #120]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80016cc:	430a      	orrs	r2, r1
 80016ce:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6a1b      	ldr	r3, [r3, #32]
 80016d4:	0b5b      	lsrs	r3, r3, #13
 80016d6:	3301      	adds	r3, #1
 80016d8:	2280      	movs	r2, #128	; 0x80
 80016da:	0212      	lsls	r2, r2, #8
 80016dc:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80016de:	4b19      	ldr	r3, [pc, #100]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 80016e0:	68db      	ldr	r3, [r3, #12]
 80016e2:	091b      	lsrs	r3, r3, #4
 80016e4:	210f      	movs	r1, #15
 80016e6:	400b      	ands	r3, r1
 80016e8:	491a      	ldr	r1, [pc, #104]	; (8001754 <HAL_RCC_OscConfig+0x348>)
 80016ea:	5ccb      	ldrb	r3, [r1, r3]
 80016ec:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80016ee:	4b1a      	ldr	r3, [pc, #104]	; (8001758 <HAL_RCC_OscConfig+0x34c>)
 80016f0:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80016f2:	4b1a      	ldr	r3, [pc, #104]	; (800175c <HAL_RCC_OscConfig+0x350>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	2513      	movs	r5, #19
 80016f8:	197c      	adds	r4, r7, r5
 80016fa:	0018      	movs	r0, r3
 80016fc:	f7ff fa94 	bl	8000c28 <HAL_InitTick>
 8001700:	0003      	movs	r3, r0
 8001702:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001704:	197b      	adds	r3, r7, r5
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d060      	beq.n	80017ce <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 800170c:	197b      	adds	r3, r7, r5
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	e1f2      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	699b      	ldr	r3, [r3, #24]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d03f      	beq.n	800179a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800171a:	4b0a      	ldr	r3, [pc, #40]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	4b09      	ldr	r3, [pc, #36]	; (8001744 <HAL_RCC_OscConfig+0x338>)
 8001720:	2180      	movs	r1, #128	; 0x80
 8001722:	0049      	lsls	r1, r1, #1
 8001724:	430a      	orrs	r2, r1
 8001726:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001728:	f7ff fac4 	bl	8000cb4 <HAL_GetTick>
 800172c:	0003      	movs	r3, r0
 800172e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001730:	e018      	b.n	8001764 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001732:	f7ff fabf 	bl	8000cb4 <HAL_GetTick>
 8001736:	0002      	movs	r2, r0
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	1ad3      	subs	r3, r2, r3
 800173c:	2b02      	cmp	r3, #2
 800173e:	d911      	bls.n	8001764 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8001740:	2303      	movs	r3, #3
 8001742:	e1d9      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
 8001744:	40021000 	.word	0x40021000
 8001748:	fffeffff 	.word	0xfffeffff
 800174c:	fffbffff 	.word	0xfffbffff
 8001750:	ffffe0ff 	.word	0xffffe0ff
 8001754:	08003200 	.word	0x08003200
 8001758:	20000000 	.word	0x20000000
 800175c:	20000004 	.word	0x20000004
 8001760:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001764:	4bc9      	ldr	r3, [pc, #804]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	2380      	movs	r3, #128	; 0x80
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	4013      	ands	r3, r2
 800176e:	d0e0      	beq.n	8001732 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001770:	4bc6      	ldr	r3, [pc, #792]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	4ac6      	ldr	r2, [pc, #792]	; (8001a90 <HAL_RCC_OscConfig+0x684>)
 8001776:	4013      	ands	r3, r2
 8001778:	0019      	movs	r1, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a1a      	ldr	r2, [r3, #32]
 800177e:	4bc3      	ldr	r3, [pc, #780]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001780:	430a      	orrs	r2, r1
 8001782:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001784:	4bc1      	ldr	r3, [pc, #772]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	021b      	lsls	r3, r3, #8
 800178a:	0a19      	lsrs	r1, r3, #8
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	69db      	ldr	r3, [r3, #28]
 8001790:	061a      	lsls	r2, r3, #24
 8001792:	4bbe      	ldr	r3, [pc, #760]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001794:	430a      	orrs	r2, r1
 8001796:	605a      	str	r2, [r3, #4]
 8001798:	e019      	b.n	80017ce <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800179a:	4bbc      	ldr	r3, [pc, #752]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	4bbb      	ldr	r3, [pc, #748]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 80017a0:	49bc      	ldr	r1, [pc, #752]	; (8001a94 <HAL_RCC_OscConfig+0x688>)
 80017a2:	400a      	ands	r2, r1
 80017a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a6:	f7ff fa85 	bl	8000cb4 <HAL_GetTick>
 80017aa:	0003      	movs	r3, r0
 80017ac:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80017ae:	e008      	b.n	80017c2 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017b0:	f7ff fa80 	bl	8000cb4 <HAL_GetTick>
 80017b4:	0002      	movs	r2, r0
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d901      	bls.n	80017c2 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80017be:	2303      	movs	r3, #3
 80017c0:	e19a      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80017c2:	4bb2      	ldr	r3, [pc, #712]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	2380      	movs	r3, #128	; 0x80
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	4013      	ands	r3, r2
 80017cc:	d1f0      	bne.n	80017b0 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2208      	movs	r2, #8
 80017d4:	4013      	ands	r3, r2
 80017d6:	d036      	beq.n	8001846 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	695b      	ldr	r3, [r3, #20]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d019      	beq.n	8001814 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017e0:	4baa      	ldr	r3, [pc, #680]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 80017e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017e4:	4ba9      	ldr	r3, [pc, #676]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 80017e6:	2101      	movs	r1, #1
 80017e8:	430a      	orrs	r2, r1
 80017ea:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ec:	f7ff fa62 	bl	8000cb4 <HAL_GetTick>
 80017f0:	0003      	movs	r3, r0
 80017f2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017f4:	e008      	b.n	8001808 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017f6:	f7ff fa5d 	bl	8000cb4 <HAL_GetTick>
 80017fa:	0002      	movs	r2, r0
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e177      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001808:	4ba0      	ldr	r3, [pc, #640]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 800180a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800180c:	2202      	movs	r2, #2
 800180e:	4013      	ands	r3, r2
 8001810:	d0f1      	beq.n	80017f6 <HAL_RCC_OscConfig+0x3ea>
 8001812:	e018      	b.n	8001846 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001814:	4b9d      	ldr	r3, [pc, #628]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001816:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001818:	4b9c      	ldr	r3, [pc, #624]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 800181a:	2101      	movs	r1, #1
 800181c:	438a      	bics	r2, r1
 800181e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001820:	f7ff fa48 	bl	8000cb4 <HAL_GetTick>
 8001824:	0003      	movs	r3, r0
 8001826:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001828:	e008      	b.n	800183c <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800182a:	f7ff fa43 	bl	8000cb4 <HAL_GetTick>
 800182e:	0002      	movs	r2, r0
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	2b02      	cmp	r3, #2
 8001836:	d901      	bls.n	800183c <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001838:	2303      	movs	r3, #3
 800183a:	e15d      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800183c:	4b93      	ldr	r3, [pc, #588]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 800183e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001840:	2202      	movs	r2, #2
 8001842:	4013      	ands	r3, r2
 8001844:	d1f1      	bne.n	800182a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2204      	movs	r2, #4
 800184c:	4013      	ands	r3, r2
 800184e:	d100      	bne.n	8001852 <HAL_RCC_OscConfig+0x446>
 8001850:	e0ae      	b.n	80019b0 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001852:	2023      	movs	r0, #35	; 0x23
 8001854:	183b      	adds	r3, r7, r0
 8001856:	2200      	movs	r2, #0
 8001858:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800185a:	4b8c      	ldr	r3, [pc, #560]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 800185c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800185e:	2380      	movs	r3, #128	; 0x80
 8001860:	055b      	lsls	r3, r3, #21
 8001862:	4013      	ands	r3, r2
 8001864:	d109      	bne.n	800187a <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001866:	4b89      	ldr	r3, [pc, #548]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001868:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800186a:	4b88      	ldr	r3, [pc, #544]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 800186c:	2180      	movs	r1, #128	; 0x80
 800186e:	0549      	lsls	r1, r1, #21
 8001870:	430a      	orrs	r2, r1
 8001872:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001874:	183b      	adds	r3, r7, r0
 8001876:	2201      	movs	r2, #1
 8001878:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800187a:	4b87      	ldr	r3, [pc, #540]	; (8001a98 <HAL_RCC_OscConfig+0x68c>)
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	2380      	movs	r3, #128	; 0x80
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	4013      	ands	r3, r2
 8001884:	d11a      	bne.n	80018bc <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001886:	4b84      	ldr	r3, [pc, #528]	; (8001a98 <HAL_RCC_OscConfig+0x68c>)
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	4b83      	ldr	r3, [pc, #524]	; (8001a98 <HAL_RCC_OscConfig+0x68c>)
 800188c:	2180      	movs	r1, #128	; 0x80
 800188e:	0049      	lsls	r1, r1, #1
 8001890:	430a      	orrs	r2, r1
 8001892:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001894:	f7ff fa0e 	bl	8000cb4 <HAL_GetTick>
 8001898:	0003      	movs	r3, r0
 800189a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800189c:	e008      	b.n	80018b0 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800189e:	f7ff fa09 	bl	8000cb4 <HAL_GetTick>
 80018a2:	0002      	movs	r2, r0
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	2b64      	cmp	r3, #100	; 0x64
 80018aa:	d901      	bls.n	80018b0 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80018ac:	2303      	movs	r3, #3
 80018ae:	e123      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018b0:	4b79      	ldr	r3, [pc, #484]	; (8001a98 <HAL_RCC_OscConfig+0x68c>)
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	2380      	movs	r3, #128	; 0x80
 80018b6:	005b      	lsls	r3, r3, #1
 80018b8:	4013      	ands	r3, r2
 80018ba:	d0f0      	beq.n	800189e <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	689a      	ldr	r2, [r3, #8]
 80018c0:	2380      	movs	r3, #128	; 0x80
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d107      	bne.n	80018d8 <HAL_RCC_OscConfig+0x4cc>
 80018c8:	4b70      	ldr	r3, [pc, #448]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 80018ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018cc:	4b6f      	ldr	r3, [pc, #444]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 80018ce:	2180      	movs	r1, #128	; 0x80
 80018d0:	0049      	lsls	r1, r1, #1
 80018d2:	430a      	orrs	r2, r1
 80018d4:	651a      	str	r2, [r3, #80]	; 0x50
 80018d6:	e031      	b.n	800193c <HAL_RCC_OscConfig+0x530>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d10c      	bne.n	80018fa <HAL_RCC_OscConfig+0x4ee>
 80018e0:	4b6a      	ldr	r3, [pc, #424]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 80018e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018e4:	4b69      	ldr	r3, [pc, #420]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 80018e6:	496b      	ldr	r1, [pc, #428]	; (8001a94 <HAL_RCC_OscConfig+0x688>)
 80018e8:	400a      	ands	r2, r1
 80018ea:	651a      	str	r2, [r3, #80]	; 0x50
 80018ec:	4b67      	ldr	r3, [pc, #412]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 80018ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018f0:	4b66      	ldr	r3, [pc, #408]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 80018f2:	496a      	ldr	r1, [pc, #424]	; (8001a9c <HAL_RCC_OscConfig+0x690>)
 80018f4:	400a      	ands	r2, r1
 80018f6:	651a      	str	r2, [r3, #80]	; 0x50
 80018f8:	e020      	b.n	800193c <HAL_RCC_OscConfig+0x530>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	689a      	ldr	r2, [r3, #8]
 80018fe:	23a0      	movs	r3, #160	; 0xa0
 8001900:	00db      	lsls	r3, r3, #3
 8001902:	429a      	cmp	r2, r3
 8001904:	d10e      	bne.n	8001924 <HAL_RCC_OscConfig+0x518>
 8001906:	4b61      	ldr	r3, [pc, #388]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001908:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800190a:	4b60      	ldr	r3, [pc, #384]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 800190c:	2180      	movs	r1, #128	; 0x80
 800190e:	00c9      	lsls	r1, r1, #3
 8001910:	430a      	orrs	r2, r1
 8001912:	651a      	str	r2, [r3, #80]	; 0x50
 8001914:	4b5d      	ldr	r3, [pc, #372]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001916:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001918:	4b5c      	ldr	r3, [pc, #368]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 800191a:	2180      	movs	r1, #128	; 0x80
 800191c:	0049      	lsls	r1, r1, #1
 800191e:	430a      	orrs	r2, r1
 8001920:	651a      	str	r2, [r3, #80]	; 0x50
 8001922:	e00b      	b.n	800193c <HAL_RCC_OscConfig+0x530>
 8001924:	4b59      	ldr	r3, [pc, #356]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001926:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001928:	4b58      	ldr	r3, [pc, #352]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 800192a:	495a      	ldr	r1, [pc, #360]	; (8001a94 <HAL_RCC_OscConfig+0x688>)
 800192c:	400a      	ands	r2, r1
 800192e:	651a      	str	r2, [r3, #80]	; 0x50
 8001930:	4b56      	ldr	r3, [pc, #344]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001932:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001934:	4b55      	ldr	r3, [pc, #340]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001936:	4959      	ldr	r1, [pc, #356]	; (8001a9c <HAL_RCC_OscConfig+0x690>)
 8001938:	400a      	ands	r2, r1
 800193a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d015      	beq.n	8001970 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001944:	f7ff f9b6 	bl	8000cb4 <HAL_GetTick>
 8001948:	0003      	movs	r3, r0
 800194a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800194c:	e009      	b.n	8001962 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800194e:	f7ff f9b1 	bl	8000cb4 <HAL_GetTick>
 8001952:	0002      	movs	r2, r0
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	4a51      	ldr	r2, [pc, #324]	; (8001aa0 <HAL_RCC_OscConfig+0x694>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d901      	bls.n	8001962 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e0ca      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001962:	4b4a      	ldr	r3, [pc, #296]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001964:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001966:	2380      	movs	r3, #128	; 0x80
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	4013      	ands	r3, r2
 800196c:	d0ef      	beq.n	800194e <HAL_RCC_OscConfig+0x542>
 800196e:	e014      	b.n	800199a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001970:	f7ff f9a0 	bl	8000cb4 <HAL_GetTick>
 8001974:	0003      	movs	r3, r0
 8001976:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001978:	e009      	b.n	800198e <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800197a:	f7ff f99b 	bl	8000cb4 <HAL_GetTick>
 800197e:	0002      	movs	r2, r0
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	4a46      	ldr	r2, [pc, #280]	; (8001aa0 <HAL_RCC_OscConfig+0x694>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d901      	bls.n	800198e <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	e0b4      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800198e:	4b3f      	ldr	r3, [pc, #252]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001990:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001992:	2380      	movs	r3, #128	; 0x80
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	4013      	ands	r3, r2
 8001998:	d1ef      	bne.n	800197a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800199a:	2323      	movs	r3, #35	; 0x23
 800199c:	18fb      	adds	r3, r7, r3
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d105      	bne.n	80019b0 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019a4:	4b39      	ldr	r3, [pc, #228]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 80019a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80019a8:	4b38      	ldr	r3, [pc, #224]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 80019aa:	493e      	ldr	r1, [pc, #248]	; (8001aa4 <HAL_RCC_OscConfig+0x698>)
 80019ac:	400a      	ands	r2, r1
 80019ae:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d100      	bne.n	80019ba <HAL_RCC_OscConfig+0x5ae>
 80019b8:	e09d      	b.n	8001af6 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	2b0c      	cmp	r3, #12
 80019be:	d100      	bne.n	80019c2 <HAL_RCC_OscConfig+0x5b6>
 80019c0:	e076      	b.n	8001ab0 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d145      	bne.n	8001a56 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ca:	4b30      	ldr	r3, [pc, #192]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	4b2f      	ldr	r3, [pc, #188]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 80019d0:	4935      	ldr	r1, [pc, #212]	; (8001aa8 <HAL_RCC_OscConfig+0x69c>)
 80019d2:	400a      	ands	r2, r1
 80019d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d6:	f7ff f96d 	bl	8000cb4 <HAL_GetTick>
 80019da:	0003      	movs	r3, r0
 80019dc:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80019de:	e008      	b.n	80019f2 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019e0:	f7ff f968 	bl	8000cb4 <HAL_GetTick>
 80019e4:	0002      	movs	r2, r0
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d901      	bls.n	80019f2 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e082      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80019f2:	4b26      	ldr	r3, [pc, #152]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	2380      	movs	r3, #128	; 0x80
 80019f8:	049b      	lsls	r3, r3, #18
 80019fa:	4013      	ands	r3, r2
 80019fc:	d1f0      	bne.n	80019e0 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019fe:	4b23      	ldr	r3, [pc, #140]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	4a2a      	ldr	r2, [pc, #168]	; (8001aac <HAL_RCC_OscConfig+0x6a0>)
 8001a04:	4013      	ands	r3, r2
 8001a06:	0019      	movs	r1, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a10:	431a      	orrs	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	431a      	orrs	r2, r3
 8001a18:	4b1c      	ldr	r3, [pc, #112]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001a1a:	430a      	orrs	r2, r1
 8001a1c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a1e:	4b1b      	ldr	r3, [pc, #108]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	4b1a      	ldr	r3, [pc, #104]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001a24:	2180      	movs	r1, #128	; 0x80
 8001a26:	0449      	lsls	r1, r1, #17
 8001a28:	430a      	orrs	r2, r1
 8001a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a2c:	f7ff f942 	bl	8000cb4 <HAL_GetTick>
 8001a30:	0003      	movs	r3, r0
 8001a32:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001a34:	e008      	b.n	8001a48 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a36:	f7ff f93d 	bl	8000cb4 <HAL_GetTick>
 8001a3a:	0002      	movs	r2, r0
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d901      	bls.n	8001a48 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001a44:	2303      	movs	r3, #3
 8001a46:	e057      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001a48:	4b10      	ldr	r3, [pc, #64]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	2380      	movs	r3, #128	; 0x80
 8001a4e:	049b      	lsls	r3, r3, #18
 8001a50:	4013      	ands	r3, r2
 8001a52:	d0f0      	beq.n	8001a36 <HAL_RCC_OscConfig+0x62a>
 8001a54:	e04f      	b.n	8001af6 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a56:	4b0d      	ldr	r3, [pc, #52]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	4b0c      	ldr	r3, [pc, #48]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001a5c:	4912      	ldr	r1, [pc, #72]	; (8001aa8 <HAL_RCC_OscConfig+0x69c>)
 8001a5e:	400a      	ands	r2, r1
 8001a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a62:	f7ff f927 	bl	8000cb4 <HAL_GetTick>
 8001a66:	0003      	movs	r3, r0
 8001a68:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a6a:	e008      	b.n	8001a7e <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a6c:	f7ff f922 	bl	8000cb4 <HAL_GetTick>
 8001a70:	0002      	movs	r2, r0
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e03c      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a7e:	4b03      	ldr	r3, [pc, #12]	; (8001a8c <HAL_RCC_OscConfig+0x680>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	2380      	movs	r3, #128	; 0x80
 8001a84:	049b      	lsls	r3, r3, #18
 8001a86:	4013      	ands	r3, r2
 8001a88:	d1f0      	bne.n	8001a6c <HAL_RCC_OscConfig+0x660>
 8001a8a:	e034      	b.n	8001af6 <HAL_RCC_OscConfig+0x6ea>
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	ffff1fff 	.word	0xffff1fff
 8001a94:	fffffeff 	.word	0xfffffeff
 8001a98:	40007000 	.word	0x40007000
 8001a9c:	fffffbff 	.word	0xfffffbff
 8001aa0:	00001388 	.word	0x00001388
 8001aa4:	efffffff 	.word	0xefffffff
 8001aa8:	feffffff 	.word	0xfeffffff
 8001aac:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d101      	bne.n	8001abc <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e01d      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001abc:	4b10      	ldr	r3, [pc, #64]	; (8001b00 <HAL_RCC_OscConfig+0x6f4>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ac2:	69ba      	ldr	r2, [r7, #24]
 8001ac4:	2380      	movs	r3, #128	; 0x80
 8001ac6:	025b      	lsls	r3, r3, #9
 8001ac8:	401a      	ands	r2, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d10f      	bne.n	8001af2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	23f0      	movs	r3, #240	; 0xf0
 8001ad6:	039b      	lsls	r3, r3, #14
 8001ad8:	401a      	ands	r2, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d107      	bne.n	8001af2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001ae2:	69ba      	ldr	r2, [r7, #24]
 8001ae4:	23c0      	movs	r3, #192	; 0xc0
 8001ae6:	041b      	lsls	r3, r3, #16
 8001ae8:	401a      	ands	r2, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d001      	beq.n	8001af6 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e000      	b.n	8001af8 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8001af6:	2300      	movs	r3, #0
}
 8001af8:	0018      	movs	r0, r3
 8001afa:	46bd      	mov	sp, r7
 8001afc:	b00a      	add	sp, #40	; 0x28
 8001afe:	bdb0      	pop	{r4, r5, r7, pc}
 8001b00:	40021000 	.word	0x40021000

08001b04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b04:	b5b0      	push	{r4, r5, r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d101      	bne.n	8001b18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e128      	b.n	8001d6a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b18:	4b96      	ldr	r3, [pc, #600]	; (8001d74 <HAL_RCC_ClockConfig+0x270>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	4013      	ands	r3, r2
 8001b20:	683a      	ldr	r2, [r7, #0]
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d91e      	bls.n	8001b64 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b26:	4b93      	ldr	r3, [pc, #588]	; (8001d74 <HAL_RCC_ClockConfig+0x270>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	4393      	bics	r3, r2
 8001b2e:	0019      	movs	r1, r3
 8001b30:	4b90      	ldr	r3, [pc, #576]	; (8001d74 <HAL_RCC_ClockConfig+0x270>)
 8001b32:	683a      	ldr	r2, [r7, #0]
 8001b34:	430a      	orrs	r2, r1
 8001b36:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b38:	f7ff f8bc 	bl	8000cb4 <HAL_GetTick>
 8001b3c:	0003      	movs	r3, r0
 8001b3e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b40:	e009      	b.n	8001b56 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b42:	f7ff f8b7 	bl	8000cb4 <HAL_GetTick>
 8001b46:	0002      	movs	r2, r0
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	4a8a      	ldr	r2, [pc, #552]	; (8001d78 <HAL_RCC_ClockConfig+0x274>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e109      	b.n	8001d6a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b56:	4b87      	ldr	r3, [pc, #540]	; (8001d74 <HAL_RCC_ClockConfig+0x270>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	683a      	ldr	r2, [r7, #0]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d1ee      	bne.n	8001b42 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2202      	movs	r2, #2
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	d009      	beq.n	8001b82 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b6e:	4b83      	ldr	r3, [pc, #524]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001b70:	68db      	ldr	r3, [r3, #12]
 8001b72:	22f0      	movs	r2, #240	; 0xf0
 8001b74:	4393      	bics	r3, r2
 8001b76:	0019      	movs	r1, r3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	689a      	ldr	r2, [r3, #8]
 8001b7c:	4b7f      	ldr	r3, [pc, #508]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2201      	movs	r2, #1
 8001b88:	4013      	ands	r3, r2
 8001b8a:	d100      	bne.n	8001b8e <HAL_RCC_ClockConfig+0x8a>
 8001b8c:	e089      	b.n	8001ca2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d107      	bne.n	8001ba6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b96:	4b79      	ldr	r3, [pc, #484]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	2380      	movs	r3, #128	; 0x80
 8001b9c:	029b      	lsls	r3, r3, #10
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	d120      	bne.n	8001be4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e0e1      	b.n	8001d6a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2b03      	cmp	r3, #3
 8001bac:	d107      	bne.n	8001bbe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001bae:	4b73      	ldr	r3, [pc, #460]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	2380      	movs	r3, #128	; 0x80
 8001bb4:	049b      	lsls	r3, r3, #18
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	d114      	bne.n	8001be4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e0d5      	b.n	8001d6a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	2b01      	cmp	r3, #1
 8001bc4:	d106      	bne.n	8001bd4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001bc6:	4b6d      	ldr	r3, [pc, #436]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2204      	movs	r2, #4
 8001bcc:	4013      	ands	r3, r2
 8001bce:	d109      	bne.n	8001be4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e0ca      	b.n	8001d6a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001bd4:	4b69      	ldr	r3, [pc, #420]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	2380      	movs	r3, #128	; 0x80
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d101      	bne.n	8001be4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e0c2      	b.n	8001d6a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001be4:	4b65      	ldr	r3, [pc, #404]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	2203      	movs	r2, #3
 8001bea:	4393      	bics	r3, r2
 8001bec:	0019      	movs	r1, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	685a      	ldr	r2, [r3, #4]
 8001bf2:	4b62      	ldr	r3, [pc, #392]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001bf4:	430a      	orrs	r2, r1
 8001bf6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bf8:	f7ff f85c 	bl	8000cb4 <HAL_GetTick>
 8001bfc:	0003      	movs	r3, r0
 8001bfe:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d111      	bne.n	8001c2c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c08:	e009      	b.n	8001c1e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c0a:	f7ff f853 	bl	8000cb4 <HAL_GetTick>
 8001c0e:	0002      	movs	r2, r0
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	4a58      	ldr	r2, [pc, #352]	; (8001d78 <HAL_RCC_ClockConfig+0x274>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e0a5      	b.n	8001d6a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c1e:	4b57      	ldr	r3, [pc, #348]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	220c      	movs	r2, #12
 8001c24:	4013      	ands	r3, r2
 8001c26:	2b08      	cmp	r3, #8
 8001c28:	d1ef      	bne.n	8001c0a <HAL_RCC_ClockConfig+0x106>
 8001c2a:	e03a      	b.n	8001ca2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	2b03      	cmp	r3, #3
 8001c32:	d111      	bne.n	8001c58 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c34:	e009      	b.n	8001c4a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c36:	f7ff f83d 	bl	8000cb4 <HAL_GetTick>
 8001c3a:	0002      	movs	r2, r0
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	4a4d      	ldr	r2, [pc, #308]	; (8001d78 <HAL_RCC_ClockConfig+0x274>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e08f      	b.n	8001d6a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c4a:	4b4c      	ldr	r3, [pc, #304]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	220c      	movs	r2, #12
 8001c50:	4013      	ands	r3, r2
 8001c52:	2b0c      	cmp	r3, #12
 8001c54:	d1ef      	bne.n	8001c36 <HAL_RCC_ClockConfig+0x132>
 8001c56:	e024      	b.n	8001ca2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d11b      	bne.n	8001c98 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c60:	e009      	b.n	8001c76 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c62:	f7ff f827 	bl	8000cb4 <HAL_GetTick>
 8001c66:	0002      	movs	r2, r0
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	4a42      	ldr	r2, [pc, #264]	; (8001d78 <HAL_RCC_ClockConfig+0x274>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e079      	b.n	8001d6a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c76:	4b41      	ldr	r3, [pc, #260]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	220c      	movs	r2, #12
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	2b04      	cmp	r3, #4
 8001c80:	d1ef      	bne.n	8001c62 <HAL_RCC_ClockConfig+0x15e>
 8001c82:	e00e      	b.n	8001ca2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c84:	f7ff f816 	bl	8000cb4 <HAL_GetTick>
 8001c88:	0002      	movs	r2, r0
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	4a3a      	ldr	r2, [pc, #232]	; (8001d78 <HAL_RCC_ClockConfig+0x274>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d901      	bls.n	8001c98 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001c94:	2303      	movs	r3, #3
 8001c96:	e068      	b.n	8001d6a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001c98:	4b38      	ldr	r3, [pc, #224]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	220c      	movs	r2, #12
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	d1f0      	bne.n	8001c84 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ca2:	4b34      	ldr	r3, [pc, #208]	; (8001d74 <HAL_RCC_ClockConfig+0x270>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	4013      	ands	r3, r2
 8001caa:	683a      	ldr	r2, [r7, #0]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d21e      	bcs.n	8001cee <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cb0:	4b30      	ldr	r3, [pc, #192]	; (8001d74 <HAL_RCC_ClockConfig+0x270>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	4393      	bics	r3, r2
 8001cb8:	0019      	movs	r1, r3
 8001cba:	4b2e      	ldr	r3, [pc, #184]	; (8001d74 <HAL_RCC_ClockConfig+0x270>)
 8001cbc:	683a      	ldr	r2, [r7, #0]
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001cc2:	f7fe fff7 	bl	8000cb4 <HAL_GetTick>
 8001cc6:	0003      	movs	r3, r0
 8001cc8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cca:	e009      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ccc:	f7fe fff2 	bl	8000cb4 <HAL_GetTick>
 8001cd0:	0002      	movs	r2, r0
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	4a28      	ldr	r2, [pc, #160]	; (8001d78 <HAL_RCC_ClockConfig+0x274>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e044      	b.n	8001d6a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ce0:	4b24      	ldr	r3, [pc, #144]	; (8001d74 <HAL_RCC_ClockConfig+0x270>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	683a      	ldr	r2, [r7, #0]
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d1ee      	bne.n	8001ccc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2204      	movs	r2, #4
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	d009      	beq.n	8001d0c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cf8:	4b20      	ldr	r3, [pc, #128]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	4a20      	ldr	r2, [pc, #128]	; (8001d80 <HAL_RCC_ClockConfig+0x27c>)
 8001cfe:	4013      	ands	r3, r2
 8001d00:	0019      	movs	r1, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	68da      	ldr	r2, [r3, #12]
 8001d06:	4b1d      	ldr	r3, [pc, #116]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001d08:	430a      	orrs	r2, r1
 8001d0a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2208      	movs	r2, #8
 8001d12:	4013      	ands	r3, r2
 8001d14:	d00a      	beq.n	8001d2c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d16:	4b19      	ldr	r3, [pc, #100]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001d18:	68db      	ldr	r3, [r3, #12]
 8001d1a:	4a1a      	ldr	r2, [pc, #104]	; (8001d84 <HAL_RCC_ClockConfig+0x280>)
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	0019      	movs	r1, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	691b      	ldr	r3, [r3, #16]
 8001d24:	00da      	lsls	r2, r3, #3
 8001d26:	4b15      	ldr	r3, [pc, #84]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d2c:	f000 f832 	bl	8001d94 <HAL_RCC_GetSysClockFreq>
 8001d30:	0001      	movs	r1, r0
 8001d32:	4b12      	ldr	r3, [pc, #72]	; (8001d7c <HAL_RCC_ClockConfig+0x278>)
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	091b      	lsrs	r3, r3, #4
 8001d38:	220f      	movs	r2, #15
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	4a12      	ldr	r2, [pc, #72]	; (8001d88 <HAL_RCC_ClockConfig+0x284>)
 8001d3e:	5cd3      	ldrb	r3, [r2, r3]
 8001d40:	000a      	movs	r2, r1
 8001d42:	40da      	lsrs	r2, r3
 8001d44:	4b11      	ldr	r3, [pc, #68]	; (8001d8c <HAL_RCC_ClockConfig+0x288>)
 8001d46:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001d48:	4b11      	ldr	r3, [pc, #68]	; (8001d90 <HAL_RCC_ClockConfig+0x28c>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	250b      	movs	r5, #11
 8001d4e:	197c      	adds	r4, r7, r5
 8001d50:	0018      	movs	r0, r3
 8001d52:	f7fe ff69 	bl	8000c28 <HAL_InitTick>
 8001d56:	0003      	movs	r3, r0
 8001d58:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001d5a:	197b      	adds	r3, r7, r5
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d002      	beq.n	8001d68 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001d62:	197b      	adds	r3, r7, r5
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	e000      	b.n	8001d6a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	0018      	movs	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	b004      	add	sp, #16
 8001d70:	bdb0      	pop	{r4, r5, r7, pc}
 8001d72:	46c0      	nop			; (mov r8, r8)
 8001d74:	40022000 	.word	0x40022000
 8001d78:	00001388 	.word	0x00001388
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	fffff8ff 	.word	0xfffff8ff
 8001d84:	ffffc7ff 	.word	0xffffc7ff
 8001d88:	08003200 	.word	0x08003200
 8001d8c:	20000000 	.word	0x20000000
 8001d90:	20000004 	.word	0x20000004

08001d94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d94:	b5b0      	push	{r4, r5, r7, lr}
 8001d96:	b08e      	sub	sp, #56	; 0x38
 8001d98:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001d9a:	4b4c      	ldr	r3, [pc, #304]	; (8001ecc <HAL_RCC_GetSysClockFreq+0x138>)
 8001d9c:	68db      	ldr	r3, [r3, #12]
 8001d9e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001da0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001da2:	230c      	movs	r3, #12
 8001da4:	4013      	ands	r3, r2
 8001da6:	2b0c      	cmp	r3, #12
 8001da8:	d014      	beq.n	8001dd4 <HAL_RCC_GetSysClockFreq+0x40>
 8001daa:	d900      	bls.n	8001dae <HAL_RCC_GetSysClockFreq+0x1a>
 8001dac:	e07b      	b.n	8001ea6 <HAL_RCC_GetSysClockFreq+0x112>
 8001dae:	2b04      	cmp	r3, #4
 8001db0:	d002      	beq.n	8001db8 <HAL_RCC_GetSysClockFreq+0x24>
 8001db2:	2b08      	cmp	r3, #8
 8001db4:	d00b      	beq.n	8001dce <HAL_RCC_GetSysClockFreq+0x3a>
 8001db6:	e076      	b.n	8001ea6 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001db8:	4b44      	ldr	r3, [pc, #272]	; (8001ecc <HAL_RCC_GetSysClockFreq+0x138>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2210      	movs	r2, #16
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d002      	beq.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001dc2:	4b43      	ldr	r3, [pc, #268]	; (8001ed0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001dc4:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001dc6:	e07c      	b.n	8001ec2 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001dc8:	4b42      	ldr	r3, [pc, #264]	; (8001ed4 <HAL_RCC_GetSysClockFreq+0x140>)
 8001dca:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001dcc:	e079      	b.n	8001ec2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001dce:	4b42      	ldr	r3, [pc, #264]	; (8001ed8 <HAL_RCC_GetSysClockFreq+0x144>)
 8001dd0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001dd2:	e076      	b.n	8001ec2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001dd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dd6:	0c9a      	lsrs	r2, r3, #18
 8001dd8:	230f      	movs	r3, #15
 8001dda:	401a      	ands	r2, r3
 8001ddc:	4b3f      	ldr	r3, [pc, #252]	; (8001edc <HAL_RCC_GetSysClockFreq+0x148>)
 8001dde:	5c9b      	ldrb	r3, [r3, r2]
 8001de0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001de4:	0d9a      	lsrs	r2, r3, #22
 8001de6:	2303      	movs	r3, #3
 8001de8:	4013      	ands	r3, r2
 8001dea:	3301      	adds	r3, #1
 8001dec:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001dee:	4b37      	ldr	r3, [pc, #220]	; (8001ecc <HAL_RCC_GetSysClockFreq+0x138>)
 8001df0:	68da      	ldr	r2, [r3, #12]
 8001df2:	2380      	movs	r3, #128	; 0x80
 8001df4:	025b      	lsls	r3, r3, #9
 8001df6:	4013      	ands	r3, r2
 8001df8:	d01a      	beq.n	8001e30 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dfc:	61bb      	str	r3, [r7, #24]
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61fb      	str	r3, [r7, #28]
 8001e02:	4a35      	ldr	r2, [pc, #212]	; (8001ed8 <HAL_RCC_GetSysClockFreq+0x144>)
 8001e04:	2300      	movs	r3, #0
 8001e06:	69b8      	ldr	r0, [r7, #24]
 8001e08:	69f9      	ldr	r1, [r7, #28]
 8001e0a:	f7fe fa29 	bl	8000260 <__aeabi_lmul>
 8001e0e:	0002      	movs	r2, r0
 8001e10:	000b      	movs	r3, r1
 8001e12:	0010      	movs	r0, r2
 8001e14:	0019      	movs	r1, r3
 8001e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e18:	613b      	str	r3, [r7, #16]
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	617b      	str	r3, [r7, #20]
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	f7fe f9fd 	bl	8000220 <__aeabi_uldivmod>
 8001e26:	0002      	movs	r2, r0
 8001e28:	000b      	movs	r3, r1
 8001e2a:	0013      	movs	r3, r2
 8001e2c:	637b      	str	r3, [r7, #52]	; 0x34
 8001e2e:	e037      	b.n	8001ea0 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001e30:	4b26      	ldr	r3, [pc, #152]	; (8001ecc <HAL_RCC_GetSysClockFreq+0x138>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2210      	movs	r2, #16
 8001e36:	4013      	ands	r3, r2
 8001e38:	d01a      	beq.n	8001e70 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e3c:	60bb      	str	r3, [r7, #8]
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	4a23      	ldr	r2, [pc, #140]	; (8001ed0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001e44:	2300      	movs	r3, #0
 8001e46:	68b8      	ldr	r0, [r7, #8]
 8001e48:	68f9      	ldr	r1, [r7, #12]
 8001e4a:	f7fe fa09 	bl	8000260 <__aeabi_lmul>
 8001e4e:	0002      	movs	r2, r0
 8001e50:	000b      	movs	r3, r1
 8001e52:	0010      	movs	r0, r2
 8001e54:	0019      	movs	r1, r3
 8001e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e58:	603b      	str	r3, [r7, #0]
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	607b      	str	r3, [r7, #4]
 8001e5e:	683a      	ldr	r2, [r7, #0]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f7fe f9dd 	bl	8000220 <__aeabi_uldivmod>
 8001e66:	0002      	movs	r2, r0
 8001e68:	000b      	movs	r3, r1
 8001e6a:	0013      	movs	r3, r2
 8001e6c:	637b      	str	r3, [r7, #52]	; 0x34
 8001e6e:	e017      	b.n	8001ea0 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e72:	0018      	movs	r0, r3
 8001e74:	2300      	movs	r3, #0
 8001e76:	0019      	movs	r1, r3
 8001e78:	4a16      	ldr	r2, [pc, #88]	; (8001ed4 <HAL_RCC_GetSysClockFreq+0x140>)
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	f7fe f9f0 	bl	8000260 <__aeabi_lmul>
 8001e80:	0002      	movs	r2, r0
 8001e82:	000b      	movs	r3, r1
 8001e84:	0010      	movs	r0, r2
 8001e86:	0019      	movs	r1, r3
 8001e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8a:	001c      	movs	r4, r3
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	001d      	movs	r5, r3
 8001e90:	0022      	movs	r2, r4
 8001e92:	002b      	movs	r3, r5
 8001e94:	f7fe f9c4 	bl	8000220 <__aeabi_uldivmod>
 8001e98:	0002      	movs	r2, r0
 8001e9a:	000b      	movs	r3, r1
 8001e9c:	0013      	movs	r3, r2
 8001e9e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001ea0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ea2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ea4:	e00d      	b.n	8001ec2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001ea6:	4b09      	ldr	r3, [pc, #36]	; (8001ecc <HAL_RCC_GetSysClockFreq+0x138>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	0b5b      	lsrs	r3, r3, #13
 8001eac:	2207      	movs	r2, #7
 8001eae:	4013      	ands	r3, r2
 8001eb0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001eb2:	6a3b      	ldr	r3, [r7, #32]
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	2280      	movs	r2, #128	; 0x80
 8001eb8:	0212      	lsls	r2, r2, #8
 8001eba:	409a      	lsls	r2, r3
 8001ebc:	0013      	movs	r3, r2
 8001ebe:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ec0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001ec4:	0018      	movs	r0, r3
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	b00e      	add	sp, #56	; 0x38
 8001eca:	bdb0      	pop	{r4, r5, r7, pc}
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	003d0900 	.word	0x003d0900
 8001ed4:	00f42400 	.word	0x00f42400
 8001ed8:	007a1200 	.word	0x007a1200
 8001edc:	08003218 	.word	0x08003218

08001ee0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ee4:	4b02      	ldr	r3, [pc, #8]	; (8001ef0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
}
 8001ee8:	0018      	movs	r0, r3
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	46c0      	nop			; (mov r8, r8)
 8001ef0:	20000000 	.word	0x20000000

08001ef4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ef8:	f7ff fff2 	bl	8001ee0 <HAL_RCC_GetHCLKFreq>
 8001efc:	0001      	movs	r1, r0
 8001efe:	4b06      	ldr	r3, [pc, #24]	; (8001f18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	0a1b      	lsrs	r3, r3, #8
 8001f04:	2207      	movs	r2, #7
 8001f06:	4013      	ands	r3, r2
 8001f08:	4a04      	ldr	r2, [pc, #16]	; (8001f1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f0a:	5cd3      	ldrb	r3, [r2, r3]
 8001f0c:	40d9      	lsrs	r1, r3
 8001f0e:	000b      	movs	r3, r1
}
 8001f10:	0018      	movs	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	46c0      	nop			; (mov r8, r8)
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	08003210 	.word	0x08003210

08001f20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f24:	f7ff ffdc 	bl	8001ee0 <HAL_RCC_GetHCLKFreq>
 8001f28:	0001      	movs	r1, r0
 8001f2a:	4b06      	ldr	r3, [pc, #24]	; (8001f44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	0adb      	lsrs	r3, r3, #11
 8001f30:	2207      	movs	r2, #7
 8001f32:	4013      	ands	r3, r2
 8001f34:	4a04      	ldr	r2, [pc, #16]	; (8001f48 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001f36:	5cd3      	ldrb	r3, [r2, r3]
 8001f38:	40d9      	lsrs	r1, r3
 8001f3a:	000b      	movs	r3, r1
}
 8001f3c:	0018      	movs	r0, r3
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	40021000 	.word	0x40021000
 8001f48:	08003210 	.word	0x08003210

08001f4c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001f54:	2017      	movs	r0, #23
 8001f56:	183b      	adds	r3, r7, r0
 8001f58:	2200      	movs	r2, #0
 8001f5a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2220      	movs	r2, #32
 8001f62:	4013      	ands	r3, r2
 8001f64:	d100      	bne.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8001f66:	e0c7      	b.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f68:	4b84      	ldr	r3, [pc, #528]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001f6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f6c:	2380      	movs	r3, #128	; 0x80
 8001f6e:	055b      	lsls	r3, r3, #21
 8001f70:	4013      	ands	r3, r2
 8001f72:	d109      	bne.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f74:	4b81      	ldr	r3, [pc, #516]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001f76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f78:	4b80      	ldr	r3, [pc, #512]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001f7a:	2180      	movs	r1, #128	; 0x80
 8001f7c:	0549      	lsls	r1, r1, #21
 8001f7e:	430a      	orrs	r2, r1
 8001f80:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001f82:	183b      	adds	r3, r7, r0
 8001f84:	2201      	movs	r2, #1
 8001f86:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f88:	4b7d      	ldr	r3, [pc, #500]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	2380      	movs	r3, #128	; 0x80
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	4013      	ands	r3, r2
 8001f92:	d11a      	bne.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f94:	4b7a      	ldr	r3, [pc, #488]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	4b79      	ldr	r3, [pc, #484]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001f9a:	2180      	movs	r1, #128	; 0x80
 8001f9c:	0049      	lsls	r1, r1, #1
 8001f9e:	430a      	orrs	r2, r1
 8001fa0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fa2:	f7fe fe87 	bl	8000cb4 <HAL_GetTick>
 8001fa6:	0003      	movs	r3, r0
 8001fa8:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001faa:	e008      	b.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fac:	f7fe fe82 	bl	8000cb4 <HAL_GetTick>
 8001fb0:	0002      	movs	r2, r0
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b64      	cmp	r3, #100	; 0x64
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e0d9      	b.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fbe:	4b70      	ldr	r3, [pc, #448]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	2380      	movs	r3, #128	; 0x80
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	d0f0      	beq.n	8001fac <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001fca:	4b6c      	ldr	r3, [pc, #432]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	23c0      	movs	r3, #192	; 0xc0
 8001fd0:	039b      	lsls	r3, r3, #14
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	685a      	ldr	r2, [r3, #4]
 8001fda:	23c0      	movs	r3, #192	; 0xc0
 8001fdc:	039b      	lsls	r3, r3, #14
 8001fde:	4013      	ands	r3, r2
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d013      	beq.n	800200e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	23c0      	movs	r3, #192	; 0xc0
 8001fec:	029b      	lsls	r3, r3, #10
 8001fee:	401a      	ands	r2, r3
 8001ff0:	23c0      	movs	r3, #192	; 0xc0
 8001ff2:	029b      	lsls	r3, r3, #10
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d10a      	bne.n	800200e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001ff8:	4b60      	ldr	r3, [pc, #384]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	2380      	movs	r3, #128	; 0x80
 8001ffe:	029b      	lsls	r3, r3, #10
 8002000:	401a      	ands	r2, r3
 8002002:	2380      	movs	r3, #128	; 0x80
 8002004:	029b      	lsls	r3, r3, #10
 8002006:	429a      	cmp	r2, r3
 8002008:	d101      	bne.n	800200e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e0b1      	b.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800200e:	4b5b      	ldr	r3, [pc, #364]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002010:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002012:	23c0      	movs	r3, #192	; 0xc0
 8002014:	029b      	lsls	r3, r3, #10
 8002016:	4013      	ands	r3, r2
 8002018:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d03b      	beq.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685a      	ldr	r2, [r3, #4]
 8002024:	23c0      	movs	r3, #192	; 0xc0
 8002026:	029b      	lsls	r3, r3, #10
 8002028:	4013      	ands	r3, r2
 800202a:	68fa      	ldr	r2, [r7, #12]
 800202c:	429a      	cmp	r2, r3
 800202e:	d033      	beq.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2220      	movs	r2, #32
 8002036:	4013      	ands	r3, r2
 8002038:	d02e      	beq.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800203a:	4b50      	ldr	r3, [pc, #320]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800203c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800203e:	4a51      	ldr	r2, [pc, #324]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002040:	4013      	ands	r3, r2
 8002042:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002044:	4b4d      	ldr	r3, [pc, #308]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002046:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002048:	4b4c      	ldr	r3, [pc, #304]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800204a:	2180      	movs	r1, #128	; 0x80
 800204c:	0309      	lsls	r1, r1, #12
 800204e:	430a      	orrs	r2, r1
 8002050:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002052:	4b4a      	ldr	r3, [pc, #296]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002054:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002056:	4b49      	ldr	r3, [pc, #292]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002058:	494b      	ldr	r1, [pc, #300]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800205a:	400a      	ands	r2, r1
 800205c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800205e:	4b47      	ldr	r3, [pc, #284]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002060:	68fa      	ldr	r2, [r7, #12]
 8002062:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002064:	68fa      	ldr	r2, [r7, #12]
 8002066:	2380      	movs	r3, #128	; 0x80
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	4013      	ands	r3, r2
 800206c:	d014      	beq.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800206e:	f7fe fe21 	bl	8000cb4 <HAL_GetTick>
 8002072:	0003      	movs	r3, r0
 8002074:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002076:	e009      	b.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002078:	f7fe fe1c 	bl	8000cb4 <HAL_GetTick>
 800207c:	0002      	movs	r2, r0
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	4a42      	ldr	r2, [pc, #264]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d901      	bls.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002088:	2303      	movs	r3, #3
 800208a:	e072      	b.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800208c:	4b3b      	ldr	r3, [pc, #236]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800208e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002090:	2380      	movs	r3, #128	; 0x80
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	4013      	ands	r3, r2
 8002096:	d0ef      	beq.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2220      	movs	r2, #32
 800209e:	4013      	ands	r3, r2
 80020a0:	d01f      	beq.n	80020e2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685a      	ldr	r2, [r3, #4]
 80020a6:	23c0      	movs	r3, #192	; 0xc0
 80020a8:	029b      	lsls	r3, r3, #10
 80020aa:	401a      	ands	r2, r3
 80020ac:	23c0      	movs	r3, #192	; 0xc0
 80020ae:	029b      	lsls	r3, r3, #10
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d10c      	bne.n	80020ce <HAL_RCCEx_PeriphCLKConfig+0x182>
 80020b4:	4b31      	ldr	r3, [pc, #196]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a35      	ldr	r2, [pc, #212]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80020ba:	4013      	ands	r3, r2
 80020bc:	0019      	movs	r1, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685a      	ldr	r2, [r3, #4]
 80020c2:	23c0      	movs	r3, #192	; 0xc0
 80020c4:	039b      	lsls	r3, r3, #14
 80020c6:	401a      	ands	r2, r3
 80020c8:	4b2c      	ldr	r3, [pc, #176]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80020ca:	430a      	orrs	r2, r1
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	4b2b      	ldr	r3, [pc, #172]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80020d0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685a      	ldr	r2, [r3, #4]
 80020d6:	23c0      	movs	r3, #192	; 0xc0
 80020d8:	029b      	lsls	r3, r3, #10
 80020da:	401a      	ands	r2, r3
 80020dc:	4b27      	ldr	r3, [pc, #156]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80020de:	430a      	orrs	r2, r1
 80020e0:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80020e2:	2317      	movs	r3, #23
 80020e4:	18fb      	adds	r3, r7, r3
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d105      	bne.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020ec:	4b23      	ldr	r3, [pc, #140]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80020ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80020f0:	4b22      	ldr	r3, [pc, #136]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80020f2:	4928      	ldr	r1, [pc, #160]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80020f4:	400a      	ands	r2, r1
 80020f6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2202      	movs	r2, #2
 80020fe:	4013      	ands	r3, r2
 8002100:	d009      	beq.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002102:	4b1e      	ldr	r3, [pc, #120]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002104:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002106:	220c      	movs	r2, #12
 8002108:	4393      	bics	r3, r2
 800210a:	0019      	movs	r1, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689a      	ldr	r2, [r3, #8]
 8002110:	4b1a      	ldr	r3, [pc, #104]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002112:	430a      	orrs	r2, r1
 8002114:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	2204      	movs	r2, #4
 800211c:	4013      	ands	r3, r2
 800211e:	d009      	beq.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002120:	4b16      	ldr	r3, [pc, #88]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002122:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002124:	4a1c      	ldr	r2, [pc, #112]	; (8002198 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002126:	4013      	ands	r3, r2
 8002128:	0019      	movs	r1, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	68da      	ldr	r2, [r3, #12]
 800212e:	4b13      	ldr	r3, [pc, #76]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002130:	430a      	orrs	r2, r1
 8002132:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2208      	movs	r2, #8
 800213a:	4013      	ands	r3, r2
 800213c:	d009      	beq.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800213e:	4b0f      	ldr	r3, [pc, #60]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002140:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002142:	4a16      	ldr	r2, [pc, #88]	; (800219c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002144:	4013      	ands	r3, r2
 8002146:	0019      	movs	r1, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	691a      	ldr	r2, [r3, #16]
 800214c:	4b0b      	ldr	r3, [pc, #44]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800214e:	430a      	orrs	r2, r1
 8002150:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2280      	movs	r2, #128	; 0x80
 8002158:	4013      	ands	r3, r2
 800215a:	d009      	beq.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800215c:	4b07      	ldr	r3, [pc, #28]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800215e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002160:	4a0f      	ldr	r2, [pc, #60]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002162:	4013      	ands	r3, r2
 8002164:	0019      	movs	r1, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	695a      	ldr	r2, [r3, #20]
 800216a:	4b04      	ldr	r3, [pc, #16]	; (800217c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800216c:	430a      	orrs	r2, r1
 800216e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	0018      	movs	r0, r3
 8002174:	46bd      	mov	sp, r7
 8002176:	b006      	add	sp, #24
 8002178:	bd80      	pop	{r7, pc}
 800217a:	46c0      	nop			; (mov r8, r8)
 800217c:	40021000 	.word	0x40021000
 8002180:	40007000 	.word	0x40007000
 8002184:	fffcffff 	.word	0xfffcffff
 8002188:	fff7ffff 	.word	0xfff7ffff
 800218c:	00001388 	.word	0x00001388
 8002190:	ffcfffff 	.word	0xffcfffff
 8002194:	efffffff 	.word	0xefffffff
 8002198:	fffff3ff 	.word	0xfffff3ff
 800219c:	ffffcfff 	.word	0xffffcfff
 80021a0:	fff3ffff 	.word	0xfff3ffff

080021a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d101      	bne.n	80021b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e07b      	b.n	80022ae <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d109      	bne.n	80021d2 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685a      	ldr	r2, [r3, #4]
 80021c2:	2382      	movs	r3, #130	; 0x82
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d009      	beq.n	80021de <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	61da      	str	r2, [r3, #28]
 80021d0:	e005      	b.n	80021de <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2200      	movs	r2, #0
 80021e2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2251      	movs	r2, #81	; 0x51
 80021e8:	5c9b      	ldrb	r3, [r3, r2]
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d107      	bne.n	8002200 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2250      	movs	r2, #80	; 0x50
 80021f4:	2100      	movs	r1, #0
 80021f6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	0018      	movs	r0, r3
 80021fc:	f7fe fbbc 	bl	8000978 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2251      	movs	r2, #81	; 0x51
 8002204:	2102      	movs	r1, #2
 8002206:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	2140      	movs	r1, #64	; 0x40
 8002214:	438a      	bics	r2, r1
 8002216:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685a      	ldr	r2, [r3, #4]
 800221c:	2382      	movs	r3, #130	; 0x82
 800221e:	005b      	lsls	r3, r3, #1
 8002220:	401a      	ands	r2, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6899      	ldr	r1, [r3, #8]
 8002226:	2384      	movs	r3, #132	; 0x84
 8002228:	021b      	lsls	r3, r3, #8
 800222a:	400b      	ands	r3, r1
 800222c:	431a      	orrs	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	68d9      	ldr	r1, [r3, #12]
 8002232:	2380      	movs	r3, #128	; 0x80
 8002234:	011b      	lsls	r3, r3, #4
 8002236:	400b      	ands	r3, r1
 8002238:	431a      	orrs	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	691b      	ldr	r3, [r3, #16]
 800223e:	2102      	movs	r1, #2
 8002240:	400b      	ands	r3, r1
 8002242:	431a      	orrs	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	695b      	ldr	r3, [r3, #20]
 8002248:	2101      	movs	r1, #1
 800224a:	400b      	ands	r3, r1
 800224c:	431a      	orrs	r2, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6999      	ldr	r1, [r3, #24]
 8002252:	2380      	movs	r3, #128	; 0x80
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	400b      	ands	r3, r1
 8002258:	431a      	orrs	r2, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	69db      	ldr	r3, [r3, #28]
 800225e:	2138      	movs	r1, #56	; 0x38
 8002260:	400b      	ands	r3, r1
 8002262:	431a      	orrs	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a1b      	ldr	r3, [r3, #32]
 8002268:	2180      	movs	r1, #128	; 0x80
 800226a:	400b      	ands	r3, r1
 800226c:	431a      	orrs	r2, r3
 800226e:	0011      	movs	r1, r2
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002274:	2380      	movs	r3, #128	; 0x80
 8002276:	019b      	lsls	r3, r3, #6
 8002278:	401a      	ands	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	430a      	orrs	r2, r1
 8002280:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	0c1b      	lsrs	r3, r3, #16
 8002288:	2204      	movs	r2, #4
 800228a:	4013      	ands	r3, r2
 800228c:	0019      	movs	r1, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002292:	2210      	movs	r2, #16
 8002294:	401a      	ands	r2, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	430a      	orrs	r2, r1
 800229c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2251      	movs	r2, #81	; 0x51
 80022a8:	2101      	movs	r1, #1
 80022aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	0018      	movs	r0, r3
 80022b0:	46bd      	mov	sp, r7
 80022b2:	b002      	add	sp, #8
 80022b4:	bd80      	pop	{r7, pc}

080022b6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b082      	sub	sp, #8
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d101      	bne.n	80022c8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e032      	b.n	800232e <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2239      	movs	r2, #57	; 0x39
 80022cc:	5c9b      	ldrb	r3, [r3, r2]
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d107      	bne.n	80022e4 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2238      	movs	r2, #56	; 0x38
 80022d8:	2100      	movs	r1, #0
 80022da:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	0018      	movs	r0, r3
 80022e0:	f7fe fb8e 	bl	8000a00 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2239      	movs	r2, #57	; 0x39
 80022e8:	2102      	movs	r1, #2
 80022ea:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	3304      	adds	r3, #4
 80022f4:	0019      	movs	r1, r3
 80022f6:	0010      	movs	r0, r2
 80022f8:	f000 f8e4 	bl	80024c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	223e      	movs	r2, #62	; 0x3e
 8002300:	2101      	movs	r1, #1
 8002302:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	223a      	movs	r2, #58	; 0x3a
 8002308:	2101      	movs	r1, #1
 800230a:	5499      	strb	r1, [r3, r2]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	223b      	movs	r2, #59	; 0x3b
 8002310:	2101      	movs	r1, #1
 8002312:	5499      	strb	r1, [r3, r2]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	223c      	movs	r2, #60	; 0x3c
 8002318:	2101      	movs	r1, #1
 800231a:	5499      	strb	r1, [r3, r2]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	223d      	movs	r2, #61	; 0x3d
 8002320:	2101      	movs	r1, #1
 8002322:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2239      	movs	r2, #57	; 0x39
 8002328:	2101      	movs	r1, #1
 800232a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800232c:	2300      	movs	r3, #0
}
 800232e:	0018      	movs	r0, r3
 8002330:	46bd      	mov	sp, r7
 8002332:	b002      	add	sp, #8
 8002334:	bd80      	pop	{r7, pc}
	...

08002338 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002344:	2317      	movs	r3, #23
 8002346:	18fb      	adds	r3, r7, r3
 8002348:	2200      	movs	r2, #0
 800234a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2238      	movs	r2, #56	; 0x38
 8002350:	5c9b      	ldrb	r3, [r3, r2]
 8002352:	2b01      	cmp	r3, #1
 8002354:	d101      	bne.n	800235a <HAL_TIM_PWM_ConfigChannel+0x22>
 8002356:	2302      	movs	r3, #2
 8002358:	e0ad      	b.n	80024b6 <HAL_TIM_PWM_ConfigChannel+0x17e>
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2238      	movs	r2, #56	; 0x38
 800235e:	2101      	movs	r1, #1
 8002360:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2b0c      	cmp	r3, #12
 8002366:	d100      	bne.n	800236a <HAL_TIM_PWM_ConfigChannel+0x32>
 8002368:	e076      	b.n	8002458 <HAL_TIM_PWM_ConfigChannel+0x120>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2b0c      	cmp	r3, #12
 800236e:	d900      	bls.n	8002372 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002370:	e095      	b.n	800249e <HAL_TIM_PWM_ConfigChannel+0x166>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2b08      	cmp	r3, #8
 8002376:	d04e      	beq.n	8002416 <HAL_TIM_PWM_ConfigChannel+0xde>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2b08      	cmp	r3, #8
 800237c:	d900      	bls.n	8002380 <HAL_TIM_PWM_ConfigChannel+0x48>
 800237e:	e08e      	b.n	800249e <HAL_TIM_PWM_ConfigChannel+0x166>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d003      	beq.n	800238e <HAL_TIM_PWM_ConfigChannel+0x56>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2b04      	cmp	r3, #4
 800238a:	d021      	beq.n	80023d0 <HAL_TIM_PWM_ConfigChannel+0x98>
 800238c:	e087      	b.n	800249e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	68ba      	ldr	r2, [r7, #8]
 8002394:	0011      	movs	r1, r2
 8002396:	0018      	movs	r0, r3
 8002398:	f000 f8de 	bl	8002558 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	699a      	ldr	r2, [r3, #24]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2108      	movs	r1, #8
 80023a8:	430a      	orrs	r2, r1
 80023aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	699a      	ldr	r2, [r3, #24]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	2104      	movs	r1, #4
 80023b8:	438a      	bics	r2, r1
 80023ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	6999      	ldr	r1, [r3, #24]
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	68da      	ldr	r2, [r3, #12]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	430a      	orrs	r2, r1
 80023cc:	619a      	str	r2, [r3, #24]
      break;
 80023ce:	e06b      	b.n	80024a8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	68ba      	ldr	r2, [r7, #8]
 80023d6:	0011      	movs	r1, r2
 80023d8:	0018      	movs	r0, r3
 80023da:	f000 f8f9 	bl	80025d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	699a      	ldr	r2, [r3, #24]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2180      	movs	r1, #128	; 0x80
 80023ea:	0109      	lsls	r1, r1, #4
 80023ec:	430a      	orrs	r2, r1
 80023ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	699a      	ldr	r2, [r3, #24]
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4931      	ldr	r1, [pc, #196]	; (80024c0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80023fc:	400a      	ands	r2, r1
 80023fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6999      	ldr	r1, [r3, #24]
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	021a      	lsls	r2, r3, #8
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	430a      	orrs	r2, r1
 8002412:	619a      	str	r2, [r3, #24]
      break;
 8002414:	e048      	b.n	80024a8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	68ba      	ldr	r2, [r7, #8]
 800241c:	0011      	movs	r1, r2
 800241e:	0018      	movs	r0, r3
 8002420:	f000 f918 	bl	8002654 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	69da      	ldr	r2, [r3, #28]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2108      	movs	r1, #8
 8002430:	430a      	orrs	r2, r1
 8002432:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	69da      	ldr	r2, [r3, #28]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2104      	movs	r1, #4
 8002440:	438a      	bics	r2, r1
 8002442:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	69d9      	ldr	r1, [r3, #28]
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	68da      	ldr	r2, [r3, #12]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	430a      	orrs	r2, r1
 8002454:	61da      	str	r2, [r3, #28]
      break;
 8002456:	e027      	b.n	80024a8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	68ba      	ldr	r2, [r7, #8]
 800245e:	0011      	movs	r1, r2
 8002460:	0018      	movs	r0, r3
 8002462:	f000 f937 	bl	80026d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	69da      	ldr	r2, [r3, #28]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2180      	movs	r1, #128	; 0x80
 8002472:	0109      	lsls	r1, r1, #4
 8002474:	430a      	orrs	r2, r1
 8002476:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	69da      	ldr	r2, [r3, #28]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	490f      	ldr	r1, [pc, #60]	; (80024c0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002484:	400a      	ands	r2, r1
 8002486:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	69d9      	ldr	r1, [r3, #28]
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	021a      	lsls	r2, r3, #8
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	430a      	orrs	r2, r1
 800249a:	61da      	str	r2, [r3, #28]
      break;
 800249c:	e004      	b.n	80024a8 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800249e:	2317      	movs	r3, #23
 80024a0:	18fb      	adds	r3, r7, r3
 80024a2:	2201      	movs	r2, #1
 80024a4:	701a      	strb	r2, [r3, #0]
      break;
 80024a6:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2238      	movs	r2, #56	; 0x38
 80024ac:	2100      	movs	r1, #0
 80024ae:	5499      	strb	r1, [r3, r2]

  return status;
 80024b0:	2317      	movs	r3, #23
 80024b2:	18fb      	adds	r3, r7, r3
 80024b4:	781b      	ldrb	r3, [r3, #0]
}
 80024b6:	0018      	movs	r0, r3
 80024b8:	46bd      	mov	sp, r7
 80024ba:	b006      	add	sp, #24
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	46c0      	nop			; (mov r8, r8)
 80024c0:	fffffbff 	.word	0xfffffbff

080024c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	2380      	movs	r3, #128	; 0x80
 80024d8:	05db      	lsls	r3, r3, #23
 80024da:	429a      	cmp	r2, r3
 80024dc:	d003      	beq.n	80024e6 <TIM_Base_SetConfig+0x22>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a1b      	ldr	r2, [pc, #108]	; (8002550 <TIM_Base_SetConfig+0x8c>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d108      	bne.n	80024f8 <TIM_Base_SetConfig+0x34>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2270      	movs	r2, #112	; 0x70
 80024ea:	4393      	bics	r3, r2
 80024ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	68fa      	ldr	r2, [r7, #12]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024f8:	687a      	ldr	r2, [r7, #4]
 80024fa:	2380      	movs	r3, #128	; 0x80
 80024fc:	05db      	lsls	r3, r3, #23
 80024fe:	429a      	cmp	r2, r3
 8002500:	d003      	beq.n	800250a <TIM_Base_SetConfig+0x46>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a12      	ldr	r2, [pc, #72]	; (8002550 <TIM_Base_SetConfig+0x8c>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d108      	bne.n	800251c <TIM_Base_SetConfig+0x58>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	4a11      	ldr	r2, [pc, #68]	; (8002554 <TIM_Base_SetConfig+0x90>)
 800250e:	4013      	ands	r3, r2
 8002510:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	68db      	ldr	r3, [r3, #12]
 8002516:	68fa      	ldr	r2, [r7, #12]
 8002518:	4313      	orrs	r3, r2
 800251a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2280      	movs	r2, #128	; 0x80
 8002520:	4393      	bics	r3, r2
 8002522:	001a      	movs	r2, r3
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	691b      	ldr	r3, [r3, #16]
 8002528:	4313      	orrs	r3, r2
 800252a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	68fa      	ldr	r2, [r7, #12]
 8002530:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	689a      	ldr	r2, [r3, #8]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2201      	movs	r2, #1
 8002546:	615a      	str	r2, [r3, #20]
}
 8002548:	46c0      	nop			; (mov r8, r8)
 800254a:	46bd      	mov	sp, r7
 800254c:	b004      	add	sp, #16
 800254e:	bd80      	pop	{r7, pc}
 8002550:	40010800 	.word	0x40010800
 8002554:	fffffcff 	.word	0xfffffcff

08002558 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6a1b      	ldr	r3, [r3, #32]
 8002566:	2201      	movs	r2, #1
 8002568:	4393      	bics	r3, r2
 800256a:	001a      	movs	r2, r3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a1b      	ldr	r3, [r3, #32]
 8002574:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	699b      	ldr	r3, [r3, #24]
 8002580:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2270      	movs	r2, #112	; 0x70
 8002586:	4393      	bics	r3, r2
 8002588:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2203      	movs	r2, #3
 800258e:	4393      	bics	r3, r2
 8002590:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	68fa      	ldr	r2, [r7, #12]
 8002598:	4313      	orrs	r3, r2
 800259a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	2202      	movs	r2, #2
 80025a0:	4393      	bics	r3, r2
 80025a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	697a      	ldr	r2, [r7, #20]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	68fa      	ldr	r2, [r7, #12]
 80025b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685a      	ldr	r2, [r3, #4]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	697a      	ldr	r2, [r7, #20]
 80025c6:	621a      	str	r2, [r3, #32]
}
 80025c8:	46c0      	nop			; (mov r8, r8)
 80025ca:	46bd      	mov	sp, r7
 80025cc:	b006      	add	sp, #24
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b086      	sub	sp, #24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6a1b      	ldr	r3, [r3, #32]
 80025de:	2210      	movs	r2, #16
 80025e0:	4393      	bics	r3, r2
 80025e2:	001a      	movs	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6a1b      	ldr	r3, [r3, #32]
 80025ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	4a13      	ldr	r2, [pc, #76]	; (800264c <TIM_OC2_SetConfig+0x7c>)
 80025fe:	4013      	ands	r3, r2
 8002600:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	4a12      	ldr	r2, [pc, #72]	; (8002650 <TIM_OC2_SetConfig+0x80>)
 8002606:	4013      	ands	r3, r2
 8002608:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	021b      	lsls	r3, r3, #8
 8002610:	68fa      	ldr	r2, [r7, #12]
 8002612:	4313      	orrs	r3, r2
 8002614:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	2220      	movs	r2, #32
 800261a:	4393      	bics	r3, r2
 800261c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	011b      	lsls	r3, r3, #4
 8002624:	697a      	ldr	r2, [r7, #20]
 8002626:	4313      	orrs	r3, r2
 8002628:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	68fa      	ldr	r2, [r7, #12]
 8002634:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	685a      	ldr	r2, [r3, #4]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	697a      	ldr	r2, [r7, #20]
 8002642:	621a      	str	r2, [r3, #32]
}
 8002644:	46c0      	nop			; (mov r8, r8)
 8002646:	46bd      	mov	sp, r7
 8002648:	b006      	add	sp, #24
 800264a:	bd80      	pop	{r7, pc}
 800264c:	ffff8fff 	.word	0xffff8fff
 8002650:	fffffcff 	.word	0xfffffcff

08002654 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b086      	sub	sp, #24
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a1b      	ldr	r3, [r3, #32]
 8002662:	4a1a      	ldr	r2, [pc, #104]	; (80026cc <TIM_OC3_SetConfig+0x78>)
 8002664:	401a      	ands	r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a1b      	ldr	r3, [r3, #32]
 800266e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	69db      	ldr	r3, [r3, #28]
 800267a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2270      	movs	r2, #112	; 0x70
 8002680:	4393      	bics	r3, r2
 8002682:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2203      	movs	r2, #3
 8002688:	4393      	bics	r3, r2
 800268a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	68fa      	ldr	r2, [r7, #12]
 8002692:	4313      	orrs	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	4a0d      	ldr	r2, [pc, #52]	; (80026d0 <TIM_OC3_SetConfig+0x7c>)
 800269a:	4013      	ands	r3, r2
 800269c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	021b      	lsls	r3, r3, #8
 80026a4:	697a      	ldr	r2, [r7, #20]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	68fa      	ldr	r2, [r7, #12]
 80026b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	697a      	ldr	r2, [r7, #20]
 80026c2:	621a      	str	r2, [r3, #32]
}
 80026c4:	46c0      	nop			; (mov r8, r8)
 80026c6:	46bd      	mov	sp, r7
 80026c8:	b006      	add	sp, #24
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	fffffeff 	.word	0xfffffeff
 80026d0:	fffffdff 	.word	0xfffffdff

080026d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b086      	sub	sp, #24
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a1b      	ldr	r3, [r3, #32]
 80026e2:	4a1b      	ldr	r2, [pc, #108]	; (8002750 <TIM_OC4_SetConfig+0x7c>)
 80026e4:	401a      	ands	r2, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6a1b      	ldr	r3, [r3, #32]
 80026ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	69db      	ldr	r3, [r3, #28]
 80026fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	4a15      	ldr	r2, [pc, #84]	; (8002754 <TIM_OC4_SetConfig+0x80>)
 8002700:	4013      	ands	r3, r2
 8002702:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	4a14      	ldr	r2, [pc, #80]	; (8002758 <TIM_OC4_SetConfig+0x84>)
 8002708:	4013      	ands	r3, r2
 800270a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	021b      	lsls	r3, r3, #8
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	4313      	orrs	r3, r2
 8002716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	4a10      	ldr	r2, [pc, #64]	; (800275c <TIM_OC4_SetConfig+0x88>)
 800271c:	4013      	ands	r3, r2
 800271e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	031b      	lsls	r3, r3, #12
 8002726:	697a      	ldr	r2, [r7, #20]
 8002728:	4313      	orrs	r3, r2
 800272a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	68fa      	ldr	r2, [r7, #12]
 8002736:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685a      	ldr	r2, [r3, #4]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	697a      	ldr	r2, [r7, #20]
 8002744:	621a      	str	r2, [r3, #32]
}
 8002746:	46c0      	nop			; (mov r8, r8)
 8002748:	46bd      	mov	sp, r7
 800274a:	b006      	add	sp, #24
 800274c:	bd80      	pop	{r7, pc}
 800274e:	46c0      	nop			; (mov r8, r8)
 8002750:	ffffefff 	.word	0xffffefff
 8002754:	ffff8fff 	.word	0xffff8fff
 8002758:	fffffcff 	.word	0xfffffcff
 800275c:	ffffdfff 	.word	0xffffdfff

08002760 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2238      	movs	r2, #56	; 0x38
 800276e:	5c9b      	ldrb	r3, [r3, r2]
 8002770:	2b01      	cmp	r3, #1
 8002772:	d101      	bne.n	8002778 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002774:	2302      	movs	r3, #2
 8002776:	e03d      	b.n	80027f4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2238      	movs	r2, #56	; 0x38
 800277c:	2101      	movs	r1, #1
 800277e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2239      	movs	r2, #57	; 0x39
 8002784:	2102      	movs	r1, #2
 8002786:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2270      	movs	r2, #112	; 0x70
 800279c:	4393      	bics	r3, r2
 800279e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	68fa      	ldr	r2, [r7, #12]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	2380      	movs	r3, #128	; 0x80
 80027b8:	05db      	lsls	r3, r3, #23
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d004      	beq.n	80027c8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a0e      	ldr	r2, [pc, #56]	; (80027fc <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d10c      	bne.n	80027e2 <HAL_TIMEx_MasterConfigSynchronization+0x82>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	2280      	movs	r2, #128	; 0x80
 80027cc:	4393      	bics	r3, r2
 80027ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	68ba      	ldr	r2, [r7, #8]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	68ba      	ldr	r2, [r7, #8]
 80027e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2239      	movs	r2, #57	; 0x39
 80027e6:	2101      	movs	r1, #1
 80027e8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2238      	movs	r2, #56	; 0x38
 80027ee:	2100      	movs	r1, #0
 80027f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027f2:	2300      	movs	r3, #0
}
 80027f4:	0018      	movs	r0, r3
 80027f6:	46bd      	mov	sp, r7
 80027f8:	b004      	add	sp, #16
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40010800 	.word	0x40010800

08002800 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d101      	bne.n	8002812 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e044      	b.n	800289c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002816:	2b00      	cmp	r3, #0
 8002818:	d107      	bne.n	800282a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2278      	movs	r2, #120	; 0x78
 800281e:	2100      	movs	r1, #0
 8002820:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	0018      	movs	r0, r3
 8002826:	f7fe f93d 	bl	8000aa4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2224      	movs	r2, #36	; 0x24
 800282e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2101      	movs	r1, #1
 800283c:	438a      	bics	r2, r1
 800283e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	0018      	movs	r0, r3
 8002844:	f000 f830 	bl	80028a8 <UART_SetConfig>
 8002848:	0003      	movs	r3, r0
 800284a:	2b01      	cmp	r3, #1
 800284c:	d101      	bne.n	8002852 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e024      	b.n	800289c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002856:	2b00      	cmp	r3, #0
 8002858:	d003      	beq.n	8002862 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	0018      	movs	r0, r3
 800285e:	f000 fa6d 	bl	8002d3c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	685a      	ldr	r2, [r3, #4]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	490d      	ldr	r1, [pc, #52]	; (80028a4 <HAL_UART_Init+0xa4>)
 800286e:	400a      	ands	r2, r1
 8002870:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	689a      	ldr	r2, [r3, #8]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	212a      	movs	r1, #42	; 0x2a
 800287e:	438a      	bics	r2, r1
 8002880:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2101      	movs	r1, #1
 800288e:	430a      	orrs	r2, r1
 8002890:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	0018      	movs	r0, r3
 8002896:	f000 fb05 	bl	8002ea4 <UART_CheckIdleState>
 800289a:	0003      	movs	r3, r0
}
 800289c:	0018      	movs	r0, r3
 800289e:	46bd      	mov	sp, r7
 80028a0:	b002      	add	sp, #8
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	ffffb7ff 	.word	0xffffb7ff

080028a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028a8:	b5b0      	push	{r4, r5, r7, lr}
 80028aa:	b08e      	sub	sp, #56	; 0x38
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80028b0:	231a      	movs	r3, #26
 80028b2:	2218      	movs	r2, #24
 80028b4:	189b      	adds	r3, r3, r2
 80028b6:	19db      	adds	r3, r3, r7
 80028b8:	2200      	movs	r2, #0
 80028ba:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	689a      	ldr	r2, [r3, #8]
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	691b      	ldr	r3, [r3, #16]
 80028c4:	431a      	orrs	r2, r3
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	431a      	orrs	r2, r3
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	69db      	ldr	r3, [r3, #28]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4ab4      	ldr	r2, [pc, #720]	; (8002bac <UART_SetConfig+0x304>)
 80028dc:	4013      	ands	r3, r2
 80028de:	0019      	movs	r1, r3
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028e6:	430a      	orrs	r2, r1
 80028e8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	4aaf      	ldr	r2, [pc, #700]	; (8002bb0 <UART_SetConfig+0x308>)
 80028f2:	4013      	ands	r3, r2
 80028f4:	0019      	movs	r1, r3
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	68da      	ldr	r2, [r3, #12]
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	430a      	orrs	r2, r1
 8002900:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	699b      	ldr	r3, [r3, #24]
 8002906:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4aa9      	ldr	r2, [pc, #676]	; (8002bb4 <UART_SetConfig+0x30c>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d004      	beq.n	800291c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002918:	4313      	orrs	r3, r2
 800291a:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	4aa5      	ldr	r2, [pc, #660]	; (8002bb8 <UART_SetConfig+0x310>)
 8002924:	4013      	ands	r3, r2
 8002926:	0019      	movs	r1, r3
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800292e:	430a      	orrs	r2, r1
 8002930:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4aa1      	ldr	r2, [pc, #644]	; (8002bbc <UART_SetConfig+0x314>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d131      	bne.n	80029a0 <UART_SetConfig+0xf8>
 800293c:	4ba0      	ldr	r3, [pc, #640]	; (8002bc0 <UART_SetConfig+0x318>)
 800293e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002940:	220c      	movs	r2, #12
 8002942:	4013      	ands	r3, r2
 8002944:	2b0c      	cmp	r3, #12
 8002946:	d01d      	beq.n	8002984 <UART_SetConfig+0xdc>
 8002948:	d823      	bhi.n	8002992 <UART_SetConfig+0xea>
 800294a:	2b08      	cmp	r3, #8
 800294c:	d00c      	beq.n	8002968 <UART_SetConfig+0xc0>
 800294e:	d820      	bhi.n	8002992 <UART_SetConfig+0xea>
 8002950:	2b00      	cmp	r3, #0
 8002952:	d002      	beq.n	800295a <UART_SetConfig+0xb2>
 8002954:	2b04      	cmp	r3, #4
 8002956:	d00e      	beq.n	8002976 <UART_SetConfig+0xce>
 8002958:	e01b      	b.n	8002992 <UART_SetConfig+0xea>
 800295a:	231b      	movs	r3, #27
 800295c:	2218      	movs	r2, #24
 800295e:	189b      	adds	r3, r3, r2
 8002960:	19db      	adds	r3, r3, r7
 8002962:	2200      	movs	r2, #0
 8002964:	701a      	strb	r2, [r3, #0]
 8002966:	e065      	b.n	8002a34 <UART_SetConfig+0x18c>
 8002968:	231b      	movs	r3, #27
 800296a:	2218      	movs	r2, #24
 800296c:	189b      	adds	r3, r3, r2
 800296e:	19db      	adds	r3, r3, r7
 8002970:	2202      	movs	r2, #2
 8002972:	701a      	strb	r2, [r3, #0]
 8002974:	e05e      	b.n	8002a34 <UART_SetConfig+0x18c>
 8002976:	231b      	movs	r3, #27
 8002978:	2218      	movs	r2, #24
 800297a:	189b      	adds	r3, r3, r2
 800297c:	19db      	adds	r3, r3, r7
 800297e:	2204      	movs	r2, #4
 8002980:	701a      	strb	r2, [r3, #0]
 8002982:	e057      	b.n	8002a34 <UART_SetConfig+0x18c>
 8002984:	231b      	movs	r3, #27
 8002986:	2218      	movs	r2, #24
 8002988:	189b      	adds	r3, r3, r2
 800298a:	19db      	adds	r3, r3, r7
 800298c:	2208      	movs	r2, #8
 800298e:	701a      	strb	r2, [r3, #0]
 8002990:	e050      	b.n	8002a34 <UART_SetConfig+0x18c>
 8002992:	231b      	movs	r3, #27
 8002994:	2218      	movs	r2, #24
 8002996:	189b      	adds	r3, r3, r2
 8002998:	19db      	adds	r3, r3, r7
 800299a:	2210      	movs	r2, #16
 800299c:	701a      	strb	r2, [r3, #0]
 800299e:	e049      	b.n	8002a34 <UART_SetConfig+0x18c>
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a83      	ldr	r2, [pc, #524]	; (8002bb4 <UART_SetConfig+0x30c>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d13e      	bne.n	8002a28 <UART_SetConfig+0x180>
 80029aa:	4b85      	ldr	r3, [pc, #532]	; (8002bc0 <UART_SetConfig+0x318>)
 80029ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80029ae:	23c0      	movs	r3, #192	; 0xc0
 80029b0:	011b      	lsls	r3, r3, #4
 80029b2:	4013      	ands	r3, r2
 80029b4:	22c0      	movs	r2, #192	; 0xc0
 80029b6:	0112      	lsls	r2, r2, #4
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d027      	beq.n	8002a0c <UART_SetConfig+0x164>
 80029bc:	22c0      	movs	r2, #192	; 0xc0
 80029be:	0112      	lsls	r2, r2, #4
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d82a      	bhi.n	8002a1a <UART_SetConfig+0x172>
 80029c4:	2280      	movs	r2, #128	; 0x80
 80029c6:	0112      	lsls	r2, r2, #4
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d011      	beq.n	80029f0 <UART_SetConfig+0x148>
 80029cc:	2280      	movs	r2, #128	; 0x80
 80029ce:	0112      	lsls	r2, r2, #4
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d822      	bhi.n	8002a1a <UART_SetConfig+0x172>
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d004      	beq.n	80029e2 <UART_SetConfig+0x13a>
 80029d8:	2280      	movs	r2, #128	; 0x80
 80029da:	00d2      	lsls	r2, r2, #3
 80029dc:	4293      	cmp	r3, r2
 80029de:	d00e      	beq.n	80029fe <UART_SetConfig+0x156>
 80029e0:	e01b      	b.n	8002a1a <UART_SetConfig+0x172>
 80029e2:	231b      	movs	r3, #27
 80029e4:	2218      	movs	r2, #24
 80029e6:	189b      	adds	r3, r3, r2
 80029e8:	19db      	adds	r3, r3, r7
 80029ea:	2200      	movs	r2, #0
 80029ec:	701a      	strb	r2, [r3, #0]
 80029ee:	e021      	b.n	8002a34 <UART_SetConfig+0x18c>
 80029f0:	231b      	movs	r3, #27
 80029f2:	2218      	movs	r2, #24
 80029f4:	189b      	adds	r3, r3, r2
 80029f6:	19db      	adds	r3, r3, r7
 80029f8:	2202      	movs	r2, #2
 80029fa:	701a      	strb	r2, [r3, #0]
 80029fc:	e01a      	b.n	8002a34 <UART_SetConfig+0x18c>
 80029fe:	231b      	movs	r3, #27
 8002a00:	2218      	movs	r2, #24
 8002a02:	189b      	adds	r3, r3, r2
 8002a04:	19db      	adds	r3, r3, r7
 8002a06:	2204      	movs	r2, #4
 8002a08:	701a      	strb	r2, [r3, #0]
 8002a0a:	e013      	b.n	8002a34 <UART_SetConfig+0x18c>
 8002a0c:	231b      	movs	r3, #27
 8002a0e:	2218      	movs	r2, #24
 8002a10:	189b      	adds	r3, r3, r2
 8002a12:	19db      	adds	r3, r3, r7
 8002a14:	2208      	movs	r2, #8
 8002a16:	701a      	strb	r2, [r3, #0]
 8002a18:	e00c      	b.n	8002a34 <UART_SetConfig+0x18c>
 8002a1a:	231b      	movs	r3, #27
 8002a1c:	2218      	movs	r2, #24
 8002a1e:	189b      	adds	r3, r3, r2
 8002a20:	19db      	adds	r3, r3, r7
 8002a22:	2210      	movs	r2, #16
 8002a24:	701a      	strb	r2, [r3, #0]
 8002a26:	e005      	b.n	8002a34 <UART_SetConfig+0x18c>
 8002a28:	231b      	movs	r3, #27
 8002a2a:	2218      	movs	r2, #24
 8002a2c:	189b      	adds	r3, r3, r2
 8002a2e:	19db      	adds	r3, r3, r7
 8002a30:	2210      	movs	r2, #16
 8002a32:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a5e      	ldr	r2, [pc, #376]	; (8002bb4 <UART_SetConfig+0x30c>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d000      	beq.n	8002a40 <UART_SetConfig+0x198>
 8002a3e:	e084      	b.n	8002b4a <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002a40:	231b      	movs	r3, #27
 8002a42:	2218      	movs	r2, #24
 8002a44:	189b      	adds	r3, r3, r2
 8002a46:	19db      	adds	r3, r3, r7
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	2b08      	cmp	r3, #8
 8002a4c:	d01d      	beq.n	8002a8a <UART_SetConfig+0x1e2>
 8002a4e:	dc20      	bgt.n	8002a92 <UART_SetConfig+0x1ea>
 8002a50:	2b04      	cmp	r3, #4
 8002a52:	d015      	beq.n	8002a80 <UART_SetConfig+0x1d8>
 8002a54:	dc1d      	bgt.n	8002a92 <UART_SetConfig+0x1ea>
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d002      	beq.n	8002a60 <UART_SetConfig+0x1b8>
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d005      	beq.n	8002a6a <UART_SetConfig+0x1c2>
 8002a5e:	e018      	b.n	8002a92 <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a60:	f7ff fa48 	bl	8001ef4 <HAL_RCC_GetPCLK1Freq>
 8002a64:	0003      	movs	r3, r0
 8002a66:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002a68:	e01c      	b.n	8002aa4 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a6a:	4b55      	ldr	r3, [pc, #340]	; (8002bc0 <UART_SetConfig+0x318>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	2210      	movs	r2, #16
 8002a70:	4013      	ands	r3, r2
 8002a72:	d002      	beq.n	8002a7a <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002a74:	4b53      	ldr	r3, [pc, #332]	; (8002bc4 <UART_SetConfig+0x31c>)
 8002a76:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002a78:	e014      	b.n	8002aa4 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8002a7a:	4b53      	ldr	r3, [pc, #332]	; (8002bc8 <UART_SetConfig+0x320>)
 8002a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002a7e:	e011      	b.n	8002aa4 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a80:	f7ff f988 	bl	8001d94 <HAL_RCC_GetSysClockFreq>
 8002a84:	0003      	movs	r3, r0
 8002a86:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002a88:	e00c      	b.n	8002aa4 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002a8a:	2380      	movs	r3, #128	; 0x80
 8002a8c:	021b      	lsls	r3, r3, #8
 8002a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002a90:	e008      	b.n	8002aa4 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8002a92:	2300      	movs	r3, #0
 8002a94:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002a96:	231a      	movs	r3, #26
 8002a98:	2218      	movs	r2, #24
 8002a9a:	189b      	adds	r3, r3, r2
 8002a9c:	19db      	adds	r3, r3, r7
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	701a      	strb	r2, [r3, #0]
        break;
 8002aa2:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002aa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d100      	bne.n	8002aac <UART_SetConfig+0x204>
 8002aaa:	e12f      	b.n	8002d0c <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	685a      	ldr	r2, [r3, #4]
 8002ab0:	0013      	movs	r3, r2
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	189b      	adds	r3, r3, r2
 8002ab6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d305      	bcc.n	8002ac8 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002ac2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d906      	bls.n	8002ad6 <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8002ac8:	231a      	movs	r3, #26
 8002aca:	2218      	movs	r2, #24
 8002acc:	189b      	adds	r3, r3, r2
 8002ace:	19db      	adds	r3, r3, r7
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	701a      	strb	r2, [r3, #0]
 8002ad4:	e11a      	b.n	8002d0c <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ad8:	613b      	str	r3, [r7, #16]
 8002ada:	2300      	movs	r3, #0
 8002adc:	617b      	str	r3, [r7, #20]
 8002ade:	6939      	ldr	r1, [r7, #16]
 8002ae0:	697a      	ldr	r2, [r7, #20]
 8002ae2:	000b      	movs	r3, r1
 8002ae4:	0e1b      	lsrs	r3, r3, #24
 8002ae6:	0010      	movs	r0, r2
 8002ae8:	0205      	lsls	r5, r0, #8
 8002aea:	431d      	orrs	r5, r3
 8002aec:	000b      	movs	r3, r1
 8002aee:	021c      	lsls	r4, r3, #8
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	085b      	lsrs	r3, r3, #1
 8002af6:	60bb      	str	r3, [r7, #8]
 8002af8:	2300      	movs	r3, #0
 8002afa:	60fb      	str	r3, [r7, #12]
 8002afc:	68b8      	ldr	r0, [r7, #8]
 8002afe:	68f9      	ldr	r1, [r7, #12]
 8002b00:	1900      	adds	r0, r0, r4
 8002b02:	4169      	adcs	r1, r5
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	603b      	str	r3, [r7, #0]
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	607b      	str	r3, [r7, #4]
 8002b0e:	683a      	ldr	r2, [r7, #0]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f7fd fb85 	bl	8000220 <__aeabi_uldivmod>
 8002b16:	0002      	movs	r2, r0
 8002b18:	000b      	movs	r3, r1
 8002b1a:	0013      	movs	r3, r2
 8002b1c:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002b1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b20:	23c0      	movs	r3, #192	; 0xc0
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d309      	bcc.n	8002b3c <UART_SetConfig+0x294>
 8002b28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b2a:	2380      	movs	r3, #128	; 0x80
 8002b2c:	035b      	lsls	r3, r3, #13
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d204      	bcs.n	8002b3c <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b38:	60da      	str	r2, [r3, #12]
 8002b3a:	e0e7      	b.n	8002d0c <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8002b3c:	231a      	movs	r3, #26
 8002b3e:	2218      	movs	r2, #24
 8002b40:	189b      	adds	r3, r3, r2
 8002b42:	19db      	adds	r3, r3, r7
 8002b44:	2201      	movs	r2, #1
 8002b46:	701a      	strb	r2, [r3, #0]
 8002b48:	e0e0      	b.n	8002d0c <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	69da      	ldr	r2, [r3, #28]
 8002b4e:	2380      	movs	r3, #128	; 0x80
 8002b50:	021b      	lsls	r3, r3, #8
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d000      	beq.n	8002b58 <UART_SetConfig+0x2b0>
 8002b56:	e082      	b.n	8002c5e <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8002b58:	231b      	movs	r3, #27
 8002b5a:	2218      	movs	r2, #24
 8002b5c:	189b      	adds	r3, r3, r2
 8002b5e:	19db      	adds	r3, r3, r7
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	2b08      	cmp	r3, #8
 8002b64:	d834      	bhi.n	8002bd0 <UART_SetConfig+0x328>
 8002b66:	009a      	lsls	r2, r3, #2
 8002b68:	4b18      	ldr	r3, [pc, #96]	; (8002bcc <UART_SetConfig+0x324>)
 8002b6a:	18d3      	adds	r3, r2, r3
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b70:	f7ff f9c0 	bl	8001ef4 <HAL_RCC_GetPCLK1Freq>
 8002b74:	0003      	movs	r3, r0
 8002b76:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b78:	e033      	b.n	8002be2 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002b7a:	f7ff f9d1 	bl	8001f20 <HAL_RCC_GetPCLK2Freq>
 8002b7e:	0003      	movs	r3, r0
 8002b80:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b82:	e02e      	b.n	8002be2 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002b84:	4b0e      	ldr	r3, [pc, #56]	; (8002bc0 <UART_SetConfig+0x318>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2210      	movs	r2, #16
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	d002      	beq.n	8002b94 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002b8e:	4b0d      	ldr	r3, [pc, #52]	; (8002bc4 <UART_SetConfig+0x31c>)
 8002b90:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002b92:	e026      	b.n	8002be2 <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8002b94:	4b0c      	ldr	r3, [pc, #48]	; (8002bc8 <UART_SetConfig+0x320>)
 8002b96:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b98:	e023      	b.n	8002be2 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b9a:	f7ff f8fb 	bl	8001d94 <HAL_RCC_GetSysClockFreq>
 8002b9e:	0003      	movs	r3, r0
 8002ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ba2:	e01e      	b.n	8002be2 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ba4:	2380      	movs	r3, #128	; 0x80
 8002ba6:	021b      	lsls	r3, r3, #8
 8002ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002baa:	e01a      	b.n	8002be2 <UART_SetConfig+0x33a>
 8002bac:	efff69f3 	.word	0xefff69f3
 8002bb0:	ffffcfff 	.word	0xffffcfff
 8002bb4:	40004800 	.word	0x40004800
 8002bb8:	fffff4ff 	.word	0xfffff4ff
 8002bbc:	40004400 	.word	0x40004400
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	003d0900 	.word	0x003d0900
 8002bc8:	00f42400 	.word	0x00f42400
 8002bcc:	08003224 	.word	0x08003224
      default:
        pclk = 0U;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002bd4:	231a      	movs	r3, #26
 8002bd6:	2218      	movs	r2, #24
 8002bd8:	189b      	adds	r3, r3, r2
 8002bda:	19db      	adds	r3, r3, r7
 8002bdc:	2201      	movs	r2, #1
 8002bde:	701a      	strb	r2, [r3, #0]
        break;
 8002be0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d100      	bne.n	8002bea <UART_SetConfig+0x342>
 8002be8:	e090      	b.n	8002d0c <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bec:	005a      	lsls	r2, r3, #1
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	085b      	lsrs	r3, r3, #1
 8002bf4:	18d2      	adds	r2, r2, r3
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	0019      	movs	r1, r3
 8002bfc:	0010      	movs	r0, r2
 8002bfe:	f7fd fa83 	bl	8000108 <__udivsi3>
 8002c02:	0003      	movs	r3, r0
 8002c04:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c08:	2b0f      	cmp	r3, #15
 8002c0a:	d921      	bls.n	8002c50 <UART_SetConfig+0x3a8>
 8002c0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c0e:	2380      	movs	r3, #128	; 0x80
 8002c10:	025b      	lsls	r3, r3, #9
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d21c      	bcs.n	8002c50 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c18:	b29a      	uxth	r2, r3
 8002c1a:	200e      	movs	r0, #14
 8002c1c:	2418      	movs	r4, #24
 8002c1e:	1903      	adds	r3, r0, r4
 8002c20:	19db      	adds	r3, r3, r7
 8002c22:	210f      	movs	r1, #15
 8002c24:	438a      	bics	r2, r1
 8002c26:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c2a:	085b      	lsrs	r3, r3, #1
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	2207      	movs	r2, #7
 8002c30:	4013      	ands	r3, r2
 8002c32:	b299      	uxth	r1, r3
 8002c34:	1903      	adds	r3, r0, r4
 8002c36:	19db      	adds	r3, r3, r7
 8002c38:	1902      	adds	r2, r0, r4
 8002c3a:	19d2      	adds	r2, r2, r7
 8002c3c:	8812      	ldrh	r2, [r2, #0]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	1902      	adds	r2, r0, r4
 8002c48:	19d2      	adds	r2, r2, r7
 8002c4a:	8812      	ldrh	r2, [r2, #0]
 8002c4c:	60da      	str	r2, [r3, #12]
 8002c4e:	e05d      	b.n	8002d0c <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8002c50:	231a      	movs	r3, #26
 8002c52:	2218      	movs	r2, #24
 8002c54:	189b      	adds	r3, r3, r2
 8002c56:	19db      	adds	r3, r3, r7
 8002c58:	2201      	movs	r2, #1
 8002c5a:	701a      	strb	r2, [r3, #0]
 8002c5c:	e056      	b.n	8002d0c <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002c5e:	231b      	movs	r3, #27
 8002c60:	2218      	movs	r2, #24
 8002c62:	189b      	adds	r3, r3, r2
 8002c64:	19db      	adds	r3, r3, r7
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	2b08      	cmp	r3, #8
 8002c6a:	d822      	bhi.n	8002cb2 <UART_SetConfig+0x40a>
 8002c6c:	009a      	lsls	r2, r3, #2
 8002c6e:	4b2f      	ldr	r3, [pc, #188]	; (8002d2c <UART_SetConfig+0x484>)
 8002c70:	18d3      	adds	r3, r2, r3
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c76:	f7ff f93d 	bl	8001ef4 <HAL_RCC_GetPCLK1Freq>
 8002c7a:	0003      	movs	r3, r0
 8002c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c7e:	e021      	b.n	8002cc4 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c80:	f7ff f94e 	bl	8001f20 <HAL_RCC_GetPCLK2Freq>
 8002c84:	0003      	movs	r3, r0
 8002c86:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c88:	e01c      	b.n	8002cc4 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002c8a:	4b29      	ldr	r3, [pc, #164]	; (8002d30 <UART_SetConfig+0x488>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2210      	movs	r2, #16
 8002c90:	4013      	ands	r3, r2
 8002c92:	d002      	beq.n	8002c9a <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002c94:	4b27      	ldr	r3, [pc, #156]	; (8002d34 <UART_SetConfig+0x48c>)
 8002c96:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002c98:	e014      	b.n	8002cc4 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 8002c9a:	4b27      	ldr	r3, [pc, #156]	; (8002d38 <UART_SetConfig+0x490>)
 8002c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c9e:	e011      	b.n	8002cc4 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ca0:	f7ff f878 	bl	8001d94 <HAL_RCC_GetSysClockFreq>
 8002ca4:	0003      	movs	r3, r0
 8002ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ca8:	e00c      	b.n	8002cc4 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002caa:	2380      	movs	r3, #128	; 0x80
 8002cac:	021b      	lsls	r3, r3, #8
 8002cae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cb0:	e008      	b.n	8002cc4 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002cb6:	231a      	movs	r3, #26
 8002cb8:	2218      	movs	r2, #24
 8002cba:	189b      	adds	r3, r3, r2
 8002cbc:	19db      	adds	r3, r3, r7
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	701a      	strb	r2, [r3, #0]
        break;
 8002cc2:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002cc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d020      	beq.n	8002d0c <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	085a      	lsrs	r2, r3, #1
 8002cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cd2:	18d2      	adds	r2, r2, r3
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	0019      	movs	r1, r3
 8002cda:	0010      	movs	r0, r2
 8002cdc:	f7fd fa14 	bl	8000108 <__udivsi3>
 8002ce0:	0003      	movs	r3, r0
 8002ce2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ce6:	2b0f      	cmp	r3, #15
 8002ce8:	d90a      	bls.n	8002d00 <UART_SetConfig+0x458>
 8002cea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cec:	2380      	movs	r3, #128	; 0x80
 8002cee:	025b      	lsls	r3, r3, #9
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d205      	bcs.n	8002d00 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cf6:	b29a      	uxth	r2, r3
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	60da      	str	r2, [r3, #12]
 8002cfe:	e005      	b.n	8002d0c <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8002d00:	231a      	movs	r3, #26
 8002d02:	2218      	movs	r2, #24
 8002d04:	189b      	adds	r3, r3, r2
 8002d06:	19db      	adds	r3, r3, r7
 8002d08:	2201      	movs	r2, #1
 8002d0a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	2200      	movs	r2, #0
 8002d16:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002d18:	231a      	movs	r3, #26
 8002d1a:	2218      	movs	r2, #24
 8002d1c:	189b      	adds	r3, r3, r2
 8002d1e:	19db      	adds	r3, r3, r7
 8002d20:	781b      	ldrb	r3, [r3, #0]
}
 8002d22:	0018      	movs	r0, r3
 8002d24:	46bd      	mov	sp, r7
 8002d26:	b00e      	add	sp, #56	; 0x38
 8002d28:	bdb0      	pop	{r4, r5, r7, pc}
 8002d2a:	46c0      	nop			; (mov r8, r8)
 8002d2c:	08003248 	.word	0x08003248
 8002d30:	40021000 	.word	0x40021000
 8002d34:	003d0900 	.word	0x003d0900
 8002d38:	00f42400 	.word	0x00f42400

08002d3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d48:	2201      	movs	r2, #1
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	d00b      	beq.n	8002d66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	4a4a      	ldr	r2, [pc, #296]	; (8002e80 <UART_AdvFeatureConfig+0x144>)
 8002d56:	4013      	ands	r3, r2
 8002d58:	0019      	movs	r1, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	430a      	orrs	r2, r1
 8002d64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6a:	2202      	movs	r2, #2
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	d00b      	beq.n	8002d88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	4a43      	ldr	r2, [pc, #268]	; (8002e84 <UART_AdvFeatureConfig+0x148>)
 8002d78:	4013      	ands	r3, r2
 8002d7a:	0019      	movs	r1, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	430a      	orrs	r2, r1
 8002d86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8c:	2204      	movs	r2, #4
 8002d8e:	4013      	ands	r3, r2
 8002d90:	d00b      	beq.n	8002daa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	4a3b      	ldr	r2, [pc, #236]	; (8002e88 <UART_AdvFeatureConfig+0x14c>)
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	0019      	movs	r1, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	430a      	orrs	r2, r1
 8002da8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dae:	2208      	movs	r2, #8
 8002db0:	4013      	ands	r3, r2
 8002db2:	d00b      	beq.n	8002dcc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	4a34      	ldr	r2, [pc, #208]	; (8002e8c <UART_AdvFeatureConfig+0x150>)
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	0019      	movs	r1, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd0:	2210      	movs	r2, #16
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	d00b      	beq.n	8002dee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	4a2c      	ldr	r2, [pc, #176]	; (8002e90 <UART_AdvFeatureConfig+0x154>)
 8002dde:	4013      	ands	r3, r2
 8002de0:	0019      	movs	r1, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	430a      	orrs	r2, r1
 8002dec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df2:	2220      	movs	r2, #32
 8002df4:	4013      	ands	r3, r2
 8002df6:	d00b      	beq.n	8002e10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	4a25      	ldr	r2, [pc, #148]	; (8002e94 <UART_AdvFeatureConfig+0x158>)
 8002e00:	4013      	ands	r3, r2
 8002e02:	0019      	movs	r1, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	430a      	orrs	r2, r1
 8002e0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e14:	2240      	movs	r2, #64	; 0x40
 8002e16:	4013      	ands	r3, r2
 8002e18:	d01d      	beq.n	8002e56 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	4a1d      	ldr	r2, [pc, #116]	; (8002e98 <UART_AdvFeatureConfig+0x15c>)
 8002e22:	4013      	ands	r3, r2
 8002e24:	0019      	movs	r1, r3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	430a      	orrs	r2, r1
 8002e30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e36:	2380      	movs	r3, #128	; 0x80
 8002e38:	035b      	lsls	r3, r3, #13
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d10b      	bne.n	8002e56 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	4a15      	ldr	r2, [pc, #84]	; (8002e9c <UART_AdvFeatureConfig+0x160>)
 8002e46:	4013      	ands	r3, r2
 8002e48:	0019      	movs	r1, r3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	430a      	orrs	r2, r1
 8002e54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5a:	2280      	movs	r2, #128	; 0x80
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	d00b      	beq.n	8002e78 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	4a0e      	ldr	r2, [pc, #56]	; (8002ea0 <UART_AdvFeatureConfig+0x164>)
 8002e68:	4013      	ands	r3, r2
 8002e6a:	0019      	movs	r1, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	430a      	orrs	r2, r1
 8002e76:	605a      	str	r2, [r3, #4]
  }
}
 8002e78:	46c0      	nop			; (mov r8, r8)
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	b002      	add	sp, #8
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	fffdffff 	.word	0xfffdffff
 8002e84:	fffeffff 	.word	0xfffeffff
 8002e88:	fffbffff 	.word	0xfffbffff
 8002e8c:	ffff7fff 	.word	0xffff7fff
 8002e90:	ffffefff 	.word	0xffffefff
 8002e94:	ffffdfff 	.word	0xffffdfff
 8002e98:	ffefffff 	.word	0xffefffff
 8002e9c:	ff9fffff 	.word	0xff9fffff
 8002ea0:	fff7ffff 	.word	0xfff7ffff

08002ea4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b092      	sub	sp, #72	; 0x48
 8002ea8:	af02      	add	r7, sp, #8
 8002eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2284      	movs	r2, #132	; 0x84
 8002eb0:	2100      	movs	r1, #0
 8002eb2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002eb4:	f7fd fefe 	bl	8000cb4 <HAL_GetTick>
 8002eb8:	0003      	movs	r3, r0
 8002eba:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2208      	movs	r2, #8
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	2b08      	cmp	r3, #8
 8002ec8:	d12c      	bne.n	8002f24 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002eca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ecc:	2280      	movs	r2, #128	; 0x80
 8002ece:	0391      	lsls	r1, r2, #14
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	4a46      	ldr	r2, [pc, #280]	; (8002fec <UART_CheckIdleState+0x148>)
 8002ed4:	9200      	str	r2, [sp, #0]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f000 f88c 	bl	8002ff4 <UART_WaitOnFlagUntilTimeout>
 8002edc:	1e03      	subs	r3, r0, #0
 8002ede:	d021      	beq.n	8002f24 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ee0:	f3ef 8310 	mrs	r3, PRIMASK
 8002ee4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002ee8:	63bb      	str	r3, [r7, #56]	; 0x38
 8002eea:	2301      	movs	r3, #1
 8002eec:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ef0:	f383 8810 	msr	PRIMASK, r3
}
 8002ef4:	46c0      	nop			; (mov r8, r8)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2180      	movs	r1, #128	; 0x80
 8002f02:	438a      	bics	r2, r1
 8002f04:	601a      	str	r2, [r3, #0]
 8002f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f08:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f0c:	f383 8810 	msr	PRIMASK, r3
}
 8002f10:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2220      	movs	r2, #32
 8002f16:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2278      	movs	r2, #120	; 0x78
 8002f1c:	2100      	movs	r1, #0
 8002f1e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f20:	2303      	movs	r3, #3
 8002f22:	e05f      	b.n	8002fe4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	2204      	movs	r2, #4
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	2b04      	cmp	r3, #4
 8002f30:	d146      	bne.n	8002fc0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f34:	2280      	movs	r2, #128	; 0x80
 8002f36:	03d1      	lsls	r1, r2, #15
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	4a2c      	ldr	r2, [pc, #176]	; (8002fec <UART_CheckIdleState+0x148>)
 8002f3c:	9200      	str	r2, [sp, #0]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f000 f858 	bl	8002ff4 <UART_WaitOnFlagUntilTimeout>
 8002f44:	1e03      	subs	r3, r0, #0
 8002f46:	d03b      	beq.n	8002fc0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f48:	f3ef 8310 	mrs	r3, PRIMASK
 8002f4c:	60fb      	str	r3, [r7, #12]
  return(result);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f50:	637b      	str	r3, [r7, #52]	; 0x34
 8002f52:	2301      	movs	r3, #1
 8002f54:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	f383 8810 	msr	PRIMASK, r3
}
 8002f5c:	46c0      	nop			; (mov r8, r8)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4921      	ldr	r1, [pc, #132]	; (8002ff0 <UART_CheckIdleState+0x14c>)
 8002f6a:	400a      	ands	r2, r1
 8002f6c:	601a      	str	r2, [r3, #0]
 8002f6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f70:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	f383 8810 	msr	PRIMASK, r3
}
 8002f78:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f7a:	f3ef 8310 	mrs	r3, PRIMASK
 8002f7e:	61bb      	str	r3, [r7, #24]
  return(result);
 8002f80:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f82:	633b      	str	r3, [r7, #48]	; 0x30
 8002f84:	2301      	movs	r3, #1
 8002f86:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	f383 8810 	msr	PRIMASK, r3
}
 8002f8e:	46c0      	nop			; (mov r8, r8)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689a      	ldr	r2, [r3, #8]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	438a      	bics	r2, r1
 8002f9e:	609a      	str	r2, [r3, #8]
 8002fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fa2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fa4:	6a3b      	ldr	r3, [r7, #32]
 8002fa6:	f383 8810 	msr	PRIMASK, r3
}
 8002faa:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2280      	movs	r2, #128	; 0x80
 8002fb0:	2120      	movs	r1, #32
 8002fb2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2278      	movs	r2, #120	; 0x78
 8002fb8:	2100      	movs	r1, #0
 8002fba:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e011      	b.n	8002fe4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2220      	movs	r2, #32
 8002fc4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2280      	movs	r2, #128	; 0x80
 8002fca:	2120      	movs	r1, #32
 8002fcc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2278      	movs	r2, #120	; 0x78
 8002fde:	2100      	movs	r1, #0
 8002fe0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fe2:	2300      	movs	r3, #0
}
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	b010      	add	sp, #64	; 0x40
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	01ffffff 	.word	0x01ffffff
 8002ff0:	fffffedf 	.word	0xfffffedf

08002ff4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	603b      	str	r3, [r7, #0]
 8003000:	1dfb      	adds	r3, r7, #7
 8003002:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003004:	e04b      	b.n	800309e <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	3301      	adds	r3, #1
 800300a:	d048      	beq.n	800309e <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800300c:	f7fd fe52 	bl	8000cb4 <HAL_GetTick>
 8003010:	0002      	movs	r2, r0
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	69ba      	ldr	r2, [r7, #24]
 8003018:	429a      	cmp	r2, r3
 800301a:	d302      	bcc.n	8003022 <UART_WaitOnFlagUntilTimeout+0x2e>
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d101      	bne.n	8003026 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e04b      	b.n	80030be <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2204      	movs	r2, #4
 800302e:	4013      	ands	r3, r2
 8003030:	d035      	beq.n	800309e <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	69db      	ldr	r3, [r3, #28]
 8003038:	2208      	movs	r2, #8
 800303a:	4013      	ands	r3, r2
 800303c:	2b08      	cmp	r3, #8
 800303e:	d111      	bne.n	8003064 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2208      	movs	r2, #8
 8003046:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	0018      	movs	r0, r3
 800304c:	f000 f83c 	bl	80030c8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2284      	movs	r2, #132	; 0x84
 8003054:	2108      	movs	r1, #8
 8003056:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2278      	movs	r2, #120	; 0x78
 800305c:	2100      	movs	r1, #0
 800305e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e02c      	b.n	80030be <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	69da      	ldr	r2, [r3, #28]
 800306a:	2380      	movs	r3, #128	; 0x80
 800306c:	011b      	lsls	r3, r3, #4
 800306e:	401a      	ands	r2, r3
 8003070:	2380      	movs	r3, #128	; 0x80
 8003072:	011b      	lsls	r3, r3, #4
 8003074:	429a      	cmp	r2, r3
 8003076:	d112      	bne.n	800309e <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2280      	movs	r2, #128	; 0x80
 800307e:	0112      	lsls	r2, r2, #4
 8003080:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	0018      	movs	r0, r3
 8003086:	f000 f81f 	bl	80030c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2284      	movs	r2, #132	; 0x84
 800308e:	2120      	movs	r1, #32
 8003090:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2278      	movs	r2, #120	; 0x78
 8003096:	2100      	movs	r1, #0
 8003098:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e00f      	b.n	80030be <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	69db      	ldr	r3, [r3, #28]
 80030a4:	68ba      	ldr	r2, [r7, #8]
 80030a6:	4013      	ands	r3, r2
 80030a8:	68ba      	ldr	r2, [r7, #8]
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	425a      	negs	r2, r3
 80030ae:	4153      	adcs	r3, r2
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	001a      	movs	r2, r3
 80030b4:	1dfb      	adds	r3, r7, #7
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d0a4      	beq.n	8003006 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	0018      	movs	r0, r3
 80030c0:	46bd      	mov	sp, r7
 80030c2:	b004      	add	sp, #16
 80030c4:	bd80      	pop	{r7, pc}
	...

080030c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b08e      	sub	sp, #56	; 0x38
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030d0:	f3ef 8310 	mrs	r3, PRIMASK
 80030d4:	617b      	str	r3, [r7, #20]
  return(result);
 80030d6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030d8:	637b      	str	r3, [r7, #52]	; 0x34
 80030da:	2301      	movs	r3, #1
 80030dc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	f383 8810 	msr	PRIMASK, r3
}
 80030e4:	46c0      	nop			; (mov r8, r8)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4926      	ldr	r1, [pc, #152]	; (800318c <UART_EndRxTransfer+0xc4>)
 80030f2:	400a      	ands	r2, r1
 80030f4:	601a      	str	r2, [r3, #0]
 80030f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030f8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	f383 8810 	msr	PRIMASK, r3
}
 8003100:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003102:	f3ef 8310 	mrs	r3, PRIMASK
 8003106:	623b      	str	r3, [r7, #32]
  return(result);
 8003108:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800310a:	633b      	str	r3, [r7, #48]	; 0x30
 800310c:	2301      	movs	r3, #1
 800310e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003112:	f383 8810 	msr	PRIMASK, r3
}
 8003116:	46c0      	nop			; (mov r8, r8)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	689a      	ldr	r2, [r3, #8]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2101      	movs	r1, #1
 8003124:	438a      	bics	r2, r1
 8003126:	609a      	str	r2, [r3, #8]
 8003128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800312a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800312c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800312e:	f383 8810 	msr	PRIMASK, r3
}
 8003132:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003138:	2b01      	cmp	r3, #1
 800313a:	d118      	bne.n	800316e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800313c:	f3ef 8310 	mrs	r3, PRIMASK
 8003140:	60bb      	str	r3, [r7, #8]
  return(result);
 8003142:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003144:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003146:	2301      	movs	r3, #1
 8003148:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f383 8810 	msr	PRIMASK, r3
}
 8003150:	46c0      	nop			; (mov r8, r8)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2110      	movs	r1, #16
 800315e:	438a      	bics	r2, r1
 8003160:	601a      	str	r2, [r3, #0]
 8003162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003164:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	f383 8810 	msr	PRIMASK, r3
}
 800316c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2280      	movs	r2, #128	; 0x80
 8003172:	2120      	movs	r1, #32
 8003174:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003182:	46c0      	nop			; (mov r8, r8)
 8003184:	46bd      	mov	sp, r7
 8003186:	b00e      	add	sp, #56	; 0x38
 8003188:	bd80      	pop	{r7, pc}
 800318a:	46c0      	nop			; (mov r8, r8)
 800318c:	fffffedf 	.word	0xfffffedf

08003190 <memset>:
 8003190:	0003      	movs	r3, r0
 8003192:	1882      	adds	r2, r0, r2
 8003194:	4293      	cmp	r3, r2
 8003196:	d100      	bne.n	800319a <memset+0xa>
 8003198:	4770      	bx	lr
 800319a:	7019      	strb	r1, [r3, #0]
 800319c:	3301      	adds	r3, #1
 800319e:	e7f9      	b.n	8003194 <memset+0x4>

080031a0 <__libc_init_array>:
 80031a0:	b570      	push	{r4, r5, r6, lr}
 80031a2:	2600      	movs	r6, #0
 80031a4:	4c0c      	ldr	r4, [pc, #48]	; (80031d8 <__libc_init_array+0x38>)
 80031a6:	4d0d      	ldr	r5, [pc, #52]	; (80031dc <__libc_init_array+0x3c>)
 80031a8:	1b64      	subs	r4, r4, r5
 80031aa:	10a4      	asrs	r4, r4, #2
 80031ac:	42a6      	cmp	r6, r4
 80031ae:	d109      	bne.n	80031c4 <__libc_init_array+0x24>
 80031b0:	2600      	movs	r6, #0
 80031b2:	f000 f819 	bl	80031e8 <_init>
 80031b6:	4c0a      	ldr	r4, [pc, #40]	; (80031e0 <__libc_init_array+0x40>)
 80031b8:	4d0a      	ldr	r5, [pc, #40]	; (80031e4 <__libc_init_array+0x44>)
 80031ba:	1b64      	subs	r4, r4, r5
 80031bc:	10a4      	asrs	r4, r4, #2
 80031be:	42a6      	cmp	r6, r4
 80031c0:	d105      	bne.n	80031ce <__libc_init_array+0x2e>
 80031c2:	bd70      	pop	{r4, r5, r6, pc}
 80031c4:	00b3      	lsls	r3, r6, #2
 80031c6:	58eb      	ldr	r3, [r5, r3]
 80031c8:	4798      	blx	r3
 80031ca:	3601      	adds	r6, #1
 80031cc:	e7ee      	b.n	80031ac <__libc_init_array+0xc>
 80031ce:	00b3      	lsls	r3, r6, #2
 80031d0:	58eb      	ldr	r3, [r5, r3]
 80031d2:	4798      	blx	r3
 80031d4:	3601      	adds	r6, #1
 80031d6:	e7f2      	b.n	80031be <__libc_init_array+0x1e>
 80031d8:	08003274 	.word	0x08003274
 80031dc:	08003274 	.word	0x08003274
 80031e0:	08003278 	.word	0x08003278
 80031e4:	08003274 	.word	0x08003274

080031e8 <_init>:
 80031e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ea:	46c0      	nop			; (mov r8, r8)
 80031ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031ee:	bc08      	pop	{r3}
 80031f0:	469e      	mov	lr, r3
 80031f2:	4770      	bx	lr

080031f4 <_fini>:
 80031f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031f6:	46c0      	nop			; (mov r8, r8)
 80031f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031fa:	bc08      	pop	{r3}
 80031fc:	469e      	mov	lr, r3
 80031fe:	4770      	bx	lr
