// Seed: 2880093328
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input id_4
);
  assign id_2 = 1'h0;
  type_11(
      1 == 1, id_0
  );
  logic id_5;
  logic id_6 = 1'd0 - id_4;
  logic id_7 = 1 + 1;
  logic id_8;
endmodule
