Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 27 14:29:49 2024
| Host         : Gilo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Escape_Top_timing_summary_routed.rpt -pb Escape_Top_timing_summary_routed.pb -rpx Escape_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Escape_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: C1/q_reg[1]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: C2/clk60Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 163 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.721        0.000                      0                   24        0.263        0.000                      0                   24        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.721        0.000                      0                   24        0.263        0.000                      0                   24        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 C2/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.088ns (25.604%)  route 3.161ns (74.396%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.419     5.656 f  C2/q_reg[13]/Q
                         net (fo=2, routed)           1.040     6.696    C2/q[13]
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.297     6.993 r  C2/q[20]_i_6/O
                         net (fo=1, routed)           0.505     7.497    C2/q[20]_i_6_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.621 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.436     8.057    C2/q[20]_i_4_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.181 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          1.181     9.362    C2/p_1_in
    SLICE_X49Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.486 r  C2/q[2]_i_1/O
                         net (fo=1, routed)           0.000     9.486    C2/q[2]_i_1_n_0
    SLICE_X49Y93         FDCE                                         r  C2/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.936    C2/CLK100MHZ
    SLICE_X49Y93         FDCE                                         r  C2/q_reg[2]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y93         FDCE (Setup_fdce_C_D)        0.031    15.207    C2/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 C2/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.116ns (26.091%)  route 3.161ns (73.909%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.419     5.656 f  C2/q_reg[13]/Q
                         net (fo=2, routed)           1.040     6.696    C2/q[13]
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.297     6.993 r  C2/q[20]_i_6/O
                         net (fo=1, routed)           0.505     7.497    C2/q[20]_i_6_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.621 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.436     8.057    C2/q[20]_i_4_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.181 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          1.181     9.362    C2/p_1_in
    SLICE_X49Y93         LUT2 (Prop_lut2_I1_O)        0.152     9.514 r  C2/q[4]_i_1/O
                         net (fo=1, routed)           0.000     9.514    C2/q[4]_i_1_n_0
    SLICE_X49Y93         FDCE                                         r  C2/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.936    C2/CLK100MHZ
    SLICE_X49Y93         FDCE                                         r  C2/q_reg[4]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y93         FDCE (Setup_fdce_C_D)        0.075    15.251    C2/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 C2/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.088ns (26.652%)  route 2.994ns (73.348%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.419     5.656 f  C2/q_reg[13]/Q
                         net (fo=2, routed)           1.040     6.696    C2/q[13]
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.297     6.993 r  C2/q[20]_i_6/O
                         net (fo=1, routed)           0.505     7.497    C2/q[20]_i_6_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.621 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.436     8.057    C2/q[20]_i_4_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.181 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          1.014     9.195    C2/p_1_in
    SLICE_X49Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.319 r  C2/q[0]_i_1/O
                         net (fo=1, routed)           0.000     9.319    C2/q[0]_i_1_n_0
    SLICE_X49Y93         FDCE                                         r  C2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.936    C2/CLK100MHZ
    SLICE_X49Y93         FDCE                                         r  C2/q_reg[0]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y93         FDCE (Setup_fdce_C_D)        0.031    15.207    C2/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 C2/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 1.088ns (27.240%)  route 2.906ns (72.760%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.419     5.656 f  C2/q_reg[13]/Q
                         net (fo=2, routed)           1.040     6.696    C2/q[13]
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.297     6.993 r  C2/q[20]_i_6/O
                         net (fo=1, routed)           0.505     7.497    C2/q[20]_i_6_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.621 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.436     8.057    C2/q[20]_i_4_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.181 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.926     9.107    C2/p_1_in
    SLICE_X49Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.231 r  C2/q[1]_i_1/O
                         net (fo=1, routed)           0.000     9.231    C2/q[1]_i_1_n_0
    SLICE_X49Y93         FDCE                                         r  C2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.936    C2/CLK100MHZ
    SLICE_X49Y93         FDCE                                         r  C2/q_reg[1]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y93         FDCE (Setup_fdce_C_D)        0.029    15.205    C2/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 C2/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.082ns (27.130%)  route 2.906ns (72.870%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.419     5.656 f  C2/q_reg[13]/Q
                         net (fo=2, routed)           1.040     6.696    C2/q[13]
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.297     6.993 r  C2/q[20]_i_6/O
                         net (fo=1, routed)           0.505     7.497    C2/q[20]_i_6_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.621 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.436     8.057    C2/q[20]_i_4_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.181 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.926     9.107    C2/p_1_in
    SLICE_X49Y93         LUT2 (Prop_lut2_I1_O)        0.118     9.225 r  C2/q[3]_i_1/O
                         net (fo=1, routed)           0.000     9.225    C2/q[3]_i_1_n_0
    SLICE_X49Y93         FDCE                                         r  C2/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.936    C2/CLK100MHZ
    SLICE_X49Y93         FDCE                                         r  C2/q_reg[3]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y93         FDCE (Setup_fdce_C_D)        0.075    15.251    C2/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 C2/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 1.088ns (27.548%)  route 2.861ns (72.452%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.419     5.656 f  C2/q_reg[13]/Q
                         net (fo=2, routed)           1.040     6.696    C2/q[13]
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.297     6.993 r  C2/q[20]_i_6/O
                         net (fo=1, routed)           0.505     7.497    C2/q[20]_i_6_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.621 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.436     8.057    C2/q[20]_i_4_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.181 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.881     9.062    C2/p_1_in
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.124     9.186 r  C2/q[11]_i_1/O
                         net (fo=1, routed)           0.000     9.186    C2/q[11]_i_1_n_0
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.936    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[11]/C
                         clock pessimism              0.301    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X49Y95         FDCE (Setup_fdce_C_D)        0.031    15.232    C2/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 C2/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.088ns (27.562%)  route 2.859ns (72.438%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.419     5.656 f  C2/q_reg[13]/Q
                         net (fo=2, routed)           1.040     6.696    C2/q[13]
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.297     6.993 r  C2/q[20]_i_6/O
                         net (fo=1, routed)           0.505     7.497    C2/q[20]_i_6_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.621 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.436     8.057    C2/q[20]_i_4_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.181 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.879     9.060    C2/p_1_in
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.124     9.184 r  C2/q[10]_i_1/O
                         net (fo=1, routed)           0.000     9.184    C2/q[10]_i_1_n_0
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.936    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[10]/C
                         clock pessimism              0.301    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X49Y95         FDCE (Setup_fdce_C_D)        0.029    15.230    C2/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 C2/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.116ns (28.058%)  route 2.861ns (71.942%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.419     5.656 f  C2/q_reg[13]/Q
                         net (fo=2, routed)           1.040     6.696    C2/q[13]
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.297     6.993 r  C2/q[20]_i_6/O
                         net (fo=1, routed)           0.505     7.497    C2/q[20]_i_6_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.621 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.436     8.057    C2/q[20]_i_4_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.181 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.881     9.062    C2/p_1_in
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.152     9.214 r  C2/q[9]_i_1/O
                         net (fo=1, routed)           0.000     9.214    C2/q[9]_i_1_n_0
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.936    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[9]/C
                         clock pessimism              0.301    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X49Y95         FDCE (Setup_fdce_C_D)        0.075    15.276    C2/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 C2/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.116ns (28.072%)  route 2.859ns (71.928%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.419     5.656 f  C2/q_reg[13]/Q
                         net (fo=2, routed)           1.040     6.696    C2/q[13]
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.297     6.993 r  C2/q[20]_i_6/O
                         net (fo=1, routed)           0.505     7.497    C2/q[20]_i_6_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.621 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.436     8.057    C2/q[20]_i_4_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.181 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.879     9.060    C2/p_1_in
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.152     9.212 r  C2/q[17]_i_1/O
                         net (fo=1, routed)           0.000     9.212    C2/q[17]_i_1_n_0
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.936    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[17]/C
                         clock pessimism              0.301    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X49Y95         FDCE (Setup_fdce_C_D)        0.075    15.276    C2/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 C2/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.088ns (28.200%)  route 2.770ns (71.800%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.419     5.656 f  C2/q_reg[13]/Q
                         net (fo=2, routed)           1.040     6.696    C2/q[13]
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.297     6.993 r  C2/q[20]_i_6/O
                         net (fo=1, routed)           0.505     7.497    C2/q[20]_i_6_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.621 r  C2/q[20]_i_4/O
                         net (fo=1, routed)           0.436     8.057    C2/q[20]_i_4_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.181 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.789     8.971    C2/p_1_in
    SLICE_X49Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.095 r  C2/q[6]_i_1/O
                         net (fo=1, routed)           0.000     9.095    C2/q[6]_i_1_n_0
    SLICE_X49Y94         FDCE                                         r  C2/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.936    C2/CLK100MHZ
    SLICE_X49Y94         FDCE                                         r  C2/q_reg[6]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y94         FDCE (Setup_fdce_C_D)        0.031    15.207    C2/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  6.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 C2/clk60Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/clk60Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.484    C2/CLK100MHZ
    SLICE_X51Y96         FDRE                                         r  C2/clk60Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  C2/clk60Hz_reg/Q
                         net (fo=2, routed)           0.168     1.794    C2/clk60Hz_reg_0
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.839 r  C2/clk60Hz_i_1/O
                         net (fo=1, routed)           0.000     1.839    C2/clk60Hz_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  C2/clk60Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     2.000    C2/CLK100MHZ
    SLICE_X51Y96         FDRE                                         r  C2/clk60Hz_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091     1.575    C2/clk60Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 C1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.557     1.476    C1/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y116        FDCE                                         r  C1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y116        FDCE (Prop_fdce_C_Q)         0.164     1.640 f  C1/q_reg[0]/Q
                         net (fo=1, routed)           0.163     1.804    C1/q_reg_n_0_[0]
    SLICE_X70Y116        LUT1 (Prop_lut1_I0_O)        0.045     1.849 r  C1/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.849    C1/q[0]_i_2_n_0
    SLICE_X70Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.919 r  C1/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    C1/q_reg[0]_i_1_n_7
    SLICE_X70Y116        FDCE                                         r  C1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.827     1.992    C1/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y116        FDCE                                         r  C1/q_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X70Y116        FDCE (Hold_fdce_C_D)         0.134     1.610    C1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 C2/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.604%)  route 0.231ns (55.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.566     1.485    C2/CLK100MHZ
    SLICE_X49Y93         FDCE                                         r  C2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  C2/q_reg[0]/Q
                         net (fo=2, routed)           0.231     1.857    C2/q[0]
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.902 r  C2/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.902    C2/q[0]_i_1_n_0
    SLICE_X49Y93         FDCE                                         r  C2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.837     2.002    C2/CLK100MHZ
    SLICE_X49Y93         FDCE                                         r  C2/q_reg[0]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y93         FDCE (Hold_fdce_C_D)         0.092     1.577    C2/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 C1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.557     1.476    C1/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y116        FDCE                                         r  C1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y116        FDCE (Prop_fdce_C_Q)         0.164     1.640 f  C1/q_reg[0]/Q
                         net (fo=1, routed)           0.163     1.804    C1/q_reg_n_0_[0]
    SLICE_X70Y116        LUT1 (Prop_lut1_I0_O)        0.045     1.849 r  C1/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.849    C1/q[0]_i_2_n_0
    SLICE_X70Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.954 r  C1/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.954    C1/q_reg[0]_i_1_n_6
    SLICE_X70Y116        FDCE                                         r  C1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.827     1.992    C1/CLK100MHZ_IBUF_BUFG
    SLICE_X70Y116        FDCE                                         r  C1/q_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X70Y116        FDCE (Hold_fdce_C_D)         0.134     1.610    C1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 C2/q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.277ns (54.721%)  route 0.229ns (45.278%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.566     1.485    C2/CLK100MHZ
    SLICE_X49Y96         FDCE                                         r  C2/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.128     1.613 f  C2/q_reg[20]/Q
                         net (fo=2, routed)           0.101     1.715    C2/q[20]
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.098     1.813 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.128     1.941    C2/p_1_in
    SLICE_X49Y96         LUT2 (Prop_lut2_I1_O)        0.051     1.992 r  C2/q[18]_i_1/O
                         net (fo=1, routed)           0.000     1.992    C2/q[18]_i_1_n_0
    SLICE_X49Y96         FDCE                                         r  C2/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.837     2.002    C2/CLK100MHZ
    SLICE_X49Y96         FDCE                                         r  C2/q_reg[18]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDCE (Hold_fdce_C_D)         0.107     1.592    C2/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 C2/q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.271ns (54.178%)  route 0.229ns (45.822%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.566     1.485    C2/CLK100MHZ
    SLICE_X49Y96         FDCE                                         r  C2/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.128     1.613 f  C2/q_reg[20]/Q
                         net (fo=2, routed)           0.101     1.715    C2/q[20]
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.098     1.813 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.128     1.941    C2/p_1_in
    SLICE_X49Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.986 r  C2/q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.986    C2/q[16]_i_1_n_0
    SLICE_X49Y96         FDCE                                         r  C2/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.837     2.002    C2/CLK100MHZ
    SLICE_X49Y96         FDCE                                         r  C2/q_reg[16]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDCE (Hold_fdce_C_D)         0.092     1.577    C2/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 C2/q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.277ns (47.174%)  route 0.310ns (52.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.566     1.485    C2/CLK100MHZ
    SLICE_X49Y96         FDCE                                         r  C2/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.128     1.613 f  C2/q_reg[20]/Q
                         net (fo=2, routed)           0.101     1.715    C2/q[20]
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.098     1.813 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.209     2.022    C2/p_1_in
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.051     2.073 r  C2/q[13]_i_1/O
                         net (fo=1, routed)           0.000     2.073    C2/q[13]_i_1_n_0
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.837     2.002    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[13]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.107     1.608    C2/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 C2/q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.271ns (46.629%)  route 0.310ns (53.371%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.566     1.485    C2/CLK100MHZ
    SLICE_X49Y96         FDCE                                         r  C2/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.128     1.613 f  C2/q_reg[20]/Q
                         net (fo=2, routed)           0.101     1.715    C2/q[20]
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.098     1.813 f  C2/q[20]_i_3/O
                         net (fo=22, routed)          0.209     2.022    C2/p_1_in
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.045     2.067 r  C2/q[12]_i_1/O
                         net (fo=1, routed)           0.000     2.067    C2/q[12]_i_1_n_0
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.837     2.002    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[12]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.092     1.593    C2/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 C2/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.360ns (60.845%)  route 0.232ns (39.155%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.566     1.485    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  C2/q_reg[11]/Q
                         net (fo=2, routed)           0.070     1.697    C2/q[11]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  C2/q_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.969    C2/q0[11]
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.108     2.077 r  C2/q[11]_i_1/O
                         net (fo=1, routed)           0.000     2.077    C2/q[11]_i_1_n_0
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.837     2.002    C2/CLK100MHZ
    SLICE_X49Y95         FDCE                                         r  C2/q_reg[11]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.092     1.577    C2/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 C2/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.360ns (60.838%)  route 0.232ns (39.162%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.566     1.485    C2/CLK100MHZ
    SLICE_X49Y96         FDCE                                         r  C2/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  C2/q_reg[15]/Q
                         net (fo=2, routed)           0.071     1.697    C2/q[15]
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  C2/q_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.969    C2/q0[15]
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.108     2.077 r  C2/q[15]_i_1/O
                         net (fo=1, routed)           0.000     2.077    C2/q[15]_i_1_n_0
    SLICE_X49Y96         FDCE                                         r  C2/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.837     2.002    C2/CLK100MHZ
    SLICE_X49Y96         FDCE                                         r  C2/q_reg[15]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDCE (Hold_fdce_C_D)         0.092     1.577    C2/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.500    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X70Y116   C1/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X70Y116   C1/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    C2/clk60Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    C2/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    C2/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    C2/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    C2/q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    C2/q_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    C2/q_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y116   C1/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y116   C1/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    C2/clk60Hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y116   C1/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y116   C1/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    C2/clk60Hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    C2/q_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    C2/q_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    C2/q_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    C2/q_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y116   C1/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y116   C1/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y116   C1/q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y116   C1/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    C2/clk60Hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    C2/clk60Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    C2/q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    C2/q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    C2/q_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    C2/q_reg[14]/C



