# UART-TX Module

- Module is written in Verilog
- RTL to GDSII done with Siliconcompiler (Yosys/OpenRoad)
- Area, Power, Frequency & ... reports are included in report.html

![UART_TX](https://github.com/ArvinDelavari/Digital-Circuits-Verilog/assets/86099054/a7471416-f25c-4934-a05e-a9aec8260da1)
