{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 19:38:50 2017 " "Info: Processing started: Mon Nov 06 19:38:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off COADEXP3 -c COADEXP3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COADEXP3 -c COADEXP3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 74273:inst2\|19 register 74273:inst2\|14 296.65 MHz 3.371 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 296.65 MHz between source register \"74273:inst2\|19\" and destination register \"74273:inst2\|14\" (period= 3.371 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.107 ns + Longest register register " "Info: + Longest register to register delay is 3.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst2\|19 1 REG LCFF_X26_Y8_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = '74273:inst2\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst2|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.206 ns) 0.631 ns 74283:inst6\|f74283:sub\|104~8 2 COMB LCCOMB_X26_Y8_N12 2 " "Info: 2: + IC(0.425 ns) + CELL(0.206 ns) = 0.631 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|104~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { 74273:inst2|19 74283:inst6|f74283:sub|104~8 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 184 400 464 224 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 1.209 ns 74283:inst6\|f74283:sub\|105~130 3 COMB LCCOMB_X26_Y8_N30 2 " "Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 1.209 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|105~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 1.804 ns 74283:inst6\|f74283:sub\|106~231 4 COMB LCCOMB_X26_Y8_N28 2 " "Info: 4: + IC(0.389 ns) + CELL(0.206 ns) = 1.804 ns; Loc. = LCCOMB_X26_Y8_N28; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|106~231'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 2.398 ns 74283:inst6\|f74283:sub\|107~54 5 COMB LCCOMB_X26_Y8_N26 3 " "Info: 5: + IC(0.388 ns) + CELL(0.206 ns) = 2.398 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 3; COMB Node = '74283:inst6\|f74283:sub\|107~54'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|107~54 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 904 408 472 944 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.206 ns) 2.999 ns 74283:inst\|f74283:sub\|78~155 6 COMB LCCOMB_X26_Y8_N6 1 " "Info: 6: + IC(0.395 ns) + CELL(0.206 ns) = 2.999 ns; Loc. = LCCOMB_X26_Y8_N6; Fanout = 1; COMB Node = '74283:inst\|f74283:sub\|78~155'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { 74283:inst6|f74283:sub|107~54 74283:inst|f74283:sub|78~155 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 328 600 664 368 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.107 ns 74273:inst2\|14 7 REG LCFF_X26_Y8_N7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 3.107 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = '74273:inst2\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74283:inst|f74283:sub|78~155 74273:inst2|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 36.63 % ) " "Info: Total cell delay = 1.138 ns ( 36.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.969 ns ( 63.37 % ) " "Info: Total interconnect delay = 1.969 ns ( 63.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.107 ns" { 74273:inst2|19 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|107~54 74283:inst|f74283:sub|78~155 74273:inst2|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.107 ns" { 74273:inst2|19 {} 74283:inst6|f74283:sub|104~8 {} 74283:inst6|f74283:sub|105~130 {} 74283:inst6|f74283:sub|106~231 {} 74283:inst6|f74283:sub|107~54 {} 74283:inst|f74283:sub|78~155 {} 74273:inst2|14 {} } { 0.000ns 0.425ns 0.372ns 0.389ns 0.388ns 0.395ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.847 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CLK~clkctrl 2 COMB CLKCTRL_G6 7 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.666 ns) 2.847 ns 74273:inst2\|14 3 REG LCFF_X26_Y8_N7 2 " "Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.847 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = '74273:inst2\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { CLK~clkctrl 74273:inst2|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.79 % ) " "Info: Total cell delay = 1.816 ns ( 63.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 36.21 % ) " "Info: Total interconnect delay = 1.031 ns ( 36.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl 74273:inst2|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|14 {} } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.847 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CLK~clkctrl 2 COMB CLKCTRL_G6 7 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.666 ns) 2.847 ns 74273:inst2\|19 3 REG LCFF_X26_Y8_N1 2 " "Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.847 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = '74273:inst2\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { CLK~clkctrl 74273:inst2|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.79 % ) " "Info: Total cell delay = 1.816 ns ( 63.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 36.21 % ) " "Info: Total interconnect delay = 1.031 ns ( 36.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl 74273:inst2|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|19 {} } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl 74273:inst2|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|14 {} } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl 74273:inst2|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|19 {} } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.107 ns" { 74273:inst2|19 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|107~54 74283:inst|f74283:sub|78~155 74273:inst2|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.107 ns" { 74273:inst2|19 {} 74283:inst6|f74283:sub|104~8 {} 74283:inst6|f74283:sub|105~130 {} 74283:inst6|f74283:sub|106~231 {} 74283:inst6|f74283:sub|107~54 {} 74283:inst|f74283:sub|78~155 {} 74273:inst2|14 {} } { 0.000ns 0.425ns 0.372ns 0.389ns 0.388ns 0.395ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl 74273:inst2|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|14 {} } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl 74273:inst2|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|19 {} } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74273:inst2\|14 A1 CLK 8.001 ns register " "Info: tsu for register \"74273:inst2\|14\" (data pin = \"A1\", clock pin = \"CLK\") is 8.001 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.888 ns + Longest pin register " "Info: + Longest pin to register delay is 10.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns A1 1 PIN PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; PIN Node = 'A1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 608 360 376 776 "A1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.823 ns) + CELL(0.615 ns) 8.412 ns 74283:inst6\|f74283:sub\|104~8 2 COMB LCCOMB_X26_Y8_N12 2 " "Info: 2: + IC(6.823 ns) + CELL(0.615 ns) = 8.412 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|104~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.438 ns" { A1 74283:inst6|f74283:sub|104~8 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 184 400 464 224 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 8.990 ns 74283:inst6\|f74283:sub\|105~130 3 COMB LCCOMB_X26_Y8_N30 2 " "Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 8.990 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|105~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 9.585 ns 74283:inst6\|f74283:sub\|106~231 4 COMB LCCOMB_X26_Y8_N28 2 " "Info: 4: + IC(0.389 ns) + CELL(0.206 ns) = 9.585 ns; Loc. = LCCOMB_X26_Y8_N28; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|106~231'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 10.179 ns 74283:inst6\|f74283:sub\|107~54 5 COMB LCCOMB_X26_Y8_N26 3 " "Info: 5: + IC(0.388 ns) + CELL(0.206 ns) = 10.179 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 3; COMB Node = '74283:inst6\|f74283:sub\|107~54'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|107~54 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 904 408 472 944 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.206 ns) 10.780 ns 74283:inst\|f74283:sub\|78~155 6 COMB LCCOMB_X26_Y8_N6 1 " "Info: 6: + IC(0.395 ns) + CELL(0.206 ns) = 10.780 ns; Loc. = LCCOMB_X26_Y8_N6; Fanout = 1; COMB Node = '74283:inst\|f74283:sub\|78~155'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { 74283:inst6|f74283:sub|107~54 74283:inst|f74283:sub|78~155 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 328 600 664 368 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.888 ns 74273:inst2\|14 7 REG LCFF_X26_Y8_N7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 10.888 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = '74273:inst2\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74283:inst|f74283:sub|78~155 74273:inst2|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.521 ns ( 23.15 % ) " "Info: Total cell delay = 2.521 ns ( 23.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.367 ns ( 76.85 % ) " "Info: Total interconnect delay = 8.367 ns ( 76.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.888 ns" { A1 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|107~54 74283:inst|f74283:sub|78~155 74273:inst2|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.888 ns" { A1 {} A1~combout {} 74283:inst6|f74283:sub|104~8 {} 74283:inst6|f74283:sub|105~130 {} 74283:inst6|f74283:sub|106~231 {} 74283:inst6|f74283:sub|107~54 {} 74283:inst|f74283:sub|78~155 {} 74273:inst2|14 {} } { 0.000ns 0.000ns 6.823ns 0.372ns 0.389ns 0.388ns 0.395ns 0.000ns } { 0.000ns 0.974ns 0.615ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.847 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CLK~clkctrl 2 COMB CLKCTRL_G6 7 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.666 ns) 2.847 ns 74273:inst2\|14 3 REG LCFF_X26_Y8_N7 2 " "Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.847 ns; Loc. = LCFF_X26_Y8_N7; Fanout = 2; REG Node = '74273:inst2\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { CLK~clkctrl 74273:inst2|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.79 % ) " "Info: Total cell delay = 1.816 ns ( 63.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 36.21 % ) " "Info: Total interconnect delay = 1.031 ns ( 36.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl 74273:inst2|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|14 {} } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.888 ns" { A1 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|107~54 74283:inst|f74283:sub|78~155 74273:inst2|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.888 ns" { A1 {} A1~combout {} 74283:inst6|f74283:sub|104~8 {} 74283:inst6|f74283:sub|105~130 {} 74283:inst6|f74283:sub|106~231 {} 74283:inst6|f74283:sub|107~54 {} 74283:inst|f74283:sub|78~155 {} 74273:inst2|14 {} } { 0.000ns 0.000ns 6.823ns 0.372ns 0.389ns 0.388ns 0.395ns 0.000ns } { 0.000ns 0.974ns 0.615ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl 74273:inst2|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|14 {} } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK O4 74273:inst2\|19 10.817 ns register " "Info: tco from clock \"CLK\" to destination pin \"O4\" through register \"74273:inst2\|19\" is 10.817 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.847 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CLK~clkctrl 2 COMB CLKCTRL_G6 7 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.666 ns) 2.847 ns 74273:inst2\|19 3 REG LCFF_X26_Y8_N1 2 " "Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.847 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = '74273:inst2\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { CLK~clkctrl 74273:inst2|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.79 % ) " "Info: Total cell delay = 1.816 ns ( 63.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 36.21 % ) " "Info: Total interconnect delay = 1.031 ns ( 36.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl 74273:inst2|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|19 {} } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.666 ns + Longest register pin " "Info: + Longest register to pin delay is 7.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst2\|19 1 REG LCFF_X26_Y8_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = '74273:inst2\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst2|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.206 ns) 0.631 ns 74283:inst6\|f74283:sub\|104~8 2 COMB LCCOMB_X26_Y8_N12 2 " "Info: 2: + IC(0.425 ns) + CELL(0.206 ns) = 0.631 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|104~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { 74273:inst2|19 74283:inst6|f74283:sub|104~8 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 184 400 464 224 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 1.209 ns 74283:inst6\|f74283:sub\|105~130 3 COMB LCCOMB_X26_Y8_N30 2 " "Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 1.209 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|105~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 1.804 ns 74283:inst6\|f74283:sub\|106~231 4 COMB LCCOMB_X26_Y8_N28 2 " "Info: 4: + IC(0.389 ns) + CELL(0.206 ns) = 1.804 ns; Loc. = LCCOMB_X26_Y8_N28; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|106~231'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 2.399 ns 74283:inst6\|f74283:sub\|82 5 COMB LCCOMB_X26_Y8_N22 2 " "Info: 5: + IC(0.389 ns) + CELL(0.206 ns) = 2.399 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|82 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 816 600 664 856 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.161 ns) + CELL(3.106 ns) 7.666 ns O4 6 PIN PIN_145 0 " "Info: 6: + IC(2.161 ns) + CELL(3.106 ns) = 7.666 ns; Loc. = PIN_145; Fanout = 0; PIN Node = 'O4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.267 ns" { 74283:inst6|f74283:sub|82 O4 } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { -104 600 616 72 "O4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.930 ns ( 51.27 % ) " "Info: Total cell delay = 3.930 ns ( 51.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.736 ns ( 48.73 % ) " "Info: Total interconnect delay = 3.736 ns ( 48.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.666 ns" { 74273:inst2|19 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|82 O4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.666 ns" { 74273:inst2|19 {} 74283:inst6|f74283:sub|104~8 {} 74283:inst6|f74283:sub|105~130 {} 74283:inst6|f74283:sub|106~231 {} 74283:inst6|f74283:sub|82 {} O4 {} } { 0.000ns 0.425ns 0.372ns 0.389ns 0.389ns 2.161ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl 74273:inst2|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|19 {} } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.666 ns" { 74273:inst2|19 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|82 O4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.666 ns" { 74273:inst2|19 {} 74283:inst6|f74283:sub|104~8 {} 74283:inst6|f74283:sub|105~130 {} 74283:inst6|f74283:sub|106~231 {} 74283:inst6|f74283:sub|82 {} O4 {} } { 0.000ns 0.425ns 0.372ns 0.389ns 0.389ns 2.161ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A1 O4 15.447 ns Longest " "Info: Longest tpd from source pin \"A1\" to destination pin \"O4\" is 15.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns A1 1 PIN PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; PIN Node = 'A1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 608 360 376 776 "A1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.823 ns) + CELL(0.615 ns) 8.412 ns 74283:inst6\|f74283:sub\|104~8 2 COMB LCCOMB_X26_Y8_N12 2 " "Info: 2: + IC(6.823 ns) + CELL(0.615 ns) = 8.412 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|104~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.438 ns" { A1 74283:inst6|f74283:sub|104~8 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 184 400 464 224 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 8.990 ns 74283:inst6\|f74283:sub\|105~130 3 COMB LCCOMB_X26_Y8_N30 2 " "Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 8.990 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|105~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 9.585 ns 74283:inst6\|f74283:sub\|106~231 4 COMB LCCOMB_X26_Y8_N28 2 " "Info: 4: + IC(0.389 ns) + CELL(0.206 ns) = 9.585 ns; Loc. = LCCOMB_X26_Y8_N28; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|106~231'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 10.180 ns 74283:inst6\|f74283:sub\|82 5 COMB LCCOMB_X26_Y8_N22 2 " "Info: 5: + IC(0.389 ns) + CELL(0.206 ns) = 10.180 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|82 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 816 600 664 856 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.161 ns) + CELL(3.106 ns) 15.447 ns O4 6 PIN PIN_145 0 " "Info: 6: + IC(2.161 ns) + CELL(3.106 ns) = 15.447 ns; Loc. = PIN_145; Fanout = 0; PIN Node = 'O4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.267 ns" { 74283:inst6|f74283:sub|82 O4 } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { -104 600 616 72 "O4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.313 ns ( 34.40 % ) " "Info: Total cell delay = 5.313 ns ( 34.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.134 ns ( 65.60 % ) " "Info: Total interconnect delay = 10.134 ns ( 65.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.447 ns" { A1 74283:inst6|f74283:sub|104~8 74283:inst6|f74283:sub|105~130 74283:inst6|f74283:sub|106~231 74283:inst6|f74283:sub|82 O4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.447 ns" { A1 {} A1~combout {} 74283:inst6|f74283:sub|104~8 {} 74283:inst6|f74283:sub|105~130 {} 74283:inst6|f74283:sub|106~231 {} 74283:inst6|f74283:sub|82 {} O4 {} } { 0.000ns 0.000ns 6.823ns 0.372ns 0.389ns 0.389ns 2.161ns } { 0.000ns 0.974ns 0.615ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74273:inst2\|18 sig CLK -4.459 ns register " "Info: th for register \"74273:inst2\|18\" (data pin = \"sig\", clock pin = \"CLK\") is -4.459 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.847 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CLK~clkctrl 2 COMB CLKCTRL_G6 7 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 544 800 816 712 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.666 ns) 2.847 ns 74273:inst2\|18 3 REG LCFF_X26_Y8_N11 2 " "Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.847 ns; Loc. = LCFF_X26_Y8_N11; Fanout = 2; REG Node = '74273:inst2\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { CLK~clkctrl 74273:inst2|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.79 % ) " "Info: Total cell delay = 1.816 ns ( 63.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 36.21 % ) " "Info: Total interconnect delay = 1.031 ns ( 36.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl 74273:inst2|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|18 {} } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.612 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns sig 1 PIN PIN_84 10 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 10; PIN Node = 'sig'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sig } "NODE_NAME" } } { "COADEXP3.bdf" "" { Schematic "E:/COADEXP3/COADEXP3.bdf" { { 616 344 360 784 "sig" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.334 ns) + CELL(0.206 ns) 7.504 ns 74283:inst6\|f74283:sub\|78 2 COMB LCCOMB_X26_Y8_N10 2 " "Info: 2: + IC(6.334 ns) + CELL(0.206 ns) = 7.504 ns; Loc. = LCCOMB_X26_Y8_N10; Fanout = 2; COMB Node = '74283:inst6\|f74283:sub\|78'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.540 ns" { sig 74283:inst6|f74283:sub|78 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74283.bdf" { { 328 600 664 368 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.612 ns 74273:inst2\|18 3 REG LCFF_X26_Y8_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.612 ns; Loc. = LCFF_X26_Y8_N11; Fanout = 2; REG Node = '74273:inst2\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74283:inst6|f74283:sub|78 74273:inst2|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.278 ns ( 16.79 % ) " "Info: Total cell delay = 1.278 ns ( 16.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.334 ns ( 83.21 % ) " "Info: Total interconnect delay = 6.334 ns ( 83.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.612 ns" { sig 74283:inst6|f74283:sub|78 74273:inst2|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.612 ns" { sig {} sig~combout {} 74283:inst6|f74283:sub|78 {} 74273:inst2|18 {} } { 0.000ns 0.000ns 6.334ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl 74273:inst2|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74273:inst2|18 {} } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.612 ns" { sig 74283:inst6|f74283:sub|78 74273:inst2|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.612 ns" { sig {} sig~combout {} 74283:inst6|f74283:sub|78 {} 74273:inst2|18 {} } { 0.000ns 0.000ns 6.334ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 19:38:50 2017 " "Info: Processing ended: Mon Nov 06 19:38:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
