
EMB_LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003068  0800887c  0800887c  0001887c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b8e4  0800b8e4  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800b8e4  0800b8e4  0001b8e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b8ec  0800b8ec  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b8ec  0800b8ec  0001b8ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b8f0  0800b8f0  0001b8f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800b8f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          000003c0  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000438  20000438  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021f52  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000044e4  00000000  00000000  00041ffa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016b0  00000000  00000000  000464e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000014f8  00000000  00000000  00047b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026c6e  00000000  00000000  00049088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fc98  00000000  00000000  0006fcf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e01d6  00000000  00000000  0008f98e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0016fb64  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000619c  00000000  00000000  0016fbb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008864 	.word	0x08008864

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08008864 	.word	0x08008864

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2f>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a24:	bf24      	itt	cs
 8000a26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a2e:	d90d      	bls.n	8000a4c <__aeabi_d2f+0x30>
 8000a30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a44:	bf08      	it	eq
 8000a46:	f020 0001 	biceq.w	r0, r0, #1
 8000a4a:	4770      	bx	lr
 8000a4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a50:	d121      	bne.n	8000a96 <__aeabi_d2f+0x7a>
 8000a52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a56:	bfbc      	itt	lt
 8000a58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	4770      	bxlt	lr
 8000a5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a66:	f1c2 0218 	rsb	r2, r2, #24
 8000a6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a72:	fa20 f002 	lsr.w	r0, r0, r2
 8000a76:	bf18      	it	ne
 8000a78:	f040 0001 	orrne.w	r0, r0, #1
 8000a7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a88:	ea40 000c 	orr.w	r0, r0, ip
 8000a8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a94:	e7cc      	b.n	8000a30 <__aeabi_d2f+0x14>
 8000a96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a9a:	d107      	bne.n	8000aac <__aeabi_d2f+0x90>
 8000a9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aa0:	bf1e      	ittt	ne
 8000aa2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000aa6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aaa:	4770      	bxne	lr
 8000aac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ab0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ab4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_uldivmod>:
 8000abc:	b953      	cbnz	r3, 8000ad4 <__aeabi_uldivmod+0x18>
 8000abe:	b94a      	cbnz	r2, 8000ad4 <__aeabi_uldivmod+0x18>
 8000ac0:	2900      	cmp	r1, #0
 8000ac2:	bf08      	it	eq
 8000ac4:	2800      	cmpeq	r0, #0
 8000ac6:	bf1c      	itt	ne
 8000ac8:	f04f 31ff 	movne.w	r1, #4294967295
 8000acc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad0:	f000 b96e 	b.w	8000db0 <__aeabi_idiv0>
 8000ad4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ad8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000adc:	f000 f806 	bl	8000aec <__udivmoddi4>
 8000ae0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae8:	b004      	add	sp, #16
 8000aea:	4770      	bx	lr

08000aec <__udivmoddi4>:
 8000aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af0:	9d08      	ldr	r5, [sp, #32]
 8000af2:	4604      	mov	r4, r0
 8000af4:	468c      	mov	ip, r1
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	f040 8083 	bne.w	8000c02 <__udivmoddi4+0x116>
 8000afc:	428a      	cmp	r2, r1
 8000afe:	4617      	mov	r7, r2
 8000b00:	d947      	bls.n	8000b92 <__udivmoddi4+0xa6>
 8000b02:	fab2 f282 	clz	r2, r2
 8000b06:	b142      	cbz	r2, 8000b1a <__udivmoddi4+0x2e>
 8000b08:	f1c2 0020 	rsb	r0, r2, #32
 8000b0c:	fa24 f000 	lsr.w	r0, r4, r0
 8000b10:	4091      	lsls	r1, r2
 8000b12:	4097      	lsls	r7, r2
 8000b14:	ea40 0c01 	orr.w	ip, r0, r1
 8000b18:	4094      	lsls	r4, r2
 8000b1a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b1e:	0c23      	lsrs	r3, r4, #16
 8000b20:	fbbc f6f8 	udiv	r6, ip, r8
 8000b24:	fa1f fe87 	uxth.w	lr, r7
 8000b28:	fb08 c116 	mls	r1, r8, r6, ip
 8000b2c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b30:	fb06 f10e 	mul.w	r1, r6, lr
 8000b34:	4299      	cmp	r1, r3
 8000b36:	d909      	bls.n	8000b4c <__udivmoddi4+0x60>
 8000b38:	18fb      	adds	r3, r7, r3
 8000b3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b3e:	f080 8119 	bcs.w	8000d74 <__udivmoddi4+0x288>
 8000b42:	4299      	cmp	r1, r3
 8000b44:	f240 8116 	bls.w	8000d74 <__udivmoddi4+0x288>
 8000b48:	3e02      	subs	r6, #2
 8000b4a:	443b      	add	r3, r7
 8000b4c:	1a5b      	subs	r3, r3, r1
 8000b4e:	b2a4      	uxth	r4, r4
 8000b50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b54:	fb08 3310 	mls	r3, r8, r0, r3
 8000b58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b5c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b60:	45a6      	cmp	lr, r4
 8000b62:	d909      	bls.n	8000b78 <__udivmoddi4+0x8c>
 8000b64:	193c      	adds	r4, r7, r4
 8000b66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b6a:	f080 8105 	bcs.w	8000d78 <__udivmoddi4+0x28c>
 8000b6e:	45a6      	cmp	lr, r4
 8000b70:	f240 8102 	bls.w	8000d78 <__udivmoddi4+0x28c>
 8000b74:	3802      	subs	r0, #2
 8000b76:	443c      	add	r4, r7
 8000b78:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b7c:	eba4 040e 	sub.w	r4, r4, lr
 8000b80:	2600      	movs	r6, #0
 8000b82:	b11d      	cbz	r5, 8000b8c <__udivmoddi4+0xa0>
 8000b84:	40d4      	lsrs	r4, r2
 8000b86:	2300      	movs	r3, #0
 8000b88:	e9c5 4300 	strd	r4, r3, [r5]
 8000b8c:	4631      	mov	r1, r6
 8000b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b92:	b902      	cbnz	r2, 8000b96 <__udivmoddi4+0xaa>
 8000b94:	deff      	udf	#255	; 0xff
 8000b96:	fab2 f282 	clz	r2, r2
 8000b9a:	2a00      	cmp	r2, #0
 8000b9c:	d150      	bne.n	8000c40 <__udivmoddi4+0x154>
 8000b9e:	1bcb      	subs	r3, r1, r7
 8000ba0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ba4:	fa1f f887 	uxth.w	r8, r7
 8000ba8:	2601      	movs	r6, #1
 8000baa:	fbb3 fcfe 	udiv	ip, r3, lr
 8000bae:	0c21      	lsrs	r1, r4, #16
 8000bb0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000bb4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bb8:	fb08 f30c 	mul.w	r3, r8, ip
 8000bbc:	428b      	cmp	r3, r1
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0xe4>
 8000bc0:	1879      	adds	r1, r7, r1
 8000bc2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0xe2>
 8000bc8:	428b      	cmp	r3, r1
 8000bca:	f200 80e9 	bhi.w	8000da0 <__udivmoddi4+0x2b4>
 8000bce:	4684      	mov	ip, r0
 8000bd0:	1ac9      	subs	r1, r1, r3
 8000bd2:	b2a3      	uxth	r3, r4
 8000bd4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bd8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000bdc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000be0:	fb08 f800 	mul.w	r8, r8, r0
 8000be4:	45a0      	cmp	r8, r4
 8000be6:	d907      	bls.n	8000bf8 <__udivmoddi4+0x10c>
 8000be8:	193c      	adds	r4, r7, r4
 8000bea:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bee:	d202      	bcs.n	8000bf6 <__udivmoddi4+0x10a>
 8000bf0:	45a0      	cmp	r8, r4
 8000bf2:	f200 80d9 	bhi.w	8000da8 <__udivmoddi4+0x2bc>
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	eba4 0408 	sub.w	r4, r4, r8
 8000bfc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c00:	e7bf      	b.n	8000b82 <__udivmoddi4+0x96>
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d909      	bls.n	8000c1a <__udivmoddi4+0x12e>
 8000c06:	2d00      	cmp	r5, #0
 8000c08:	f000 80b1 	beq.w	8000d6e <__udivmoddi4+0x282>
 8000c0c:	2600      	movs	r6, #0
 8000c0e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c12:	4630      	mov	r0, r6
 8000c14:	4631      	mov	r1, r6
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	fab3 f683 	clz	r6, r3
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	d14a      	bne.n	8000cb8 <__udivmoddi4+0x1cc>
 8000c22:	428b      	cmp	r3, r1
 8000c24:	d302      	bcc.n	8000c2c <__udivmoddi4+0x140>
 8000c26:	4282      	cmp	r2, r0
 8000c28:	f200 80b8 	bhi.w	8000d9c <__udivmoddi4+0x2b0>
 8000c2c:	1a84      	subs	r4, r0, r2
 8000c2e:	eb61 0103 	sbc.w	r1, r1, r3
 8000c32:	2001      	movs	r0, #1
 8000c34:	468c      	mov	ip, r1
 8000c36:	2d00      	cmp	r5, #0
 8000c38:	d0a8      	beq.n	8000b8c <__udivmoddi4+0xa0>
 8000c3a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c3e:	e7a5      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000c40:	f1c2 0320 	rsb	r3, r2, #32
 8000c44:	fa20 f603 	lsr.w	r6, r0, r3
 8000c48:	4097      	lsls	r7, r2
 8000c4a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c4e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c52:	40d9      	lsrs	r1, r3
 8000c54:	4330      	orrs	r0, r6
 8000c56:	0c03      	lsrs	r3, r0, #16
 8000c58:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c5c:	fa1f f887 	uxth.w	r8, r7
 8000c60:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c68:	fb06 f108 	mul.w	r1, r6, r8
 8000c6c:	4299      	cmp	r1, r3
 8000c6e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x19c>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c7a:	f080 808d 	bcs.w	8000d98 <__udivmoddi4+0x2ac>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 808a 	bls.w	8000d98 <__udivmoddi4+0x2ac>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b281      	uxth	r1, r0
 8000c8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c90:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c98:	fb00 f308 	mul.w	r3, r0, r8
 8000c9c:	428b      	cmp	r3, r1
 8000c9e:	d907      	bls.n	8000cb0 <__udivmoddi4+0x1c4>
 8000ca0:	1879      	adds	r1, r7, r1
 8000ca2:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ca6:	d273      	bcs.n	8000d90 <__udivmoddi4+0x2a4>
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d971      	bls.n	8000d90 <__udivmoddi4+0x2a4>
 8000cac:	3802      	subs	r0, #2
 8000cae:	4439      	add	r1, r7
 8000cb0:	1acb      	subs	r3, r1, r3
 8000cb2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000cb6:	e778      	b.n	8000baa <__udivmoddi4+0xbe>
 8000cb8:	f1c6 0c20 	rsb	ip, r6, #32
 8000cbc:	fa03 f406 	lsl.w	r4, r3, r6
 8000cc0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000cc4:	431c      	orrs	r4, r3
 8000cc6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000cca:	fa01 f306 	lsl.w	r3, r1, r6
 8000cce:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000cd2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000cd6:	431f      	orrs	r7, r3
 8000cd8:	0c3b      	lsrs	r3, r7, #16
 8000cda:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cde:	fa1f f884 	uxth.w	r8, r4
 8000ce2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ce6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000cea:	fb09 fa08 	mul.w	sl, r9, r8
 8000cee:	458a      	cmp	sl, r1
 8000cf0:	fa02 f206 	lsl.w	r2, r2, r6
 8000cf4:	fa00 f306 	lsl.w	r3, r0, r6
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x220>
 8000cfa:	1861      	adds	r1, r4, r1
 8000cfc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d00:	d248      	bcs.n	8000d94 <__udivmoddi4+0x2a8>
 8000d02:	458a      	cmp	sl, r1
 8000d04:	d946      	bls.n	8000d94 <__udivmoddi4+0x2a8>
 8000d06:	f1a9 0902 	sub.w	r9, r9, #2
 8000d0a:	4421      	add	r1, r4
 8000d0c:	eba1 010a 	sub.w	r1, r1, sl
 8000d10:	b2bf      	uxth	r7, r7
 8000d12:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d16:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d1a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d1e:	fb00 f808 	mul.w	r8, r0, r8
 8000d22:	45b8      	cmp	r8, r7
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x24a>
 8000d26:	19e7      	adds	r7, r4, r7
 8000d28:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d2c:	d22e      	bcs.n	8000d8c <__udivmoddi4+0x2a0>
 8000d2e:	45b8      	cmp	r8, r7
 8000d30:	d92c      	bls.n	8000d8c <__udivmoddi4+0x2a0>
 8000d32:	3802      	subs	r0, #2
 8000d34:	4427      	add	r7, r4
 8000d36:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d3a:	eba7 0708 	sub.w	r7, r7, r8
 8000d3e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d42:	454f      	cmp	r7, r9
 8000d44:	46c6      	mov	lr, r8
 8000d46:	4649      	mov	r1, r9
 8000d48:	d31a      	bcc.n	8000d80 <__udivmoddi4+0x294>
 8000d4a:	d017      	beq.n	8000d7c <__udivmoddi4+0x290>
 8000d4c:	b15d      	cbz	r5, 8000d66 <__udivmoddi4+0x27a>
 8000d4e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d52:	eb67 0701 	sbc.w	r7, r7, r1
 8000d56:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d5a:	40f2      	lsrs	r2, r6
 8000d5c:	ea4c 0202 	orr.w	r2, ip, r2
 8000d60:	40f7      	lsrs	r7, r6
 8000d62:	e9c5 2700 	strd	r2, r7, [r5]
 8000d66:	2600      	movs	r6, #0
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	462e      	mov	r6, r5
 8000d70:	4628      	mov	r0, r5
 8000d72:	e70b      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000d74:	4606      	mov	r6, r0
 8000d76:	e6e9      	b.n	8000b4c <__udivmoddi4+0x60>
 8000d78:	4618      	mov	r0, r3
 8000d7a:	e6fd      	b.n	8000b78 <__udivmoddi4+0x8c>
 8000d7c:	4543      	cmp	r3, r8
 8000d7e:	d2e5      	bcs.n	8000d4c <__udivmoddi4+0x260>
 8000d80:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d84:	eb69 0104 	sbc.w	r1, r9, r4
 8000d88:	3801      	subs	r0, #1
 8000d8a:	e7df      	b.n	8000d4c <__udivmoddi4+0x260>
 8000d8c:	4608      	mov	r0, r1
 8000d8e:	e7d2      	b.n	8000d36 <__udivmoddi4+0x24a>
 8000d90:	4660      	mov	r0, ip
 8000d92:	e78d      	b.n	8000cb0 <__udivmoddi4+0x1c4>
 8000d94:	4681      	mov	r9, r0
 8000d96:	e7b9      	b.n	8000d0c <__udivmoddi4+0x220>
 8000d98:	4666      	mov	r6, ip
 8000d9a:	e775      	b.n	8000c88 <__udivmoddi4+0x19c>
 8000d9c:	4630      	mov	r0, r6
 8000d9e:	e74a      	b.n	8000c36 <__udivmoddi4+0x14a>
 8000da0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000da4:	4439      	add	r1, r7
 8000da6:	e713      	b.n	8000bd0 <__udivmoddi4+0xe4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	443c      	add	r4, r7
 8000dac:	e724      	b.n	8000bf8 <__udivmoddi4+0x10c>
 8000dae:	bf00      	nop

08000db0 <__aeabi_idiv0>:
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop

08000db4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000dba:	463b      	mov	r3, r7
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	601a      	str	r2, [r3, #0]
 8000dc0:	605a      	str	r2, [r3, #4]
 8000dc2:	609a      	str	r2, [r3, #8]
 8000dc4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000dc6:	4b3d      	ldr	r3, [pc, #244]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000dc8:	4a3d      	ldr	r2, [pc, #244]	; (8000ec0 <MX_ADC1_Init+0x10c>)
 8000dca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000dcc:	4b3b      	ldr	r3, [pc, #236]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000dd2:	4b3a      	ldr	r3, [pc, #232]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000dd8:	4b38      	ldr	r3, [pc, #224]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000dda:	2201      	movs	r2, #1
 8000ddc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000dde:	4b37      	ldr	r3, [pc, #220]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000de4:	4b35      	ldr	r3, [pc, #212]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000dec:	4b33      	ldr	r3, [pc, #204]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000df2:	4b32      	ldr	r3, [pc, #200]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000df4:	4a33      	ldr	r2, [pc, #204]	; (8000ec4 <MX_ADC1_Init+0x110>)
 8000df6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000df8:	4b30      	ldr	r3, [pc, #192]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000dfe:	4b2f      	ldr	r3, [pc, #188]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000e00:	2205      	movs	r2, #5
 8000e02:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e04:	4b2d      	ldr	r3, [pc, #180]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e0c:	4b2b      	ldr	r3, [pc, #172]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000e0e:	2201      	movs	r2, #1
 8000e10:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e12:	482a      	ldr	r0, [pc, #168]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000e14:	f002 f9ca 	bl	80031ac <HAL_ADC_Init>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000e1e:	f001 fbc1 	bl	80025a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000e22:	2308      	movs	r3, #8
 8000e24:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000e26:	2301      	movs	r3, #1
 8000e28:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e2e:	463b      	mov	r3, r7
 8000e30:	4619      	mov	r1, r3
 8000e32:	4822      	ldr	r0, [pc, #136]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000e34:	f002 fb2c 	bl	8003490 <HAL_ADC_ConfigChannel>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000e3e:	f001 fbb1 	bl	80025a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000e42:	2309      	movs	r3, #9
 8000e44:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000e46:	2302      	movs	r3, #2
 8000e48:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e4a:	463b      	mov	r3, r7
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	481b      	ldr	r0, [pc, #108]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000e50:	f002 fb1e 	bl	8003490 <HAL_ADC_ConfigChannel>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000e5a:	f001 fba3 	bl	80025a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000e5e:	230a      	movs	r3, #10
 8000e60:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000e62:	2303      	movs	r3, #3
 8000e64:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e66:	463b      	mov	r3, r7
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4814      	ldr	r0, [pc, #80]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000e6c:	f002 fb10 	bl	8003490 <HAL_ADC_ConfigChannel>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000e76:	f001 fb95 	bl	80025a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000e7a:	230b      	movs	r3, #11
 8000e7c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000e7e:	2304      	movs	r3, #4
 8000e80:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e82:	463b      	mov	r3, r7
 8000e84:	4619      	mov	r1, r3
 8000e86:	480d      	ldr	r0, [pc, #52]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000e88:	f002 fb02 	bl	8003490 <HAL_ADC_ConfigChannel>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000e92:	f001 fb87 	bl	80025a4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000e96:	230c      	movs	r3, #12
 8000e98:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000e9a:	2305      	movs	r3, #5
 8000e9c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e9e:	463b      	mov	r3, r7
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4806      	ldr	r0, [pc, #24]	; (8000ebc <MX_ADC1_Init+0x108>)
 8000ea4:	f002 faf4 	bl	8003490 <HAL_ADC_ConfigChannel>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000eae:	f001 fb79 	bl	80025a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000eb2:	bf00      	nop
 8000eb4:	3710      	adds	r7, #16
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	200000b8 	.word	0x200000b8
 8000ec0:	40012000 	.word	0x40012000
 8000ec4:	0f000001 	.word	0x0f000001

08000ec8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b08a      	sub	sp, #40	; 0x28
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed0:	f107 0314 	add.w	r3, r7, #20
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]
 8000edc:	60da      	str	r2, [r3, #12]
 8000ede:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a3c      	ldr	r2, [pc, #240]	; (8000fd8 <HAL_ADC_MspInit+0x110>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d171      	bne.n	8000fce <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	613b      	str	r3, [r7, #16]
 8000eee:	4b3b      	ldr	r3, [pc, #236]	; (8000fdc <HAL_ADC_MspInit+0x114>)
 8000ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef2:	4a3a      	ldr	r2, [pc, #232]	; (8000fdc <HAL_ADC_MspInit+0x114>)
 8000ef4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ef8:	6453      	str	r3, [r2, #68]	; 0x44
 8000efa:	4b38      	ldr	r3, [pc, #224]	; (8000fdc <HAL_ADC_MspInit+0x114>)
 8000efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000efe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f02:	613b      	str	r3, [r7, #16]
 8000f04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	4b34      	ldr	r3, [pc, #208]	; (8000fdc <HAL_ADC_MspInit+0x114>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	4a33      	ldr	r2, [pc, #204]	; (8000fdc <HAL_ADC_MspInit+0x114>)
 8000f10:	f043 0304 	orr.w	r3, r3, #4
 8000f14:	6313      	str	r3, [r2, #48]	; 0x30
 8000f16:	4b31      	ldr	r3, [pc, #196]	; (8000fdc <HAL_ADC_MspInit+0x114>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1a:	f003 0304 	and.w	r3, r3, #4
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	60bb      	str	r3, [r7, #8]
 8000f26:	4b2d      	ldr	r3, [pc, #180]	; (8000fdc <HAL_ADC_MspInit+0x114>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2a:	4a2c      	ldr	r2, [pc, #176]	; (8000fdc <HAL_ADC_MspInit+0x114>)
 8000f2c:	f043 0302 	orr.w	r3, r3, #2
 8000f30:	6313      	str	r3, [r2, #48]	; 0x30
 8000f32:	4b2a      	ldr	r3, [pc, #168]	; (8000fdc <HAL_ADC_MspInit+0x114>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f36:	f003 0302 	and.w	r3, r3, #2
 8000f3a:	60bb      	str	r3, [r7, #8]
 8000f3c:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000f3e:	2307      	movs	r3, #7
 8000f40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f42:	2303      	movs	r3, #3
 8000f44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f4a:	f107 0314 	add.w	r3, r7, #20
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4823      	ldr	r0, [pc, #140]	; (8000fe0 <HAL_ADC_MspInit+0x118>)
 8000f52:	f003 fa51 	bl	80043f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f56:	2303      	movs	r3, #3
 8000f58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f62:	f107 0314 	add.w	r3, r7, #20
 8000f66:	4619      	mov	r1, r3
 8000f68:	481e      	ldr	r0, [pc, #120]	; (8000fe4 <HAL_ADC_MspInit+0x11c>)
 8000f6a:	f003 fa45 	bl	80043f8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000f6e:	4b1e      	ldr	r3, [pc, #120]	; (8000fe8 <HAL_ADC_MspInit+0x120>)
 8000f70:	4a1e      	ldr	r2, [pc, #120]	; (8000fec <HAL_ADC_MspInit+0x124>)
 8000f72:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000f74:	4b1c      	ldr	r3, [pc, #112]	; (8000fe8 <HAL_ADC_MspInit+0x120>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f7a:	4b1b      	ldr	r3, [pc, #108]	; (8000fe8 <HAL_ADC_MspInit+0x120>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f80:	4b19      	ldr	r3, [pc, #100]	; (8000fe8 <HAL_ADC_MspInit+0x120>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f86:	4b18      	ldr	r3, [pc, #96]	; (8000fe8 <HAL_ADC_MspInit+0x120>)
 8000f88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f8c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f8e:	4b16      	ldr	r3, [pc, #88]	; (8000fe8 <HAL_ADC_MspInit+0x120>)
 8000f90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f94:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f96:	4b14      	ldr	r3, [pc, #80]	; (8000fe8 <HAL_ADC_MspInit+0x120>)
 8000f98:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f9c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f9e:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <HAL_ADC_MspInit+0x120>)
 8000fa0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000fa4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000fa6:	4b10      	ldr	r3, [pc, #64]	; (8000fe8 <HAL_ADC_MspInit+0x120>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000fac:	4b0e      	ldr	r3, [pc, #56]	; (8000fe8 <HAL_ADC_MspInit+0x120>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000fb2:	480d      	ldr	r0, [pc, #52]	; (8000fe8 <HAL_ADC_MspInit+0x120>)
 8000fb4:	f002 fe1e 	bl	8003bf4 <HAL_DMA_Init>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000fbe:	f001 faf1 	bl	80025a4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a08      	ldr	r2, [pc, #32]	; (8000fe8 <HAL_ADC_MspInit+0x120>)
 8000fc6:	639a      	str	r2, [r3, #56]	; 0x38
 8000fc8:	4a07      	ldr	r2, [pc, #28]	; (8000fe8 <HAL_ADC_MspInit+0x120>)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000fce:	bf00      	nop
 8000fd0:	3728      	adds	r7, #40	; 0x28
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40012000 	.word	0x40012000
 8000fdc:	40023800 	.word	0x40023800
 8000fe0:	40020800 	.word	0x40020800
 8000fe4:	40020400 	.word	0x40020400
 8000fe8:	20000100 	.word	0x20000100
 8000fec:	40026410 	.word	0x40026410

08000ff0 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	2108      	movs	r1, #8
 8000ff8:	4802      	ldr	r0, [pc, #8]	; (8001004 <button_init+0x14>)
 8000ffa:	f003 fb99 	bl	8004730 <HAL_GPIO_WritePin>
}
 8000ffe:	bf00      	nop
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40020c00 	.word	0x40020c00

08001008 <button_Scan>:

void button_Scan(){
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 800100e:	2200      	movs	r2, #0
 8001010:	2108      	movs	r1, #8
 8001012:	482f      	ldr	r0, [pc, #188]	; (80010d0 <button_Scan+0xc8>)
 8001014:	f003 fb8c 	bl	8004730 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001018:	2201      	movs	r2, #1
 800101a:	2108      	movs	r1, #8
 800101c:	482c      	ldr	r0, [pc, #176]	; (80010d0 <button_Scan+0xc8>)
 800101e:	f003 fb87 	bl	8004730 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 8001022:	230a      	movs	r3, #10
 8001024:	2202      	movs	r2, #2
 8001026:	492b      	ldr	r1, [pc, #172]	; (80010d4 <button_Scan+0xcc>)
 8001028:	482b      	ldr	r0, [pc, #172]	; (80010d8 <button_Scan+0xd0>)
 800102a:	f004 fb32 	bl	8005692 <HAL_SPI_Receive>
	  int button_index = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 8001032:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001036:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8001038:	2300      	movs	r3, #0
 800103a:	607b      	str	r3, [r7, #4]
 800103c:	e03f      	b.n	80010be <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2b00      	cmp	r3, #0
 8001042:	db06      	blt.n	8001052 <button_Scan+0x4a>
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2b03      	cmp	r3, #3
 8001048:	dc03      	bgt.n	8001052 <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic th spi gi ko ging nh button trn mch
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	3304      	adds	r3, #4
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	e018      	b.n	8001084 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cn convert li cho n ng vi th t mnh mn
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2b03      	cmp	r3, #3
 8001056:	dd07      	ble.n	8001068 <button_Scan+0x60>
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2b07      	cmp	r3, #7
 800105c:	dc04      	bgt.n	8001068 <button_Scan+0x60>
			  button_index = 7 - i;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	f1c3 0307 	rsb	r3, r3, #7
 8001064:	60fb      	str	r3, [r7, #12]
 8001066:	e00d      	b.n	8001084 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2b07      	cmp	r3, #7
 800106c:	dd06      	ble.n	800107c <button_Scan+0x74>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2b0b      	cmp	r3, #11
 8001072:	dc03      	bgt.n	800107c <button_Scan+0x74>
			  button_index = i + 4;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	3304      	adds	r3, #4
 8001078:	60fb      	str	r3, [r7, #12]
 800107a:	e003      	b.n	8001084 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f1c3 0317 	rsb	r3, r3, #23
 8001082:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 8001084:	4b13      	ldr	r3, [pc, #76]	; (80010d4 <button_Scan+0xcc>)
 8001086:	881a      	ldrh	r2, [r3, #0]
 8001088:	897b      	ldrh	r3, [r7, #10]
 800108a:	4013      	ands	r3, r2
 800108c:	b29b      	uxth	r3, r3
 800108e:	2b00      	cmp	r3, #0
 8001090:	d005      	beq.n	800109e <button_Scan+0x96>
 8001092:	4a12      	ldr	r2, [pc, #72]	; (80010dc <button_Scan+0xd4>)
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	2100      	movs	r1, #0
 8001098:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800109c:	e009      	b.n	80010b2 <button_Scan+0xaa>
		  else button_count[button_index]++;
 800109e:	4a0f      	ldr	r2, [pc, #60]	; (80010dc <button_Scan+0xd4>)
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010a6:	3301      	adds	r3, #1
 80010a8:	b299      	uxth	r1, r3
 80010aa:	4a0c      	ldr	r2, [pc, #48]	; (80010dc <button_Scan+0xd4>)
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 80010b2:	897b      	ldrh	r3, [r7, #10]
 80010b4:	085b      	lsrs	r3, r3, #1
 80010b6:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	3301      	adds	r3, #1
 80010bc:	607b      	str	r3, [r7, #4]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2b0f      	cmp	r3, #15
 80010c2:	ddbc      	ble.n	800103e <button_Scan+0x36>
	  }
}
 80010c4:	bf00      	nop
 80010c6:	bf00      	nop
 80010c8:	3710      	adds	r7, #16
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40020c00 	.word	0x40020c00
 80010d4:	20000094 	.word	0x20000094
 80010d8:	2000026c 	.word	0x2000026c
 80010dc:	20000160 	.word	0x20000160

080010e0 <ADC_Update>:
#include "data_update.h"

uint8_t adc_count = 0;

void ADC_Update()
{
 80010e0:	b590      	push	{r4, r7, lr}
 80010e2:	b0a9      	sub	sp, #164	; 0xa4
 80010e4:	af04      	add	r7, sp, #16
    adc_count = (adc_count + 1) % 200;
 80010e6:	4ba9      	ldr	r3, [pc, #676]	; (800138c <ADC_Update+0x2ac>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	3301      	adds	r3, #1
 80010ec:	4aa8      	ldr	r2, [pc, #672]	; (8001390 <ADC_Update+0x2b0>)
 80010ee:	fb82 1203 	smull	r1, r2, r2, r3
 80010f2:	1191      	asrs	r1, r2, #6
 80010f4:	17da      	asrs	r2, r3, #31
 80010f6:	1a8a      	subs	r2, r1, r2
 80010f8:	21c8      	movs	r1, #200	; 0xc8
 80010fa:	fb01 f202 	mul.w	r2, r1, r2
 80010fe:	1a9a      	subs	r2, r3, r2
 8001100:	b2d2      	uxtb	r2, r2
 8001102:	4ba2      	ldr	r3, [pc, #648]	; (800138c <ADC_Update+0x2ac>)
 8001104:	701a      	strb	r2, [r3, #0]
	test_Esp();
 8001106:	f001 f95b 	bl	80023c0 <test_Esp>
	lightProcess();
 800110a:	f001 f923 	bl	8002354 <lightProcess>

    if (adc_count == 0)
 800110e:	4b9f      	ldr	r3, [pc, #636]	; (800138c <ADC_Update+0x2ac>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b00      	cmp	r3, #0
 8001114:	f040 8135 	bne.w	8001382 <ADC_Update+0x2a2>
    {
        sensor_Read();
 8001118:	f001 fa4a 	bl	80025b0 <sensor_Read>

        // Light
        lcd_ShowStr(10, 140, "Light:", RED, BLACK, 16, 0);
 800111c:	2300      	movs	r3, #0
 800111e:	9302      	str	r3, [sp, #8]
 8001120:	2310      	movs	r3, #16
 8001122:	9301      	str	r3, [sp, #4]
 8001124:	2300      	movs	r3, #0
 8001126:	9300      	str	r3, [sp, #0]
 8001128:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800112c:	4a99      	ldr	r2, [pc, #612]	; (8001394 <ADC_Update+0x2b4>)
 800112e:	218c      	movs	r1, #140	; 0x8c
 8001130:	200a      	movs	r0, #10
 8001132:	f001 f81f 	bl	8002174 <lcd_ShowStr>
        lcd_ShowIntNum(130, 140, sensor_GetLight(), 4, RED, BLACK, 16);
 8001136:	f001 fa49 	bl	80025cc <sensor_GetLight>
 800113a:	4603      	mov	r3, r0
 800113c:	461a      	mov	r2, r3
 800113e:	2310      	movs	r3, #16
 8001140:	9302      	str	r3, [sp, #8]
 8001142:	2300      	movs	r3, #0
 8001144:	9301      	str	r3, [sp, #4]
 8001146:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	2304      	movs	r3, #4
 800114e:	218c      	movs	r1, #140	; 0x8c
 8001150:	2082      	movs	r0, #130	; 0x82
 8001152:	f000 fd85 	bl	8001c60 <lcd_ShowIntNum>
        int lightVal = sensor_GetLight();
 8001156:	f001 fa39 	bl	80025cc <sensor_GetLight>
 800115a:	4603      	mov	r3, r0
 800115c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        char lightStr[30];
        snprintf(lightStr, sizeof(lightStr), "!LIGHT:%d#\n", lightVal);
 8001160:	f107 0060 	add.w	r0, r7, #96	; 0x60
 8001164:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001168:	4a8b      	ldr	r2, [pc, #556]	; (8001398 <ADC_Update+0x2b8>)
 800116a:	211e      	movs	r1, #30
 800116c:	f006 ff38 	bl	8007fe0 <sniprintf>
        uart_EspSendBytes(lightStr, strlen(lightStr));
 8001170:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff f82b 	bl	80001d0 <strlen>
 800117a:	4603      	mov	r3, r0
 800117c:	b29a      	uxth	r2, r3
 800117e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001182:	4611      	mov	r1, r2
 8001184:	4618      	mov	r0, r3
 8001186:	f001 fe05 	bl	8002d94 <uart_EspSendBytes>

        // Voltage
        lcd_ShowStr(10, 100, "Voltage:", RED, BLACK, 16, 0);
 800118a:	2300      	movs	r3, #0
 800118c:	9302      	str	r3, [sp, #8]
 800118e:	2310      	movs	r3, #16
 8001190:	9301      	str	r3, [sp, #4]
 8001192:	2300      	movs	r3, #0
 8001194:	9300      	str	r3, [sp, #0]
 8001196:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800119a:	4a80      	ldr	r2, [pc, #512]	; (800139c <ADC_Update+0x2bc>)
 800119c:	2164      	movs	r1, #100	; 0x64
 800119e:	200a      	movs	r0, #10
 80011a0:	f000 ffe8 	bl	8002174 <lcd_ShowStr>
        lcd_ShowFloatNum(130, 100, sensor_GetVoltage(), 4, RED, BLACK, 16);
 80011a4:	f001 fa20 	bl	80025e8 <sensor_GetVoltage>
 80011a8:	eef0 7a40 	vmov.f32	s15, s0
 80011ac:	2310      	movs	r3, #16
 80011ae:	9301      	str	r3, [sp, #4]
 80011b0:	2300      	movs	r3, #0
 80011b2:	9300      	str	r3, [sp, #0]
 80011b4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80011b8:	2204      	movs	r2, #4
 80011ba:	eeb0 0a67 	vmov.f32	s0, s15
 80011be:	2164      	movs	r1, #100	; 0x64
 80011c0:	2082      	movs	r0, #130	; 0x82
 80011c2:	f000 fdcb 	bl	8001d5c <lcd_ShowFloatNum>
        int voltageInt = (int)(sensor_GetVoltage() * 100); // (2 decimal places)
 80011c6:	f001 fa0f 	bl	80025e8 <sensor_GetVoltage>
 80011ca:	eef0 7a40 	vmov.f32	s15, s0
 80011ce:	ed9f 7a74 	vldr	s14, [pc, #464]	; 80013a0 <ADC_Update+0x2c0>
 80011d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011da:	ee17 3a90 	vmov	r3, s15
 80011de:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        char voltageStr[30];
        snprintf(voltageStr, sizeof(voltageStr), "!VOLTAGE:%d.%02d#\n", voltageInt / 100, voltageInt % 100);
 80011e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80011e6:	4a6a      	ldr	r2, [pc, #424]	; (8001390 <ADC_Update+0x2b0>)
 80011e8:	fb82 1203 	smull	r1, r2, r2, r3
 80011ec:	1152      	asrs	r2, r2, #5
 80011ee:	17db      	asrs	r3, r3, #31
 80011f0:	1ad4      	subs	r4, r2, r3
 80011f2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80011f6:	4b66      	ldr	r3, [pc, #408]	; (8001390 <ADC_Update+0x2b0>)
 80011f8:	fb83 1302 	smull	r1, r3, r3, r2
 80011fc:	1159      	asrs	r1, r3, #5
 80011fe:	17d3      	asrs	r3, r2, #31
 8001200:	1acb      	subs	r3, r1, r3
 8001202:	2164      	movs	r1, #100	; 0x64
 8001204:	fb01 f303 	mul.w	r3, r1, r3
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	4623      	mov	r3, r4
 8001212:	4a64      	ldr	r2, [pc, #400]	; (80013a4 <ADC_Update+0x2c4>)
 8001214:	211e      	movs	r1, #30
 8001216:	f006 fee3 	bl	8007fe0 <sniprintf>
        uart_EspSendBytes(voltageStr, strlen(voltageStr));
 800121a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800121e:	4618      	mov	r0, r3
 8001220:	f7fe ffd6 	bl	80001d0 <strlen>
 8001224:	4603      	mov	r3, r0
 8001226:	b29a      	uxth	r2, r3
 8001228:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800122c:	4611      	mov	r1, r2
 800122e:	4618      	mov	r0, r3
 8001230:	f001 fdb0 	bl	8002d94 <uart_EspSendBytes>

        // Current
        lcd_ShowStr(10, 120, "Current:", RED, BLACK, 16, 0);
 8001234:	2300      	movs	r3, #0
 8001236:	9302      	str	r3, [sp, #8]
 8001238:	2310      	movs	r3, #16
 800123a:	9301      	str	r3, [sp, #4]
 800123c:	2300      	movs	r3, #0
 800123e:	9300      	str	r3, [sp, #0]
 8001240:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001244:	4a58      	ldr	r2, [pc, #352]	; (80013a8 <ADC_Update+0x2c8>)
 8001246:	2178      	movs	r1, #120	; 0x78
 8001248:	200a      	movs	r0, #10
 800124a:	f000 ff93 	bl	8002174 <lcd_ShowStr>
        lcd_ShowFloatNum(130, 120, sensor_GetCurrent(), 4, RED, BLACK, 16);
 800124e:	f001 fa07 	bl	8002660 <sensor_GetCurrent>
 8001252:	eef0 7a40 	vmov.f32	s15, s0
 8001256:	2310      	movs	r3, #16
 8001258:	9301      	str	r3, [sp, #4]
 800125a:	2300      	movs	r3, #0
 800125c:	9300      	str	r3, [sp, #0]
 800125e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001262:	2204      	movs	r2, #4
 8001264:	eeb0 0a67 	vmov.f32	s0, s15
 8001268:	2178      	movs	r1, #120	; 0x78
 800126a:	2082      	movs	r0, #130	; 0x82
 800126c:	f000 fd76 	bl	8001d5c <lcd_ShowFloatNum>
        int currentInt = (int)(sensor_GetCurrent() * 100); // (2 decimal places)
 8001270:	f001 f9f6 	bl	8002660 <sensor_GetCurrent>
 8001274:	eef0 7a40 	vmov.f32	s15, s0
 8001278:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80013a0 <ADC_Update+0x2c0>
 800127c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001280:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001284:	ee17 3a90 	vmov	r3, s15
 8001288:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        char currentStr[30];
        snprintf(currentStr, sizeof(currentStr), "!CURRENT:%d.%02d#\n", currentInt / 100, currentInt % 100);
 800128c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001290:	4a3f      	ldr	r2, [pc, #252]	; (8001390 <ADC_Update+0x2b0>)
 8001292:	fb82 1203 	smull	r1, r2, r2, r3
 8001296:	1152      	asrs	r2, r2, #5
 8001298:	17db      	asrs	r3, r3, #31
 800129a:	1ad4      	subs	r4, r2, r3
 800129c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80012a0:	4b3b      	ldr	r3, [pc, #236]	; (8001390 <ADC_Update+0x2b0>)
 80012a2:	fb83 1302 	smull	r1, r3, r3, r2
 80012a6:	1159      	asrs	r1, r3, #5
 80012a8:	17d3      	asrs	r3, r2, #31
 80012aa:	1acb      	subs	r3, r1, r3
 80012ac:	2164      	movs	r1, #100	; 0x64
 80012ae:	fb01 f303 	mul.w	r3, r1, r3
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	f107 0020 	add.w	r0, r7, #32
 80012b8:	9300      	str	r3, [sp, #0]
 80012ba:	4623      	mov	r3, r4
 80012bc:	4a3b      	ldr	r2, [pc, #236]	; (80013ac <ADC_Update+0x2cc>)
 80012be:	211e      	movs	r1, #30
 80012c0:	f006 fe8e 	bl	8007fe0 <sniprintf>
        uart_EspSendBytes(currentStr, strlen(currentStr));
 80012c4:	f107 0320 	add.w	r3, r7, #32
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7fe ff81 	bl	80001d0 <strlen>
 80012ce:	4603      	mov	r3, r0
 80012d0:	b29a      	uxth	r2, r3
 80012d2:	f107 0320 	add.w	r3, r7, #32
 80012d6:	4611      	mov	r1, r2
 80012d8:	4618      	mov	r0, r3
 80012da:	f001 fd5b 	bl	8002d94 <uart_EspSendBytes>

        // Temperature
        lcd_ShowStr(10, 180, "Temperature:", RED, BLACK, 16, 0);
 80012de:	2300      	movs	r3, #0
 80012e0:	9302      	str	r3, [sp, #8]
 80012e2:	2310      	movs	r3, #16
 80012e4:	9301      	str	r3, [sp, #4]
 80012e6:	2300      	movs	r3, #0
 80012e8:	9300      	str	r3, [sp, #0]
 80012ea:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80012ee:	4a30      	ldr	r2, [pc, #192]	; (80013b0 <ADC_Update+0x2d0>)
 80012f0:	21b4      	movs	r1, #180	; 0xb4
 80012f2:	200a      	movs	r0, #10
 80012f4:	f000 ff3e 	bl	8002174 <lcd_ShowStr>
        lcd_ShowFloatNum(130, 180, sensor_GetTemperature(), 4, RED, BLACK, 16);
 80012f8:	f001 fa0e 	bl	8002718 <sensor_GetTemperature>
 80012fc:	eef0 7a40 	vmov.f32	s15, s0
 8001300:	2310      	movs	r3, #16
 8001302:	9301      	str	r3, [sp, #4]
 8001304:	2300      	movs	r3, #0
 8001306:	9300      	str	r3, [sp, #0]
 8001308:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800130c:	2204      	movs	r2, #4
 800130e:	eeb0 0a67 	vmov.f32	s0, s15
 8001312:	21b4      	movs	r1, #180	; 0xb4
 8001314:	2082      	movs	r0, #130	; 0x82
 8001316:	f000 fd21 	bl	8001d5c <lcd_ShowFloatNum>
        int tempInt = (int)(sensor_GetTemperature() * 100); // (2 decimal places)
 800131a:	f001 f9fd 	bl	8002718 <sensor_GetTemperature>
 800131e:	eef0 7a40 	vmov.f32	s15, s0
 8001322:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80013a0 <ADC_Update+0x2c0>
 8001326:	ee67 7a87 	vmul.f32	s15, s15, s14
 800132a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800132e:	ee17 3a90 	vmov	r3, s15
 8001332:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
        char tempStr[30];
        snprintf(tempStr, sizeof(tempStr), "!TEMPERATURE:%d.%02d#\n", tempInt / 100, tempInt % 100);
 8001336:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800133a:	4a15      	ldr	r2, [pc, #84]	; (8001390 <ADC_Update+0x2b0>)
 800133c:	fb82 1203 	smull	r1, r2, r2, r3
 8001340:	1152      	asrs	r2, r2, #5
 8001342:	17db      	asrs	r3, r3, #31
 8001344:	1ad4      	subs	r4, r2, r3
 8001346:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800134a:	4b11      	ldr	r3, [pc, #68]	; (8001390 <ADC_Update+0x2b0>)
 800134c:	fb83 1302 	smull	r1, r3, r3, r2
 8001350:	1159      	asrs	r1, r3, #5
 8001352:	17d3      	asrs	r3, r2, #31
 8001354:	1acb      	subs	r3, r1, r3
 8001356:	2164      	movs	r1, #100	; 0x64
 8001358:	fb01 f303 	mul.w	r3, r1, r3
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	4638      	mov	r0, r7
 8001360:	9300      	str	r3, [sp, #0]
 8001362:	4623      	mov	r3, r4
 8001364:	4a13      	ldr	r2, [pc, #76]	; (80013b4 <ADC_Update+0x2d4>)
 8001366:	211e      	movs	r1, #30
 8001368:	f006 fe3a 	bl	8007fe0 <sniprintf>
        uart_EspSendBytes(tempStr, strlen(tempStr));
 800136c:	463b      	mov	r3, r7
 800136e:	4618      	mov	r0, r3
 8001370:	f7fe ff2e 	bl	80001d0 <strlen>
 8001374:	4603      	mov	r3, r0
 8001376:	b29a      	uxth	r2, r3
 8001378:	463b      	mov	r3, r7
 800137a:	4611      	mov	r1, r2
 800137c:	4618      	mov	r0, r3
 800137e:	f001 fd09 	bl	8002d94 <uart_EspSendBytes>
    }
}
 8001382:	bf00      	nop
 8001384:	3794      	adds	r7, #148	; 0x94
 8001386:	46bd      	mov	sp, r7
 8001388:	bd90      	pop	{r4, r7, pc}
 800138a:	bf00      	nop
 800138c:	20000096 	.word	0x20000096
 8001390:	51eb851f 	.word	0x51eb851f
 8001394:	0800887c 	.word	0x0800887c
 8001398:	08008884 	.word	0x08008884
 800139c:	08008890 	.word	0x08008890
 80013a0:	42c80000 	.word	0x42c80000
 80013a4:	0800889c 	.word	0x0800889c
 80013a8:	080088b0 	.word	0x080088b0
 80013ac:	080088bc 	.word	0x080088bc
 80013b0:	080088d0 	.word	0x080088d0
 80013b4:	080088e0 	.word	0x080088e0

080013b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	607b      	str	r3, [r7, #4]
 80013c2:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <MX_DMA_Init+0x3c>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	4a0b      	ldr	r2, [pc, #44]	; (80013f4 <MX_DMA_Init+0x3c>)
 80013c8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013cc:	6313      	str	r3, [r2, #48]	; 0x30
 80013ce:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <MX_DMA_Init+0x3c>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013d6:	607b      	str	r3, [r7, #4]
 80013d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80013da:	2200      	movs	r2, #0
 80013dc:	2100      	movs	r1, #0
 80013de:	2038      	movs	r0, #56	; 0x38
 80013e0:	f002 fbd1 	bl	8003b86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80013e4:	2038      	movs	r0, #56	; 0x38
 80013e6:	f002 fbea 	bl	8003bbe <HAL_NVIC_EnableIRQ>

}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40023800 	.word	0x40023800

080013f8 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08e      	sub	sp, #56	; 0x38
 80013fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80013fe:	f107 031c 	add.w	r3, r7, #28
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	605a      	str	r2, [r3, #4]
 8001408:	609a      	str	r2, [r3, #8]
 800140a:	60da      	str	r2, [r3, #12]
 800140c:	611a      	str	r2, [r3, #16]
 800140e:	615a      	str	r2, [r3, #20]
 8001410:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8001412:	463b      	mov	r3, r7
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
 800141e:	611a      	str	r2, [r3, #16]
 8001420:	615a      	str	r2, [r3, #20]
 8001422:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001424:	4b2f      	ldr	r3, [pc, #188]	; (80014e4 <MX_FSMC_Init+0xec>)
 8001426:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800142a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800142c:	4b2d      	ldr	r3, [pc, #180]	; (80014e4 <MX_FSMC_Init+0xec>)
 800142e:	4a2e      	ldr	r2, [pc, #184]	; (80014e8 <MX_FSMC_Init+0xf0>)
 8001430:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001432:	4b2c      	ldr	r3, [pc, #176]	; (80014e4 <MX_FSMC_Init+0xec>)
 8001434:	2200      	movs	r2, #0
 8001436:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001438:	4b2a      	ldr	r3, [pc, #168]	; (80014e4 <MX_FSMC_Init+0xec>)
 800143a:	2200      	movs	r2, #0
 800143c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800143e:	4b29      	ldr	r3, [pc, #164]	; (80014e4 <MX_FSMC_Init+0xec>)
 8001440:	2200      	movs	r2, #0
 8001442:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001444:	4b27      	ldr	r3, [pc, #156]	; (80014e4 <MX_FSMC_Init+0xec>)
 8001446:	2210      	movs	r2, #16
 8001448:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800144a:	4b26      	ldr	r3, [pc, #152]	; (80014e4 <MX_FSMC_Init+0xec>)
 800144c:	2200      	movs	r2, #0
 800144e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001450:	4b24      	ldr	r3, [pc, #144]	; (80014e4 <MX_FSMC_Init+0xec>)
 8001452:	2200      	movs	r2, #0
 8001454:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001456:	4b23      	ldr	r3, [pc, #140]	; (80014e4 <MX_FSMC_Init+0xec>)
 8001458:	2200      	movs	r2, #0
 800145a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800145c:	4b21      	ldr	r3, [pc, #132]	; (80014e4 <MX_FSMC_Init+0xec>)
 800145e:	2200      	movs	r2, #0
 8001460:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001462:	4b20      	ldr	r3, [pc, #128]	; (80014e4 <MX_FSMC_Init+0xec>)
 8001464:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001468:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800146a:	4b1e      	ldr	r3, [pc, #120]	; (80014e4 <MX_FSMC_Init+0xec>)
 800146c:	2200      	movs	r2, #0
 800146e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001470:	4b1c      	ldr	r3, [pc, #112]	; (80014e4 <MX_FSMC_Init+0xec>)
 8001472:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001476:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001478:	4b1a      	ldr	r3, [pc, #104]	; (80014e4 <MX_FSMC_Init+0xec>)
 800147a:	2200      	movs	r2, #0
 800147c:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800147e:	4b19      	ldr	r3, [pc, #100]	; (80014e4 <MX_FSMC_Init+0xec>)
 8001480:	2200      	movs	r2, #0
 8001482:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001484:	4b17      	ldr	r3, [pc, #92]	; (80014e4 <MX_FSMC_Init+0xec>)
 8001486:	2200      	movs	r2, #0
 8001488:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 800148a:	230f      	movs	r3, #15
 800148c:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800148e:	230f      	movs	r3, #15
 8001490:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8001492:	233c      	movs	r3, #60	; 0x3c
 8001494:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8001496:	2300      	movs	r3, #0
 8001498:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 800149a:	2310      	movs	r3, #16
 800149c:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800149e:	2311      	movs	r3, #17
 80014a0:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80014a2:	2300      	movs	r3, #0
 80014a4:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80014a6:	2308      	movs	r3, #8
 80014a8:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80014aa:	230f      	movs	r3, #15
 80014ac:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 80014ae:	2309      	movs	r3, #9
 80014b0:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80014b2:	2300      	movs	r3, #0
 80014b4:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80014b6:	2310      	movs	r3, #16
 80014b8:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80014ba:	2311      	movs	r3, #17
 80014bc:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80014be:	2300      	movs	r3, #0
 80014c0:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80014c2:	463a      	mov	r2, r7
 80014c4:	f107 031c 	add.w	r3, r7, #28
 80014c8:	4619      	mov	r1, r3
 80014ca:	4806      	ldr	r0, [pc, #24]	; (80014e4 <MX_FSMC_Init+0xec>)
 80014cc:	f004 fcc4 	bl	8005e58 <HAL_SRAM_Init>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80014d6:	f001 f865 	bl	80025a4 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80014da:	bf00      	nop
 80014dc:	3738      	adds	r7, #56	; 0x38
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20000180 	.word	0x20000180
 80014e8:	a0000104 	.word	0xa0000104

080014ec <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b086      	sub	sp, #24
 80014f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f2:	1d3b      	adds	r3, r7, #4
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	605a      	str	r2, [r3, #4]
 80014fa:	609a      	str	r2, [r3, #8]
 80014fc:	60da      	str	r2, [r3, #12]
 80014fe:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001500:	4b1c      	ldr	r3, [pc, #112]	; (8001574 <HAL_FSMC_MspInit+0x88>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d131      	bne.n	800156c <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001508:	4b1a      	ldr	r3, [pc, #104]	; (8001574 <HAL_FSMC_MspInit+0x88>)
 800150a:	2201      	movs	r2, #1
 800150c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	603b      	str	r3, [r7, #0]
 8001512:	4b19      	ldr	r3, [pc, #100]	; (8001578 <HAL_FSMC_MspInit+0x8c>)
 8001514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001516:	4a18      	ldr	r2, [pc, #96]	; (8001578 <HAL_FSMC_MspInit+0x8c>)
 8001518:	f043 0301 	orr.w	r3, r3, #1
 800151c:	6393      	str	r3, [r2, #56]	; 0x38
 800151e:	4b16      	ldr	r3, [pc, #88]	; (8001578 <HAL_FSMC_MspInit+0x8c>)
 8001520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	603b      	str	r3, [r7, #0]
 8001528:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800152a:	f64f 7388 	movw	r3, #65416	; 0xff88
 800152e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001530:	2302      	movs	r3, #2
 8001532:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001534:	2300      	movs	r3, #0
 8001536:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001538:	2303      	movs	r3, #3
 800153a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800153c:	230c      	movs	r3, #12
 800153e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001540:	1d3b      	adds	r3, r7, #4
 8001542:	4619      	mov	r1, r3
 8001544:	480d      	ldr	r0, [pc, #52]	; (800157c <HAL_FSMC_MspInit+0x90>)
 8001546:	f002 ff57 	bl	80043f8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800154a:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 800154e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001550:	2302      	movs	r3, #2
 8001552:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001554:	2300      	movs	r3, #0
 8001556:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001558:	2303      	movs	r3, #3
 800155a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800155c:	230c      	movs	r3, #12
 800155e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	4619      	mov	r1, r3
 8001564:	4806      	ldr	r0, [pc, #24]	; (8001580 <HAL_FSMC_MspInit+0x94>)
 8001566:	f002 ff47 	bl	80043f8 <HAL_GPIO_Init>
 800156a:	e000      	b.n	800156e <HAL_FSMC_MspInit+0x82>
    return;
 800156c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800156e:	3718      	adds	r7, #24
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20000098 	.word	0x20000098
 8001578:	40023800 	.word	0x40023800
 800157c:	40021000 	.word	0x40021000
 8001580:	40020c00 	.word	0x40020c00

08001584 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 800158c:	f7ff ffae 	bl	80014ec <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001590:	bf00      	nop
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b08e      	sub	sp, #56	; 0x38
 800159c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	605a      	str	r2, [r3, #4]
 80015a8:	609a      	str	r2, [r3, #8]
 80015aa:	60da      	str	r2, [r3, #12]
 80015ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	623b      	str	r3, [r7, #32]
 80015b2:	4b8f      	ldr	r3, [pc, #572]	; (80017f0 <MX_GPIO_Init+0x258>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	4a8e      	ldr	r2, [pc, #568]	; (80017f0 <MX_GPIO_Init+0x258>)
 80015b8:	f043 0310 	orr.w	r3, r3, #16
 80015bc:	6313      	str	r3, [r2, #48]	; 0x30
 80015be:	4b8c      	ldr	r3, [pc, #560]	; (80017f0 <MX_GPIO_Init+0x258>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c2:	f003 0310 	and.w	r3, r3, #16
 80015c6:	623b      	str	r3, [r7, #32]
 80015c8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	61fb      	str	r3, [r7, #28]
 80015ce:	4b88      	ldr	r3, [pc, #544]	; (80017f0 <MX_GPIO_Init+0x258>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d2:	4a87      	ldr	r2, [pc, #540]	; (80017f0 <MX_GPIO_Init+0x258>)
 80015d4:	f043 0304 	orr.w	r3, r3, #4
 80015d8:	6313      	str	r3, [r2, #48]	; 0x30
 80015da:	4b85      	ldr	r3, [pc, #532]	; (80017f0 <MX_GPIO_Init+0x258>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	f003 0304 	and.w	r3, r3, #4
 80015e2:	61fb      	str	r3, [r7, #28]
 80015e4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	61bb      	str	r3, [r7, #24]
 80015ea:	4b81      	ldr	r3, [pc, #516]	; (80017f0 <MX_GPIO_Init+0x258>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ee:	4a80      	ldr	r2, [pc, #512]	; (80017f0 <MX_GPIO_Init+0x258>)
 80015f0:	f043 0320 	orr.w	r3, r3, #32
 80015f4:	6313      	str	r3, [r2, #48]	; 0x30
 80015f6:	4b7e      	ldr	r3, [pc, #504]	; (80017f0 <MX_GPIO_Init+0x258>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fa:	f003 0320 	and.w	r3, r3, #32
 80015fe:	61bb      	str	r3, [r7, #24]
 8001600:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	617b      	str	r3, [r7, #20]
 8001606:	4b7a      	ldr	r3, [pc, #488]	; (80017f0 <MX_GPIO_Init+0x258>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	4a79      	ldr	r2, [pc, #484]	; (80017f0 <MX_GPIO_Init+0x258>)
 800160c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001610:	6313      	str	r3, [r2, #48]	; 0x30
 8001612:	4b77      	ldr	r3, [pc, #476]	; (80017f0 <MX_GPIO_Init+0x258>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800161a:	617b      	str	r3, [r7, #20]
 800161c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	613b      	str	r3, [r7, #16]
 8001622:	4b73      	ldr	r3, [pc, #460]	; (80017f0 <MX_GPIO_Init+0x258>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	4a72      	ldr	r2, [pc, #456]	; (80017f0 <MX_GPIO_Init+0x258>)
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	6313      	str	r3, [r2, #48]	; 0x30
 800162e:	4b70      	ldr	r3, [pc, #448]	; (80017f0 <MX_GPIO_Init+0x258>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	613b      	str	r3, [r7, #16]
 8001638:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	4b6c      	ldr	r3, [pc, #432]	; (80017f0 <MX_GPIO_Init+0x258>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	4a6b      	ldr	r2, [pc, #428]	; (80017f0 <MX_GPIO_Init+0x258>)
 8001644:	f043 0302 	orr.w	r3, r3, #2
 8001648:	6313      	str	r3, [r2, #48]	; 0x30
 800164a:	4b69      	ldr	r3, [pc, #420]	; (80017f0 <MX_GPIO_Init+0x258>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	60bb      	str	r3, [r7, #8]
 800165a:	4b65      	ldr	r3, [pc, #404]	; (80017f0 <MX_GPIO_Init+0x258>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	4a64      	ldr	r2, [pc, #400]	; (80017f0 <MX_GPIO_Init+0x258>)
 8001660:	f043 0308 	orr.w	r3, r3, #8
 8001664:	6313      	str	r3, [r2, #48]	; 0x30
 8001666:	4b62      	ldr	r3, [pc, #392]	; (80017f0 <MX_GPIO_Init+0x258>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	f003 0308 	and.w	r3, r3, #8
 800166e:	60bb      	str	r3, [r7, #8]
 8001670:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	607b      	str	r3, [r7, #4]
 8001676:	4b5e      	ldr	r3, [pc, #376]	; (80017f0 <MX_GPIO_Init+0x258>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	4a5d      	ldr	r2, [pc, #372]	; (80017f0 <MX_GPIO_Init+0x258>)
 800167c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001680:	6313      	str	r3, [r2, #48]	; 0x30
 8001682:	4b5b      	ldr	r3, [pc, #364]	; (80017f0 <MX_GPIO_Init+0x258>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800168a:	607b      	str	r3, [r7, #4]
 800168c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 800168e:	2200      	movs	r2, #0
 8001690:	2170      	movs	r1, #112	; 0x70
 8001692:	4858      	ldr	r0, [pc, #352]	; (80017f4 <MX_GPIO_Init+0x25c>)
 8001694:	f003 f84c 	bl	8004730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FSMC_RES_Pin|T_MOSI_Pin, GPIO_PIN_RESET);
 8001698:	2200      	movs	r2, #0
 800169a:	f44f 5108 	mov.w	r1, #8704	; 0x2200
 800169e:	4856      	ldr	r0, [pc, #344]	; (80017f8 <MX_GPIO_Init+0x260>)
 80016a0:	f003 f846 	bl	8004730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP12_PWR_GPIO_Port, ESP12_PWR_Pin, GPIO_PIN_RESET);
 80016a4:	2200      	movs	r2, #0
 80016a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016aa:	4854      	ldr	r0, [pc, #336]	; (80017fc <MX_GPIO_Init+0x264>)
 80016ac:	f003 f840 	bl	8004730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin, GPIO_PIN_RESET);
 80016b0:	2200      	movs	r2, #0
 80016b2:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 80016b6:	4852      	ldr	r0, [pc, #328]	; (8001800 <MX_GPIO_Init+0x268>)
 80016b8:	f003 f83a 	bl	8004730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 80016bc:	2200      	movs	r2, #0
 80016be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016c2:	4850      	ldr	r0, [pc, #320]	; (8001804 <MX_GPIO_Init+0x26c>)
 80016c4:	f003 f834 	bl	8004730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 80016c8:	2200      	movs	r2, #0
 80016ca:	2108      	movs	r1, #8
 80016cc:	484e      	ldr	r0, [pc, #312]	; (8001808 <MX_GPIO_Init+0x270>)
 80016ce:	f003 f82f 	bl	8004730 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 80016d2:	2370      	movs	r3, #112	; 0x70
 80016d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d6:	2301      	movs	r3, #1
 80016d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016da:	2300      	movs	r3, #0
 80016dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016de:	2300      	movs	r3, #0
 80016e0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016e6:	4619      	mov	r1, r3
 80016e8:	4842      	ldr	r0, [pc, #264]	; (80017f4 <MX_GPIO_Init+0x25c>)
 80016ea:	f002 fe85 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin|T_MOSI_Pin;
 80016ee:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 80016f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f4:	2301      	movs	r3, #1
 80016f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fc:	2300      	movs	r3, #0
 80016fe:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001700:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001704:	4619      	mov	r1, r3
 8001706:	483c      	ldr	r0, [pc, #240]	; (80017f8 <MX_GPIO_Init+0x260>)
 8001708:	f002 fe76 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESP12_BUSY_Pin;
 800170c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001710:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001712:	2300      	movs	r3, #0
 8001714:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001716:	2300      	movs	r3, #0
 8001718:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ESP12_BUSY_GPIO_Port, &GPIO_InitStruct);
 800171a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800171e:	4619      	mov	r1, r3
 8001720:	4836      	ldr	r0, [pc, #216]	; (80017fc <MX_GPIO_Init+0x264>)
 8001722:	f002 fe69 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESP12_PWR_Pin;
 8001726:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800172a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800172c:	2301      	movs	r3, #1
 800172e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001734:	2300      	movs	r3, #0
 8001736:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ESP12_PWR_GPIO_Port, &GPIO_InitStruct);
 8001738:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800173c:	4619      	mov	r1, r3
 800173e:	482f      	ldr	r0, [pc, #188]	; (80017fc <MX_GPIO_Init+0x264>)
 8001740:	f002 fe5a 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8001744:	23c0      	movs	r3, #192	; 0xc0
 8001746:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001748:	2300      	movs	r3, #0
 800174a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174c:	2300      	movs	r3, #0
 800174e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001750:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001754:	4619      	mov	r1, r3
 8001756:	482b      	ldr	r0, [pc, #172]	; (8001804 <MX_GPIO_Init+0x26c>)
 8001758:	f002 fe4e 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 800175c:	2330      	movs	r3, #48	; 0x30
 800175e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001760:	2300      	movs	r3, #0
 8001762:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001768:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800176c:	4619      	mov	r1, r3
 800176e:	4822      	ldr	r0, [pc, #136]	; (80017f8 <MX_GPIO_Init+0x260>)
 8001770:	f002 fe42 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin;
 8001774:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001778:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800177a:	2301      	movs	r3, #1
 800177c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2300      	movs	r3, #0
 8001780:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001782:	2300      	movs	r3, #0
 8001784:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001786:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800178a:	4619      	mov	r1, r3
 800178c:	481c      	ldr	r0, [pc, #112]	; (8001800 <MX_GPIO_Init+0x268>)
 800178e:	f002 fe33 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = T_PEN_Pin|T_MISO_Pin;
 8001792:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8001796:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001798:	2300      	movs	r3, #0
 800179a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800179c:	2301      	movs	r3, #1
 800179e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017a4:	4619      	mov	r1, r3
 80017a6:	4814      	ldr	r0, [pc, #80]	; (80017f8 <MX_GPIO_Init+0x260>)
 80017a8:	f002 fe26 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 80017ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b2:	2301      	movs	r3, #1
 80017b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ba:	2300      	movs	r3, #0
 80017bc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 80017be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017c2:	4619      	mov	r1, r3
 80017c4:	480f      	ldr	r0, [pc, #60]	; (8001804 <MX_GPIO_Init+0x26c>)
 80017c6:	f002 fe17 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 80017ca:	2308      	movs	r3, #8
 80017cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ce:	2301      	movs	r3, #1
 80017d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d6:	2300      	movs	r3, #0
 80017d8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 80017da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017de:	4619      	mov	r1, r3
 80017e0:	4809      	ldr	r0, [pc, #36]	; (8001808 <MX_GPIO_Init+0x270>)
 80017e2:	f002 fe09 	bl	80043f8 <HAL_GPIO_Init>

}
 80017e6:	bf00      	nop
 80017e8:	3738      	adds	r7, #56	; 0x38
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40023800 	.word	0x40023800
 80017f4:	40021000 	.word	0x40021000
 80017f8:	40020800 	.word	0x40020800
 80017fc:	40021400 	.word	0x40021400
 8001800:	40021800 	.word	0x40021800
 8001804:	40020000 	.word	0x40020000
 8001808:	40020c00 	.word	0x40020c00

0800180c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001810:	4b12      	ldr	r3, [pc, #72]	; (800185c <MX_I2C1_Init+0x50>)
 8001812:	4a13      	ldr	r2, [pc, #76]	; (8001860 <MX_I2C1_Init+0x54>)
 8001814:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001816:	4b11      	ldr	r3, [pc, #68]	; (800185c <MX_I2C1_Init+0x50>)
 8001818:	4a12      	ldr	r2, [pc, #72]	; (8001864 <MX_I2C1_Init+0x58>)
 800181a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800181c:	4b0f      	ldr	r3, [pc, #60]	; (800185c <MX_I2C1_Init+0x50>)
 800181e:	2200      	movs	r2, #0
 8001820:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001822:	4b0e      	ldr	r3, [pc, #56]	; (800185c <MX_I2C1_Init+0x50>)
 8001824:	2200      	movs	r2, #0
 8001826:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001828:	4b0c      	ldr	r3, [pc, #48]	; (800185c <MX_I2C1_Init+0x50>)
 800182a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800182e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001830:	4b0a      	ldr	r3, [pc, #40]	; (800185c <MX_I2C1_Init+0x50>)
 8001832:	2200      	movs	r2, #0
 8001834:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001836:	4b09      	ldr	r3, [pc, #36]	; (800185c <MX_I2C1_Init+0x50>)
 8001838:	2200      	movs	r2, #0
 800183a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800183c:	4b07      	ldr	r3, [pc, #28]	; (800185c <MX_I2C1_Init+0x50>)
 800183e:	2200      	movs	r2, #0
 8001840:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001842:	4b06      	ldr	r3, [pc, #24]	; (800185c <MX_I2C1_Init+0x50>)
 8001844:	2200      	movs	r2, #0
 8001846:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001848:	4804      	ldr	r0, [pc, #16]	; (800185c <MX_I2C1_Init+0x50>)
 800184a:	f002 ffa5 	bl	8004798 <HAL_I2C_Init>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001854:	f000 fea6 	bl	80025a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001858:	bf00      	nop
 800185a:	bd80      	pop	{r7, pc}
 800185c:	200001d0 	.word	0x200001d0
 8001860:	40005400 	.word	0x40005400
 8001864:	000186a0 	.word	0x000186a0

08001868 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b08a      	sub	sp, #40	; 0x28
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001870:	f107 0314 	add.w	r3, r7, #20
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a19      	ldr	r2, [pc, #100]	; (80018ec <HAL_I2C_MspInit+0x84>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d12b      	bne.n	80018e2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	613b      	str	r3, [r7, #16]
 800188e:	4b18      	ldr	r3, [pc, #96]	; (80018f0 <HAL_I2C_MspInit+0x88>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	4a17      	ldr	r2, [pc, #92]	; (80018f0 <HAL_I2C_MspInit+0x88>)
 8001894:	f043 0302 	orr.w	r3, r3, #2
 8001898:	6313      	str	r3, [r2, #48]	; 0x30
 800189a:	4b15      	ldr	r3, [pc, #84]	; (80018f0 <HAL_I2C_MspInit+0x88>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189e:	f003 0302 	and.w	r3, r3, #2
 80018a2:	613b      	str	r3, [r7, #16]
 80018a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018a6:	23c0      	movs	r3, #192	; 0xc0
 80018a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018aa:	2312      	movs	r3, #18
 80018ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b2:	2303      	movs	r3, #3
 80018b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018b6:	2304      	movs	r3, #4
 80018b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ba:	f107 0314 	add.w	r3, r7, #20
 80018be:	4619      	mov	r1, r3
 80018c0:	480c      	ldr	r0, [pc, #48]	; (80018f4 <HAL_I2C_MspInit+0x8c>)
 80018c2:	f002 fd99 	bl	80043f8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	60fb      	str	r3, [r7, #12]
 80018ca:	4b09      	ldr	r3, [pc, #36]	; (80018f0 <HAL_I2C_MspInit+0x88>)
 80018cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ce:	4a08      	ldr	r2, [pc, #32]	; (80018f0 <HAL_I2C_MspInit+0x88>)
 80018d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018d4:	6413      	str	r3, [r2, #64]	; 0x40
 80018d6:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <HAL_I2C_MspInit+0x88>)
 80018d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80018e2:	bf00      	nop
 80018e4:	3728      	adds	r7, #40	; 0x28
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40005400 	.word	0x40005400
 80018f0:	40023800 	.word	0x40023800
 80018f4:	40020400 	.word	0x40020400

080018f8 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8001902:	4a04      	ldr	r2, [pc, #16]	; (8001914 <LCD_WR_REG+0x1c>)
 8001904:	88fb      	ldrh	r3, [r7, #6]
 8001906:	8013      	strh	r3, [r2, #0]
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	600ffffe 	.word	0x600ffffe

08001918 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	4603      	mov	r3, r0
 8001920:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8001922:	4a04      	ldr	r2, [pc, #16]	; (8001934 <LCD_WR_DATA+0x1c>)
 8001924:	88fb      	ldrh	r3, [r7, #6]
 8001926:	8053      	strh	r3, [r2, #2]
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	600ffffe 	.word	0x600ffffe

08001938 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 800193e:	4b06      	ldr	r3, [pc, #24]	; (8001958 <LCD_RD_DATA+0x20>)
 8001940:	885b      	ldrh	r3, [r3, #2]
 8001942:	b29b      	uxth	r3, r3
 8001944:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001946:	88fb      	ldrh	r3, [r7, #6]
 8001948:	b29b      	uxth	r3, r3
}
 800194a:	4618      	mov	r0, r3
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	600ffffe 	.word	0x600ffffe

0800195c <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 800195c:	b590      	push	{r4, r7, lr}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	4604      	mov	r4, r0
 8001964:	4608      	mov	r0, r1
 8001966:	4611      	mov	r1, r2
 8001968:	461a      	mov	r2, r3
 800196a:	4623      	mov	r3, r4
 800196c:	80fb      	strh	r3, [r7, #6]
 800196e:	4603      	mov	r3, r0
 8001970:	80bb      	strh	r3, [r7, #4]
 8001972:	460b      	mov	r3, r1
 8001974:	807b      	strh	r3, [r7, #2]
 8001976:	4613      	mov	r3, r2
 8001978:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 800197a:	202a      	movs	r0, #42	; 0x2a
 800197c:	f7ff ffbc 	bl	80018f8 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8001980:	88fb      	ldrh	r3, [r7, #6]
 8001982:	0a1b      	lsrs	r3, r3, #8
 8001984:	b29b      	uxth	r3, r3
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff ffc6 	bl	8001918 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 800198c:	88fb      	ldrh	r3, [r7, #6]
 800198e:	b2db      	uxtb	r3, r3
 8001990:	b29b      	uxth	r3, r3
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff ffc0 	bl	8001918 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8001998:	887b      	ldrh	r3, [r7, #2]
 800199a:	0a1b      	lsrs	r3, r3, #8
 800199c:	b29b      	uxth	r3, r3
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff ffba 	bl	8001918 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 80019a4:	887b      	ldrh	r3, [r7, #2]
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff ffb4 	bl	8001918 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 80019b0:	202b      	movs	r0, #43	; 0x2b
 80019b2:	f7ff ffa1 	bl	80018f8 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 80019b6:	88bb      	ldrh	r3, [r7, #4]
 80019b8:	0a1b      	lsrs	r3, r3, #8
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	4618      	mov	r0, r3
 80019be:	f7ff ffab 	bl	8001918 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 80019c2:	88bb      	ldrh	r3, [r7, #4]
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff ffa5 	bl	8001918 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 80019ce:	883b      	ldrh	r3, [r7, #0]
 80019d0:	0a1b      	lsrs	r3, r3, #8
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7ff ff9f 	bl	8001918 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 80019da:	883b      	ldrh	r3, [r7, #0]
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	b29b      	uxth	r3, r3
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7ff ff99 	bl	8001918 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 80019e6:	202c      	movs	r0, #44	; 0x2c
 80019e8:	f7ff ff86 	bl	80018f8 <LCD_WR_REG>
}
 80019ec:	bf00      	nop
 80019ee:	370c      	adds	r7, #12
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd90      	pop	{r4, r7, pc}

080019f4 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 80019fe:	4b15      	ldr	r3, [pc, #84]	; (8001a54 <lcd_Clear+0x60>)
 8001a00:	881b      	ldrh	r3, [r3, #0]
 8001a02:	3b01      	subs	r3, #1
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	4b13      	ldr	r3, [pc, #76]	; (8001a54 <lcd_Clear+0x60>)
 8001a08:	885b      	ldrh	r3, [r3, #2]
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	2100      	movs	r1, #0
 8001a10:	2000      	movs	r0, #0
 8001a12:	f7ff ffa3 	bl	800195c <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8001a16:	2300      	movs	r3, #0
 8001a18:	81fb      	strh	r3, [r7, #14]
 8001a1a:	e011      	b.n	8001a40 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	81bb      	strh	r3, [r7, #12]
 8001a20:	e006      	b.n	8001a30 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8001a22:	88fb      	ldrh	r3, [r7, #6]
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff ff77 	bl	8001918 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8001a2a:	89bb      	ldrh	r3, [r7, #12]
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	81bb      	strh	r3, [r7, #12]
 8001a30:	4b08      	ldr	r3, [pc, #32]	; (8001a54 <lcd_Clear+0x60>)
 8001a32:	885b      	ldrh	r3, [r3, #2]
 8001a34:	89ba      	ldrh	r2, [r7, #12]
 8001a36:	429a      	cmp	r2, r3
 8001a38:	d3f3      	bcc.n	8001a22 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8001a3a:	89fb      	ldrh	r3, [r7, #14]
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	81fb      	strh	r3, [r7, #14]
 8001a40:	4b04      	ldr	r3, [pc, #16]	; (8001a54 <lcd_Clear+0x60>)
 8001a42:	881b      	ldrh	r3, [r3, #0]
 8001a44:	89fa      	ldrh	r2, [r7, #14]
 8001a46:	429a      	cmp	r2, r3
 8001a48:	d3e8      	bcc.n	8001a1c <lcd_Clear+0x28>
		}
	}
}
 8001a4a:	bf00      	nop
 8001a4c:	bf00      	nop
 8001a4e:	3710      	adds	r7, #16
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000224 	.word	0x20000224

08001a58 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	80fb      	strh	r3, [r7, #6]
 8001a62:	460b      	mov	r3, r1
 8001a64:	80bb      	strh	r3, [r7, #4]
 8001a66:	4613      	mov	r3, r2
 8001a68:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 8001a6a:	88bb      	ldrh	r3, [r7, #4]
 8001a6c:	88fa      	ldrh	r2, [r7, #6]
 8001a6e:	88b9      	ldrh	r1, [r7, #4]
 8001a70:	88f8      	ldrh	r0, [r7, #6]
 8001a72:	f7ff ff73 	bl	800195c <lcd_AddressSet>
	LCD_WR_DATA(color);
 8001a76:	887b      	ldrh	r3, [r7, #2]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ff4d 	bl	8001918 <LCD_WR_DATA>
}
 8001a7e:	bf00      	nop
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
	...

08001a88 <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001a88:	b590      	push	{r4, r7, lr}
 8001a8a:	b087      	sub	sp, #28
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	4604      	mov	r4, r0
 8001a90:	4608      	mov	r0, r1
 8001a92:	4611      	mov	r1, r2
 8001a94:	461a      	mov	r2, r3
 8001a96:	4623      	mov	r3, r4
 8001a98:	80fb      	strh	r3, [r7, #6]
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	80bb      	strh	r3, [r7, #4]
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	70fb      	strb	r3, [r7, #3]
 8001aa2:	4613      	mov	r3, r2
 8001aa4:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8001aaa:	88fb      	ldrh	r3, [r7, #6]
 8001aac:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8001aae:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001ab2:	085b      	lsrs	r3, r3, #1
 8001ab4:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]
 8001ab8:	08db      	lsrs	r3, r3, #3
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	461a      	mov	r2, r3
 8001abe:	7bfb      	ldrb	r3, [r7, #15]
 8001ac0:	f003 0307 	and.w	r3, r3, #7
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	bf14      	ite	ne
 8001aca:	2301      	movne	r3, #1
 8001acc:	2300      	moveq	r3, #0
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	4413      	add	r3, r2
 8001ad2:	b29a      	uxth	r2, r3
 8001ad4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001ad8:	b29b      	uxth	r3, r3
 8001ada:	fb12 f303 	smulbb	r3, r2, r3
 8001ade:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8001ae0:	78fb      	ldrb	r3, [r7, #3]
 8001ae2:	3b20      	subs	r3, #32
 8001ae4:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8001ae6:	7bfb      	ldrb	r3, [r7, #15]
 8001ae8:	b29a      	uxth	r2, r3
 8001aea:	88fb      	ldrh	r3, [r7, #6]
 8001aec:	4413      	add	r3, r2
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	3b01      	subs	r3, #1
 8001af2:	b29c      	uxth	r4, r3
 8001af4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001af8:	b29a      	uxth	r2, r3
 8001afa:	88bb      	ldrh	r3, [r7, #4]
 8001afc:	4413      	add	r3, r2
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	3b01      	subs	r3, #1
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	88b9      	ldrh	r1, [r7, #4]
 8001b06:	88f8      	ldrh	r0, [r7, #6]
 8001b08:	4622      	mov	r2, r4
 8001b0a:	f7ff ff27 	bl	800195c <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8001b0e:	2300      	movs	r3, #0
 8001b10:	827b      	strh	r3, [r7, #18]
 8001b12:	e07a      	b.n	8001c0a <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8001b14:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b18:	2b0c      	cmp	r3, #12
 8001b1a:	d028      	beq.n	8001b6e <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 8001b1c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b20:	2b10      	cmp	r3, #16
 8001b22:	d108      	bne.n	8001b36 <lcd_ShowChar+0xae>
 8001b24:	78fa      	ldrb	r2, [r7, #3]
 8001b26:	8a7b      	ldrh	r3, [r7, #18]
 8001b28:	493c      	ldr	r1, [pc, #240]	; (8001c1c <lcd_ShowChar+0x194>)
 8001b2a:	0112      	lsls	r2, r2, #4
 8001b2c:	440a      	add	r2, r1
 8001b2e:	4413      	add	r3, r2
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	75fb      	strb	r3, [r7, #23]
 8001b34:	e01b      	b.n	8001b6e <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8001b36:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b3a:	2b18      	cmp	r3, #24
 8001b3c:	d10b      	bne.n	8001b56 <lcd_ShowChar+0xce>
 8001b3e:	78fa      	ldrb	r2, [r7, #3]
 8001b40:	8a79      	ldrh	r1, [r7, #18]
 8001b42:	4837      	ldr	r0, [pc, #220]	; (8001c20 <lcd_ShowChar+0x198>)
 8001b44:	4613      	mov	r3, r2
 8001b46:	005b      	lsls	r3, r3, #1
 8001b48:	4413      	add	r3, r2
 8001b4a:	011b      	lsls	r3, r3, #4
 8001b4c:	4403      	add	r3, r0
 8001b4e:	440b      	add	r3, r1
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	75fb      	strb	r3, [r7, #23]
 8001b54:	e00b      	b.n	8001b6e <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8001b56:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b5a:	2b20      	cmp	r3, #32
 8001b5c:	d15a      	bne.n	8001c14 <lcd_ShowChar+0x18c>
 8001b5e:	78fa      	ldrb	r2, [r7, #3]
 8001b60:	8a7b      	ldrh	r3, [r7, #18]
 8001b62:	4930      	ldr	r1, [pc, #192]	; (8001c24 <lcd_ShowChar+0x19c>)
 8001b64:	0192      	lsls	r2, r2, #6
 8001b66:	440a      	add	r2, r1
 8001b68:	4413      	add	r3, r2
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001b6e:	2300      	movs	r3, #0
 8001b70:	75bb      	strb	r3, [r7, #22]
 8001b72:	e044      	b.n	8001bfe <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001b74:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d120      	bne.n	8001bbe <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001b7c:	7dfa      	ldrb	r2, [r7, #23]
 8001b7e:	7dbb      	ldrb	r3, [r7, #22]
 8001b80:	fa42 f303 	asr.w	r3, r2, r3
 8001b84:	f003 0301 	and.w	r3, r3, #1
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d004      	beq.n	8001b96 <lcd_ShowChar+0x10e>
 8001b8c:	883b      	ldrh	r3, [r7, #0]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7ff fec2 	bl	8001918 <LCD_WR_DATA>
 8001b94:	e003      	b.n	8001b9e <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001b96:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff febd 	bl	8001918 <LCD_WR_DATA>
				m++;
 8001b9e:	7d7b      	ldrb	r3, [r7, #21]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001ba4:	7d7b      	ldrb	r3, [r7, #21]
 8001ba6:	7bfa      	ldrb	r2, [r7, #15]
 8001ba8:	fbb3 f1f2 	udiv	r1, r3, r2
 8001bac:	fb02 f201 	mul.w	r2, r2, r1
 8001bb0:	1a9b      	subs	r3, r3, r2
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d11f      	bne.n	8001bf8 <lcd_ShowChar+0x170>
				{
					m=0;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	757b      	strb	r3, [r7, #21]
					break;
 8001bbc:	e022      	b.n	8001c04 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001bbe:	7dfa      	ldrb	r2, [r7, #23]
 8001bc0:	7dbb      	ldrb	r3, [r7, #22]
 8001bc2:	fa42 f303 	asr.w	r3, r2, r3
 8001bc6:	f003 0301 	and.w	r3, r3, #1
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d005      	beq.n	8001bda <lcd_ShowChar+0x152>
 8001bce:	883a      	ldrh	r2, [r7, #0]
 8001bd0:	88b9      	ldrh	r1, [r7, #4]
 8001bd2:	88fb      	ldrh	r3, [r7, #6]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff ff3f 	bl	8001a58 <lcd_DrawPoint>
				x++;
 8001bda:	88fb      	ldrh	r3, [r7, #6]
 8001bdc:	3301      	adds	r3, #1
 8001bde:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001be0:	88fa      	ldrh	r2, [r7, #6]
 8001be2:	8a3b      	ldrh	r3, [r7, #16]
 8001be4:	1ad2      	subs	r2, r2, r3
 8001be6:	7bfb      	ldrb	r3, [r7, #15]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d105      	bne.n	8001bf8 <lcd_ShowChar+0x170>
				{
					x=x0;
 8001bec:	8a3b      	ldrh	r3, [r7, #16]
 8001bee:	80fb      	strh	r3, [r7, #6]
					y++;
 8001bf0:	88bb      	ldrh	r3, [r7, #4]
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	80bb      	strh	r3, [r7, #4]
					break;
 8001bf6:	e005      	b.n	8001c04 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001bf8:	7dbb      	ldrb	r3, [r7, #22]
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	75bb      	strb	r3, [r7, #22]
 8001bfe:	7dbb      	ldrb	r3, [r7, #22]
 8001c00:	2b07      	cmp	r3, #7
 8001c02:	d9b7      	bls.n	8001b74 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001c04:	8a7b      	ldrh	r3, [r7, #18]
 8001c06:	3301      	adds	r3, #1
 8001c08:	827b      	strh	r3, [r7, #18]
 8001c0a:	8a7a      	ldrh	r2, [r7, #18]
 8001c0c:	89bb      	ldrh	r3, [r7, #12]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d380      	bcc.n	8001b14 <lcd_ShowChar+0x8c>
 8001c12:	e000      	b.n	8001c16 <lcd_ShowChar+0x18e>
		else return;
 8001c14:	bf00      	nop
				}
			}
		}
	}
}
 8001c16:	371c      	adds	r7, #28
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd90      	pop	{r4, r7, pc}
 8001c1c:	08008910 	.word	0x08008910
 8001c20:	08008f00 	.word	0x08008f00
 8001c24:	0800a0d0 	.word	0x0800a0d0

08001c28 <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	4603      	mov	r3, r0
 8001c30:	460a      	mov	r2, r1
 8001c32:	71fb      	strb	r3, [r7, #7]
 8001c34:	4613      	mov	r3, r2
 8001c36:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8001c3c:	e004      	b.n	8001c48 <mypow+0x20>
 8001c3e:	79fa      	ldrb	r2, [r7, #7]
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	fb02 f303 	mul.w	r3, r2, r3
 8001c46:	60fb      	str	r3, [r7, #12]
 8001c48:	79bb      	ldrb	r3, [r7, #6]
 8001c4a:	1e5a      	subs	r2, r3, #1
 8001c4c:	71ba      	strb	r2, [r7, #6]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d1f5      	bne.n	8001c3e <mypow+0x16>
	return result;
 8001c52:	68fb      	ldr	r3, [r7, #12]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3714      	adds	r7, #20
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr

08001c60 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 8001c60:	b590      	push	{r4, r7, lr}
 8001c62:	b089      	sub	sp, #36	; 0x24
 8001c64:	af04      	add	r7, sp, #16
 8001c66:	4604      	mov	r4, r0
 8001c68:	4608      	mov	r0, r1
 8001c6a:	4611      	mov	r1, r2
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	4623      	mov	r3, r4
 8001c70:	80fb      	strh	r3, [r7, #6]
 8001c72:	4603      	mov	r3, r0
 8001c74:	80bb      	strh	r3, [r7, #4]
 8001c76:	460b      	mov	r3, r1
 8001c78:	807b      	strh	r3, [r7, #2]
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8001c82:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001c86:	085b      	lsrs	r3, r3, #1
 8001c88:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	73fb      	strb	r3, [r7, #15]
 8001c8e:	e059      	b.n	8001d44 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8001c90:	887c      	ldrh	r4, [r7, #2]
 8001c92:	787a      	ldrb	r2, [r7, #1]
 8001c94:	7bfb      	ldrb	r3, [r7, #15]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	3b01      	subs	r3, #1
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	200a      	movs	r0, #10
 8001ca2:	f7ff ffc1 	bl	8001c28 <mypow>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	fbb4 f1f3 	udiv	r1, r4, r3
 8001cac:	4b2a      	ldr	r3, [pc, #168]	; (8001d58 <lcd_ShowIntNum+0xf8>)
 8001cae:	fba3 2301 	umull	r2, r3, r3, r1
 8001cb2:	08da      	lsrs	r2, r3, #3
 8001cb4:	4613      	mov	r3, r2
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	4413      	add	r3, r2
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	1aca      	subs	r2, r1, r3
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 8001cc2:	7bbb      	ldrb	r3, [r7, #14]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d121      	bne.n	8001d0c <lcd_ShowIntNum+0xac>
 8001cc8:	7bfa      	ldrb	r2, [r7, #15]
 8001cca:	787b      	ldrb	r3, [r7, #1]
 8001ccc:	3b01      	subs	r3, #1
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	da1c      	bge.n	8001d0c <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 8001cd2:	7b3b      	ldrb	r3, [r7, #12]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d117      	bne.n	8001d08 <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 8001cd8:	7bfb      	ldrb	r3, [r7, #15]
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	7b7b      	ldrb	r3, [r7, #13]
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	fb12 f303 	smulbb	r3, r2, r3
 8001ce4:	b29a      	uxth	r2, r3
 8001ce6:	88fb      	ldrh	r3, [r7, #6]
 8001ce8:	4413      	add	r3, r2
 8001cea:	b298      	uxth	r0, r3
 8001cec:	8c3a      	ldrh	r2, [r7, #32]
 8001cee:	88b9      	ldrh	r1, [r7, #4]
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	9302      	str	r3, [sp, #8]
 8001cf4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001cf8:	9301      	str	r3, [sp, #4]
 8001cfa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	4613      	mov	r3, r2
 8001d00:	2220      	movs	r2, #32
 8001d02:	f7ff fec1 	bl	8001a88 <lcd_ShowChar>
				continue;
 8001d06:	e01a      	b.n	8001d3e <lcd_ShowIntNum+0xde>
			}else enshow=1;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001d0c:	7bfb      	ldrb	r3, [r7, #15]
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	7b7b      	ldrb	r3, [r7, #13]
 8001d12:	b29b      	uxth	r3, r3
 8001d14:	fb12 f303 	smulbb	r3, r2, r3
 8001d18:	b29a      	uxth	r2, r3
 8001d1a:	88fb      	ldrh	r3, [r7, #6]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	b298      	uxth	r0, r3
 8001d20:	7b3b      	ldrb	r3, [r7, #12]
 8001d22:	3330      	adds	r3, #48	; 0x30
 8001d24:	b2da      	uxtb	r2, r3
 8001d26:	8c3c      	ldrh	r4, [r7, #32]
 8001d28:	88b9      	ldrh	r1, [r7, #4]
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	9302      	str	r3, [sp, #8]
 8001d2e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001d32:	9301      	str	r3, [sp, #4]
 8001d34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001d36:	9300      	str	r3, [sp, #0]
 8001d38:	4623      	mov	r3, r4
 8001d3a:	f7ff fea5 	bl	8001a88 <lcd_ShowChar>
	for(t=0;t<len;t++)
 8001d3e:	7bfb      	ldrb	r3, [r7, #15]
 8001d40:	3301      	adds	r3, #1
 8001d42:	73fb      	strb	r3, [r7, #15]
 8001d44:	7bfa      	ldrb	r2, [r7, #15]
 8001d46:	787b      	ldrb	r3, [r7, #1]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d3a1      	bcc.n	8001c90 <lcd_ShowIntNum+0x30>
	}
}
 8001d4c:	bf00      	nop
 8001d4e:	bf00      	nop
 8001d50:	3714      	adds	r7, #20
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd90      	pop	{r4, r7, pc}
 8001d56:	bf00      	nop
 8001d58:	cccccccd 	.word	0xcccccccd

08001d5c <lcd_ShowFloatNum>:


void lcd_ShowFloatNum(uint16_t x,uint16_t y,float num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey)
{
 8001d5c:	b590      	push	{r4, r7, lr}
 8001d5e:	b08b      	sub	sp, #44	; 0x2c
 8001d60:	af04      	add	r7, sp, #16
 8001d62:	4604      	mov	r4, r0
 8001d64:	4608      	mov	r0, r1
 8001d66:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d6a:	4611      	mov	r1, r2
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	4623      	mov	r3, r4
 8001d70:	81fb      	strh	r3, [r7, #14]
 8001d72:	4603      	mov	r3, r0
 8001d74:	81bb      	strh	r3, [r7, #12]
 8001d76:	460b      	mov	r3, r1
 8001d78:	71fb      	strb	r3, [r7, #7]
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	80bb      	strh	r3, [r7, #4]
	uint8_t t,temp,sizex;
	uint16_t num1;
	sizex=sizey/2;
 8001d7e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001d82:	085b      	lsrs	r3, r3, #1
 8001d84:	75bb      	strb	r3, [r7, #22]
	num1=num*100;
 8001d86:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d8a:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8001e64 <lcd_ShowFloatNum+0x108>
 8001d8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d96:	ee17 3a90 	vmov	r3, s15
 8001d9a:	82bb      	strh	r3, [r7, #20]
	for(t=0;t<len;t++)
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	75fb      	strb	r3, [r7, #23]
 8001da0:	e057      	b.n	8001e52 <lcd_ShowFloatNum+0xf6>
	{
		temp=(num1/mypow(10,len-t-1))%10;
 8001da2:	8abc      	ldrh	r4, [r7, #20]
 8001da4:	79fa      	ldrb	r2, [r7, #7]
 8001da6:	7dfb      	ldrb	r3, [r7, #23]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	3b01      	subs	r3, #1
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	4619      	mov	r1, r3
 8001db2:	200a      	movs	r0, #10
 8001db4:	f7ff ff38 	bl	8001c28 <mypow>
 8001db8:	4603      	mov	r3, r0
 8001dba:	fbb4 f1f3 	udiv	r1, r4, r3
 8001dbe:	4b2a      	ldr	r3, [pc, #168]	; (8001e68 <lcd_ShowFloatNum+0x10c>)
 8001dc0:	fba3 2301 	umull	r2, r3, r3, r1
 8001dc4:	08da      	lsrs	r2, r3, #3
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	4413      	add	r3, r2
 8001dcc:	005b      	lsls	r3, r3, #1
 8001dce:	1aca      	subs	r2, r1, r3
 8001dd0:	4613      	mov	r3, r2
 8001dd2:	74fb      	strb	r3, [r7, #19]
		if(t==(len-2))
 8001dd4:	7dfa      	ldrb	r2, [r7, #23]
 8001dd6:	79fb      	ldrb	r3, [r7, #7]
 8001dd8:	3b02      	subs	r3, #2
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d11d      	bne.n	8001e1a <lcd_ShowFloatNum+0xbe>
		{
			lcd_ShowChar(x+(len-2)*sizex,y,'.',fc,bc,sizey,0);
 8001dde:	79fb      	ldrb	r3, [r7, #7]
 8001de0:	3b02      	subs	r3, #2
 8001de2:	b29a      	uxth	r2, r3
 8001de4:	7dbb      	ldrb	r3, [r7, #22]
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	fb12 f303 	smulbb	r3, r2, r3
 8001dec:	b29a      	uxth	r2, r3
 8001dee:	89fb      	ldrh	r3, [r7, #14]
 8001df0:	4413      	add	r3, r2
 8001df2:	b298      	uxth	r0, r3
 8001df4:	88ba      	ldrh	r2, [r7, #4]
 8001df6:	89b9      	ldrh	r1, [r7, #12]
 8001df8:	2300      	movs	r3, #0
 8001dfa:	9302      	str	r3, [sp, #8]
 8001dfc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e00:	9301      	str	r3, [sp, #4]
 8001e02:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001e04:	9300      	str	r3, [sp, #0]
 8001e06:	4613      	mov	r3, r2
 8001e08:	222e      	movs	r2, #46	; 0x2e
 8001e0a:	f7ff fe3d 	bl	8001a88 <lcd_ShowChar>
			t++;
 8001e0e:	7dfb      	ldrb	r3, [r7, #23]
 8001e10:	3301      	adds	r3, #1
 8001e12:	75fb      	strb	r3, [r7, #23]
			len+=1;
 8001e14:	79fb      	ldrb	r3, [r7, #7]
 8001e16:	3301      	adds	r3, #1
 8001e18:	71fb      	strb	r3, [r7, #7]
		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001e1a:	7dfb      	ldrb	r3, [r7, #23]
 8001e1c:	b29a      	uxth	r2, r3
 8001e1e:	7dbb      	ldrb	r3, [r7, #22]
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	fb12 f303 	smulbb	r3, r2, r3
 8001e26:	b29a      	uxth	r2, r3
 8001e28:	89fb      	ldrh	r3, [r7, #14]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	b298      	uxth	r0, r3
 8001e2e:	7cfb      	ldrb	r3, [r7, #19]
 8001e30:	3330      	adds	r3, #48	; 0x30
 8001e32:	b2da      	uxtb	r2, r3
 8001e34:	88bc      	ldrh	r4, [r7, #4]
 8001e36:	89b9      	ldrh	r1, [r7, #12]
 8001e38:	2300      	movs	r3, #0
 8001e3a:	9302      	str	r3, [sp, #8]
 8001e3c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e40:	9301      	str	r3, [sp, #4]
 8001e42:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001e44:	9300      	str	r3, [sp, #0]
 8001e46:	4623      	mov	r3, r4
 8001e48:	f7ff fe1e 	bl	8001a88 <lcd_ShowChar>
	for(t=0;t<len;t++)
 8001e4c:	7dfb      	ldrb	r3, [r7, #23]
 8001e4e:	3301      	adds	r3, #1
 8001e50:	75fb      	strb	r3, [r7, #23]
 8001e52:	7dfa      	ldrb	r2, [r7, #23]
 8001e54:	79fb      	ldrb	r3, [r7, #7]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d3a3      	bcc.n	8001da2 <lcd_ShowFloatNum+0x46>
	}
}
 8001e5a:	bf00      	nop
 8001e5c:	bf00      	nop
 8001e5e:	371c      	adds	r7, #28
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd90      	pop	{r4, r7, pc}
 8001e64:	42c80000 	.word	0x42c80000
 8001e68:	cccccccd 	.word	0xcccccccd

08001e6c <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	4603      	mov	r3, r0
 8001e74:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001e76:	79fb      	ldrb	r3, [r7, #7]
 8001e78:	091b      	lsrs	r3, r3, #4
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	f003 0303 	and.w	r3, r3, #3
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d007      	beq.n	8001e96 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8001e86:	4b0a      	ldr	r3, [pc, #40]	; (8001eb0 <lcd_SetDir+0x44>)
 8001e88:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001e8c:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001e8e:	4b08      	ldr	r3, [pc, #32]	; (8001eb0 <lcd_SetDir+0x44>)
 8001e90:	22f0      	movs	r2, #240	; 0xf0
 8001e92:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001e94:	e006      	b.n	8001ea4 <lcd_SetDir+0x38>
		lcddev.width=240;
 8001e96:	4b06      	ldr	r3, [pc, #24]	; (8001eb0 <lcd_SetDir+0x44>)
 8001e98:	22f0      	movs	r2, #240	; 0xf0
 8001e9a:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001e9c:	4b04      	ldr	r3, [pc, #16]	; (8001eb0 <lcd_SetDir+0x44>)
 8001e9e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001ea2:	805a      	strh	r2, [r3, #2]
}
 8001ea4:	bf00      	nop
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr
 8001eb0:	20000224 	.word	0x20000224

08001eb4 <lcd_init>:


void lcd_init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ebe:	48aa      	ldr	r0, [pc, #680]	; (8002168 <lcd_init+0x2b4>)
 8001ec0:	f002 fc36 	bl	8004730 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001ec4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ec8:	f001 f94c 	bl	8003164 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001ecc:	2201      	movs	r2, #1
 8001ece:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ed2:	48a5      	ldr	r0, [pc, #660]	; (8002168 <lcd_init+0x2b4>)
 8001ed4:	f002 fc2c 	bl	8004730 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001ed8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001edc:	f001 f942 	bl	8003164 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001ee0:	2000      	movs	r0, #0
 8001ee2:	f7ff ffc3 	bl	8001e6c <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001ee6:	20d3      	movs	r0, #211	; 0xd3
 8001ee8:	f7ff fd06 	bl	80018f8 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8001eec:	f7ff fd24 	bl	8001938 <LCD_RD_DATA>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	4b9d      	ldr	r3, [pc, #628]	; (800216c <lcd_init+0x2b8>)
 8001ef6:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001ef8:	f7ff fd1e 	bl	8001938 <LCD_RD_DATA>
 8001efc:	4603      	mov	r3, r0
 8001efe:	461a      	mov	r2, r3
 8001f00:	4b9a      	ldr	r3, [pc, #616]	; (800216c <lcd_init+0x2b8>)
 8001f02:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001f04:	f7ff fd18 	bl	8001938 <LCD_RD_DATA>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	4b97      	ldr	r3, [pc, #604]	; (800216c <lcd_init+0x2b8>)
 8001f0e:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001f10:	4b96      	ldr	r3, [pc, #600]	; (800216c <lcd_init+0x2b8>)
 8001f12:	889b      	ldrh	r3, [r3, #4]
 8001f14:	021b      	lsls	r3, r3, #8
 8001f16:	b29a      	uxth	r2, r3
 8001f18:	4b94      	ldr	r3, [pc, #592]	; (800216c <lcd_init+0x2b8>)
 8001f1a:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8001f1c:	f7ff fd0c 	bl	8001938 <LCD_RD_DATA>
 8001f20:	4603      	mov	r3, r0
 8001f22:	461a      	mov	r2, r3
 8001f24:	4b91      	ldr	r3, [pc, #580]	; (800216c <lcd_init+0x2b8>)
 8001f26:	889b      	ldrh	r3, [r3, #4]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	4b8f      	ldr	r3, [pc, #572]	; (800216c <lcd_init+0x2b8>)
 8001f2e:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001f30:	20cf      	movs	r0, #207	; 0xcf
 8001f32:	f7ff fce1 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001f36:	2000      	movs	r0, #0
 8001f38:	f7ff fcee 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001f3c:	20c1      	movs	r0, #193	; 0xc1
 8001f3e:	f7ff fceb 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001f42:	2030      	movs	r0, #48	; 0x30
 8001f44:	f7ff fce8 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001f48:	20ed      	movs	r0, #237	; 0xed
 8001f4a:	f7ff fcd5 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001f4e:	2064      	movs	r0, #100	; 0x64
 8001f50:	f7ff fce2 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001f54:	2003      	movs	r0, #3
 8001f56:	f7ff fcdf 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001f5a:	2012      	movs	r0, #18
 8001f5c:	f7ff fcdc 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001f60:	2081      	movs	r0, #129	; 0x81
 8001f62:	f7ff fcd9 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001f66:	20e8      	movs	r0, #232	; 0xe8
 8001f68:	f7ff fcc6 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001f6c:	2085      	movs	r0, #133	; 0x85
 8001f6e:	f7ff fcd3 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001f72:	2010      	movs	r0, #16
 8001f74:	f7ff fcd0 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001f78:	207a      	movs	r0, #122	; 0x7a
 8001f7a:	f7ff fccd 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001f7e:	20cb      	movs	r0, #203	; 0xcb
 8001f80:	f7ff fcba 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001f84:	2039      	movs	r0, #57	; 0x39
 8001f86:	f7ff fcc7 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001f8a:	202c      	movs	r0, #44	; 0x2c
 8001f8c:	f7ff fcc4 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f90:	2000      	movs	r0, #0
 8001f92:	f7ff fcc1 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001f96:	2034      	movs	r0, #52	; 0x34
 8001f98:	f7ff fcbe 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001f9c:	2002      	movs	r0, #2
 8001f9e:	f7ff fcbb 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001fa2:	20f7      	movs	r0, #247	; 0xf7
 8001fa4:	f7ff fca8 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001fa8:	2020      	movs	r0, #32
 8001faa:	f7ff fcb5 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001fae:	20ea      	movs	r0, #234	; 0xea
 8001fb0:	f7ff fca2 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001fb4:	2000      	movs	r0, #0
 8001fb6:	f7ff fcaf 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001fba:	2000      	movs	r0, #0
 8001fbc:	f7ff fcac 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001fc0:	20c0      	movs	r0, #192	; 0xc0
 8001fc2:	f7ff fc99 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001fc6:	201b      	movs	r0, #27
 8001fc8:	f7ff fca6 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001fcc:	20c1      	movs	r0, #193	; 0xc1
 8001fce:	f7ff fc93 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001fd2:	2001      	movs	r0, #1
 8001fd4:	f7ff fca0 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001fd8:	20c5      	movs	r0, #197	; 0xc5
 8001fda:	f7ff fc8d 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001fde:	2030      	movs	r0, #48	; 0x30
 8001fe0:	f7ff fc9a 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001fe4:	2030      	movs	r0, #48	; 0x30
 8001fe6:	f7ff fc97 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001fea:	20c7      	movs	r0, #199	; 0xc7
 8001fec:	f7ff fc84 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001ff0:	20b7      	movs	r0, #183	; 0xb7
 8001ff2:	f7ff fc91 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001ff6:	2036      	movs	r0, #54	; 0x36
 8001ff8:	f7ff fc7e 	bl	80018f8 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8001ffc:	2008      	movs	r0, #8
 8001ffe:	f7ff fc8b 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8002002:	203a      	movs	r0, #58	; 0x3a
 8002004:	f7ff fc78 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8002008:	2055      	movs	r0, #85	; 0x55
 800200a:	f7ff fc85 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 800200e:	20b1      	movs	r0, #177	; 0xb1
 8002010:	f7ff fc72 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002014:	2000      	movs	r0, #0
 8002016:	f7ff fc7f 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800201a:	201a      	movs	r0, #26
 800201c:	f7ff fc7c 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8002020:	20b6      	movs	r0, #182	; 0xb6
 8002022:	f7ff fc69 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8002026:	200a      	movs	r0, #10
 8002028:	f7ff fc76 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 800202c:	20a2      	movs	r0, #162	; 0xa2
 800202e:	f7ff fc73 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8002032:	20f2      	movs	r0, #242	; 0xf2
 8002034:	f7ff fc60 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002038:	2000      	movs	r0, #0
 800203a:	f7ff fc6d 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 800203e:	2026      	movs	r0, #38	; 0x26
 8002040:	f7ff fc5a 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8002044:	2001      	movs	r0, #1
 8002046:	f7ff fc67 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 800204a:	20e0      	movs	r0, #224	; 0xe0
 800204c:	f7ff fc54 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8002050:	200f      	movs	r0, #15
 8002052:	f7ff fc61 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8002056:	202a      	movs	r0, #42	; 0x2a
 8002058:	f7ff fc5e 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 800205c:	2028      	movs	r0, #40	; 0x28
 800205e:	f7ff fc5b 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8002062:	2008      	movs	r0, #8
 8002064:	f7ff fc58 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8002068:	200e      	movs	r0, #14
 800206a:	f7ff fc55 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800206e:	2008      	movs	r0, #8
 8002070:	f7ff fc52 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8002074:	2054      	movs	r0, #84	; 0x54
 8002076:	f7ff fc4f 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 800207a:	20a9      	movs	r0, #169	; 0xa9
 800207c:	f7ff fc4c 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8002080:	2043      	movs	r0, #67	; 0x43
 8002082:	f7ff fc49 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8002086:	200a      	movs	r0, #10
 8002088:	f7ff fc46 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800208c:	200f      	movs	r0, #15
 800208e:	f7ff fc43 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002092:	2000      	movs	r0, #0
 8002094:	f7ff fc40 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002098:	2000      	movs	r0, #0
 800209a:	f7ff fc3d 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800209e:	2000      	movs	r0, #0
 80020a0:	f7ff fc3a 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80020a4:	2000      	movs	r0, #0
 80020a6:	f7ff fc37 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 80020aa:	20e1      	movs	r0, #225	; 0xe1
 80020ac:	f7ff fc24 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80020b0:	2000      	movs	r0, #0
 80020b2:	f7ff fc31 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 80020b6:	2015      	movs	r0, #21
 80020b8:	f7ff fc2e 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 80020bc:	2017      	movs	r0, #23
 80020be:	f7ff fc2b 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 80020c2:	2007      	movs	r0, #7
 80020c4:	f7ff fc28 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 80020c8:	2011      	movs	r0, #17
 80020ca:	f7ff fc25 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 80020ce:	2006      	movs	r0, #6
 80020d0:	f7ff fc22 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 80020d4:	202b      	movs	r0, #43	; 0x2b
 80020d6:	f7ff fc1f 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 80020da:	2056      	movs	r0, #86	; 0x56
 80020dc:	f7ff fc1c 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 80020e0:	203c      	movs	r0, #60	; 0x3c
 80020e2:	f7ff fc19 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 80020e6:	2005      	movs	r0, #5
 80020e8:	f7ff fc16 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80020ec:	2010      	movs	r0, #16
 80020ee:	f7ff fc13 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80020f2:	200f      	movs	r0, #15
 80020f4:	f7ff fc10 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80020f8:	203f      	movs	r0, #63	; 0x3f
 80020fa:	f7ff fc0d 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80020fe:	203f      	movs	r0, #63	; 0x3f
 8002100:	f7ff fc0a 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002104:	200f      	movs	r0, #15
 8002106:	f7ff fc07 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800210a:	202b      	movs	r0, #43	; 0x2b
 800210c:	f7ff fbf4 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002110:	2000      	movs	r0, #0
 8002112:	f7ff fc01 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002116:	2000      	movs	r0, #0
 8002118:	f7ff fbfe 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 800211c:	2001      	movs	r0, #1
 800211e:	f7ff fbfb 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8002122:	203f      	movs	r0, #63	; 0x3f
 8002124:	f7ff fbf8 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8002128:	202a      	movs	r0, #42	; 0x2a
 800212a:	f7ff fbe5 	bl	80018f8 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800212e:	2000      	movs	r0, #0
 8002130:	f7ff fbf2 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002134:	2000      	movs	r0, #0
 8002136:	f7ff fbef 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800213a:	2000      	movs	r0, #0
 800213c:	f7ff fbec 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8002140:	20ef      	movs	r0, #239	; 0xef
 8002142:	f7ff fbe9 	bl	8001918 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8002146:	2011      	movs	r0, #17
 8002148:	f7ff fbd6 	bl	80018f8 <LCD_WR_REG>
	HAL_Delay(120);
 800214c:	2078      	movs	r0, #120	; 0x78
 800214e:	f001 f809 	bl	8003164 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8002152:	2029      	movs	r0, #41	; 0x29
 8002154:	f7ff fbd0 	bl	80018f8 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8002158:	2201      	movs	r2, #1
 800215a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800215e:	4804      	ldr	r0, [pc, #16]	; (8002170 <lcd_init+0x2bc>)
 8002160:	f002 fae6 	bl	8004730 <HAL_GPIO_WritePin>
}
 8002164:	bf00      	nop
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40020800 	.word	0x40020800
 800216c:	20000224 	.word	0x20000224
 8002170:	40020000 	.word	0x40020000

08002174 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8002174:	b590      	push	{r4, r7, lr}
 8002176:	b08b      	sub	sp, #44	; 0x2c
 8002178:	af04      	add	r7, sp, #16
 800217a:	60ba      	str	r2, [r7, #8]
 800217c:	461a      	mov	r2, r3
 800217e:	4603      	mov	r3, r0
 8002180:	81fb      	strh	r3, [r7, #14]
 8002182:	460b      	mov	r3, r1
 8002184:	81bb      	strh	r3, [r7, #12]
 8002186:	4613      	mov	r3, r2
 8002188:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 800218a:	89fb      	ldrh	r3, [r7, #14]
 800218c:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 800218e:	2300      	movs	r3, #0
 8002190:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8002192:	e048      	b.n	8002226 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8002194:	7dfb      	ldrb	r3, [r7, #23]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d145      	bne.n	8002226 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 800219a:	89fa      	ldrh	r2, [r7, #14]
 800219c:	4b26      	ldr	r3, [pc, #152]	; (8002238 <lcd_ShowStr+0xc4>)
 800219e:	881b      	ldrh	r3, [r3, #0]
 80021a0:	4619      	mov	r1, r3
 80021a2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80021a6:	085b      	lsrs	r3, r3, #1
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	1acb      	subs	r3, r1, r3
 80021ac:	429a      	cmp	r2, r3
 80021ae:	dc3f      	bgt.n	8002230 <lcd_ShowStr+0xbc>
 80021b0:	89ba      	ldrh	r2, [r7, #12]
 80021b2:	4b21      	ldr	r3, [pc, #132]	; (8002238 <lcd_ShowStr+0xc4>)
 80021b4:	885b      	ldrh	r3, [r3, #2]
 80021b6:	4619      	mov	r1, r3
 80021b8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80021bc:	1acb      	subs	r3, r1, r3
 80021be:	429a      	cmp	r2, r3
 80021c0:	dc36      	bgt.n	8002230 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	2b80      	cmp	r3, #128	; 0x80
 80021c8:	d902      	bls.n	80021d0 <lcd_ShowStr+0x5c>
 80021ca:	2301      	movs	r3, #1
 80021cc:	75fb      	strb	r3, [r7, #23]
 80021ce:	e02a      	b.n	8002226 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	2b0d      	cmp	r3, #13
 80021d6:	d10b      	bne.n	80021f0 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 80021d8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80021dc:	b29a      	uxth	r2, r3
 80021de:	89bb      	ldrh	r3, [r7, #12]
 80021e0:	4413      	add	r3, r2
 80021e2:	81bb      	strh	r3, [r7, #12]
					x=x0;
 80021e4:	8abb      	ldrh	r3, [r7, #20]
 80021e6:	81fb      	strh	r3, [r7, #14]
					str++;
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	3301      	adds	r3, #1
 80021ec:	60bb      	str	r3, [r7, #8]
 80021ee:	e017      	b.n	8002220 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	781a      	ldrb	r2, [r3, #0]
 80021f4:	88fc      	ldrh	r4, [r7, #6]
 80021f6:	89b9      	ldrh	r1, [r7, #12]
 80021f8:	89f8      	ldrh	r0, [r7, #14]
 80021fa:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80021fe:	9302      	str	r3, [sp, #8]
 8002200:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002204:	9301      	str	r3, [sp, #4]
 8002206:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002208:	9300      	str	r3, [sp, #0]
 800220a:	4623      	mov	r3, r4
 800220c:	f7ff fc3c 	bl	8001a88 <lcd_ShowChar>
					x+=sizey/2;
 8002210:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002214:	085b      	lsrs	r3, r3, #1
 8002216:	b2db      	uxtb	r3, r3
 8002218:	b29a      	uxth	r2, r3
 800221a:	89fb      	ldrh	r3, [r7, #14]
 800221c:	4413      	add	r3, r2
 800221e:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	3301      	adds	r3, #1
 8002224:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1b2      	bne.n	8002194 <lcd_ShowStr+0x20>
 800222e:	e000      	b.n	8002232 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8002230:	bf00      	nop
			}
		}
	}
}
 8002232:	371c      	adds	r7, #28
 8002234:	46bd      	mov	sp, r7
 8002236:	bd90      	pop	{r4, r7, pc}
 8002238:	20000224 	.word	0x20000224

0800223c <led7_Scan>:

void led7_init(){
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
}

void led7_Scan(){
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8002240:	4b3f      	ldr	r3, [pc, #252]	; (8002340 <led7_Scan+0x104>)
 8002242:	881b      	ldrh	r3, [r3, #0]
 8002244:	b2db      	uxtb	r3, r3
 8002246:	b29a      	uxth	r2, r3
 8002248:	4b3d      	ldr	r3, [pc, #244]	; (8002340 <led7_Scan+0x104>)
 800224a:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 800224c:	4b3d      	ldr	r3, [pc, #244]	; (8002344 <led7_Scan+0x108>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a3d      	ldr	r2, [pc, #244]	; (8002348 <led7_Scan+0x10c>)
 8002252:	5cd3      	ldrb	r3, [r2, r3]
 8002254:	021b      	lsls	r3, r3, #8
 8002256:	b21a      	sxth	r2, r3
 8002258:	4b39      	ldr	r3, [pc, #228]	; (8002340 <led7_Scan+0x104>)
 800225a:	881b      	ldrh	r3, [r3, #0]
 800225c:	b21b      	sxth	r3, r3
 800225e:	4313      	orrs	r3, r2
 8002260:	b21b      	sxth	r3, r3
 8002262:	b29a      	uxth	r2, r3
 8002264:	4b36      	ldr	r3, [pc, #216]	; (8002340 <led7_Scan+0x104>)
 8002266:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 8002268:	4b36      	ldr	r3, [pc, #216]	; (8002344 <led7_Scan+0x108>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2b03      	cmp	r3, #3
 800226e:	d847      	bhi.n	8002300 <led7_Scan+0xc4>
 8002270:	a201      	add	r2, pc, #4	; (adr r2, 8002278 <led7_Scan+0x3c>)
 8002272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002276:	bf00      	nop
 8002278:	08002289 	.word	0x08002289
 800227c:	080022a7 	.word	0x080022a7
 8002280:	080022c5 	.word	0x080022c5
 8002284:	080022e3 	.word	0x080022e3
	case 0:
		spi_buffer |= 0x00b0;
 8002288:	4b2d      	ldr	r3, [pc, #180]	; (8002340 <led7_Scan+0x104>)
 800228a:	881b      	ldrh	r3, [r3, #0]
 800228c:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8002290:	b29a      	uxth	r2, r3
 8002292:	4b2b      	ldr	r3, [pc, #172]	; (8002340 <led7_Scan+0x104>)
 8002294:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 8002296:	4b2a      	ldr	r3, [pc, #168]	; (8002340 <led7_Scan+0x104>)
 8002298:	881b      	ldrh	r3, [r3, #0]
 800229a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800229e:	b29a      	uxth	r2, r3
 80022a0:	4b27      	ldr	r3, [pc, #156]	; (8002340 <led7_Scan+0x104>)
 80022a2:	801a      	strh	r2, [r3, #0]
		break;
 80022a4:	e02d      	b.n	8002302 <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 80022a6:	4b26      	ldr	r3, [pc, #152]	; (8002340 <led7_Scan+0x104>)
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	4b23      	ldr	r3, [pc, #140]	; (8002340 <led7_Scan+0x104>)
 80022b2:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 80022b4:	4b22      	ldr	r3, [pc, #136]	; (8002340 <led7_Scan+0x104>)
 80022b6:	881b      	ldrh	r3, [r3, #0]
 80022b8:	f023 0320 	bic.w	r3, r3, #32
 80022bc:	b29a      	uxth	r2, r3
 80022be:	4b20      	ldr	r3, [pc, #128]	; (8002340 <led7_Scan+0x104>)
 80022c0:	801a      	strh	r2, [r3, #0]
		break;
 80022c2:	e01e      	b.n	8002302 <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 80022c4:	4b1e      	ldr	r3, [pc, #120]	; (8002340 <led7_Scan+0x104>)
 80022c6:	881b      	ldrh	r3, [r3, #0]
 80022c8:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80022cc:	b29a      	uxth	r2, r3
 80022ce:	4b1c      	ldr	r3, [pc, #112]	; (8002340 <led7_Scan+0x104>)
 80022d0:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 80022d2:	4b1b      	ldr	r3, [pc, #108]	; (8002340 <led7_Scan+0x104>)
 80022d4:	881b      	ldrh	r3, [r3, #0]
 80022d6:	f023 0310 	bic.w	r3, r3, #16
 80022da:	b29a      	uxth	r2, r3
 80022dc:	4b18      	ldr	r3, [pc, #96]	; (8002340 <led7_Scan+0x104>)
 80022de:	801a      	strh	r2, [r3, #0]
		break;
 80022e0:	e00f      	b.n	8002302 <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 80022e2:	4b17      	ldr	r3, [pc, #92]	; (8002340 <led7_Scan+0x104>)
 80022e4:	881b      	ldrh	r3, [r3, #0]
 80022e6:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80022ea:	b29a      	uxth	r2, r3
 80022ec:	4b14      	ldr	r3, [pc, #80]	; (8002340 <led7_Scan+0x104>)
 80022ee:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 80022f0:	4b13      	ldr	r3, [pc, #76]	; (8002340 <led7_Scan+0x104>)
 80022f2:	881b      	ldrh	r3, [r3, #0]
 80022f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80022f8:	b29a      	uxth	r2, r3
 80022fa:	4b11      	ldr	r3, [pc, #68]	; (8002340 <led7_Scan+0x104>)
 80022fc:	801a      	strh	r2, [r3, #0]
		break;
 80022fe:	e000      	b.n	8002302 <led7_Scan+0xc6>
	default:
		break;
 8002300:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 8002302:	4b10      	ldr	r3, [pc, #64]	; (8002344 <led7_Scan+0x108>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	3301      	adds	r3, #1
 8002308:	425a      	negs	r2, r3
 800230a:	f003 0303 	and.w	r3, r3, #3
 800230e:	f002 0203 	and.w	r2, r2, #3
 8002312:	bf58      	it	pl
 8002314:	4253      	negpl	r3, r2
 8002316:	4a0b      	ldr	r2, [pc, #44]	; (8002344 <led7_Scan+0x108>)
 8002318:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 800231a:	2200      	movs	r2, #0
 800231c:	2140      	movs	r1, #64	; 0x40
 800231e:	480b      	ldr	r0, [pc, #44]	; (800234c <led7_Scan+0x110>)
 8002320:	f002 fa06 	bl	8004730 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 8002324:	2301      	movs	r3, #1
 8002326:	2202      	movs	r2, #2
 8002328:	4905      	ldr	r1, [pc, #20]	; (8002340 <led7_Scan+0x104>)
 800232a:	4809      	ldr	r0, [pc, #36]	; (8002350 <led7_Scan+0x114>)
 800232c:	f003 f875 	bl	800541a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8002330:	2201      	movs	r2, #1
 8002332:	2140      	movs	r1, #64	; 0x40
 8002334:	4805      	ldr	r0, [pc, #20]	; (800234c <led7_Scan+0x110>)
 8002336:	f002 f9fb 	bl	8004730 <HAL_GPIO_WritePin>
}
 800233a:	bf00      	nop
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	20000004 	.word	0x20000004
 8002344:	2000009c 	.word	0x2000009c
 8002348:	20000000 	.word	0x20000000
 800234c:	40021800 	.word	0x40021800
 8002350:	2000026c 	.word	0x2000026c

08002354 <lightProcess>:
 */
#include "light_control.h"

uint8_t light_status = 0;

void lightProcess(){
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
	if(button_count[13] == 1){
 8002358:	4b14      	ldr	r3, [pc, #80]	; (80023ac <lightProcess+0x58>)
 800235a:	8b5b      	ldrh	r3, [r3, #26]
 800235c:	2b01      	cmp	r3, #1
 800235e:	d113      	bne.n	8002388 <lightProcess+0x34>
		light_status = 1 - light_status;
 8002360:	4b13      	ldr	r3, [pc, #76]	; (80023b0 <lightProcess+0x5c>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	f1c3 0301 	rsb	r3, r3, #1
 8002368:	b2da      	uxtb	r2, r3
 800236a:	4b11      	ldr	r3, [pc, #68]	; (80023b0 <lightProcess+0x5c>)
 800236c:	701a      	strb	r2, [r3, #0]
		if(light_status == 1){
 800236e:	4b10      	ldr	r3, [pc, #64]	; (80023b0 <lightProcess+0x5c>)
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d104      	bne.n	8002380 <lightProcess+0x2c>
			uart_EspSendBytes("A", 1);
 8002376:	2101      	movs	r1, #1
 8002378:	480e      	ldr	r0, [pc, #56]	; (80023b4 <lightProcess+0x60>)
 800237a:	f000 fd0b 	bl	8002d94 <uart_EspSendBytes>
 800237e:	e003      	b.n	8002388 <lightProcess+0x34>
		} else {
			uart_EspSendBytes("a", 1);
 8002380:	2101      	movs	r1, #1
 8002382:	480d      	ldr	r0, [pc, #52]	; (80023b8 <lightProcess+0x64>)
 8002384:	f000 fd06 	bl	8002d94 <uart_EspSendBytes>
		}
	}
	if(light_status == 1){
 8002388:	4b09      	ldr	r3, [pc, #36]	; (80023b0 <lightProcess+0x5c>)
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	2b01      	cmp	r3, #1
 800238e:	d105      	bne.n	800239c <lightProcess+0x48>
		HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 1);
 8002390:	2201      	movs	r2, #1
 8002392:	2120      	movs	r1, #32
 8002394:	4809      	ldr	r0, [pc, #36]	; (80023bc <lightProcess+0x68>)
 8002396:	f002 f9cb 	bl	8004730 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
	}
}
 800239a:	e004      	b.n	80023a6 <lightProcess+0x52>
		HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 800239c:	2200      	movs	r2, #0
 800239e:	2120      	movs	r1, #32
 80023a0:	4806      	ldr	r0, [pc, #24]	; (80023bc <lightProcess+0x68>)
 80023a2:	f002 f9c5 	bl	8004730 <HAL_GPIO_WritePin>
}
 80023a6:	bf00      	nop
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	20000160 	.word	0x20000160
 80023b0:	200000a0 	.word	0x200000a0
 80023b4:	080088f8 	.word	0x080088f8
 80023b8:	080088fc 	.word	0x080088fc
 80023bc:	40021000 	.word	0x40021000

080023c0 <test_Esp>:

void test_Esp(){
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af04      	add	r7, sp, #16
	if(uart_EspCheck() == 0) uart_EspSendBytes("o", 1);
 80023c6:	f000 fd41 	bl	8002e4c <uart_EspCheck>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d104      	bne.n	80023da <test_Esp+0x1a>
 80023d0:	2101      	movs	r1, #1
 80023d2:	480a      	ldr	r0, [pc, #40]	; (80023fc <test_Esp+0x3c>)
 80023d4:	f000 fcde 	bl	8002d94 <uart_EspSendBytes>
	else lcd_ShowStr(10, 50, "ESP Connect", GREEN, BLACK, 24, 0);
}
 80023d8:	e00c      	b.n	80023f4 <test_Esp+0x34>
	else lcd_ShowStr(10, 50, "ESP Connect", GREEN, BLACK, 24, 0);
 80023da:	2300      	movs	r3, #0
 80023dc:	9302      	str	r3, [sp, #8]
 80023de:	2318      	movs	r3, #24
 80023e0:	9301      	str	r3, [sp, #4]
 80023e2:	2300      	movs	r3, #0
 80023e4:	9300      	str	r3, [sp, #0]
 80023e6:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80023ea:	4a05      	ldr	r2, [pc, #20]	; (8002400 <test_Esp+0x40>)
 80023ec:	2132      	movs	r1, #50	; 0x32
 80023ee:	200a      	movs	r0, #10
 80023f0:	f7ff fec0 	bl	8002174 <lcd_ShowStr>
}
 80023f4:	bf00      	nop
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	08008900 	.word	0x08008900
 8002400:	08008904 	.word	0x08008904

08002404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002408:	f000 fe3a 	bl	8003080 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800240c:	f000 f82c 	bl	8002468 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002410:	f7ff f8c2 	bl	8001598 <MX_GPIO_Init>
  MX_TIM2_Init();
 8002414:	f000 fb82 	bl	8002b1c <MX_TIM2_Init>
  MX_SPI1_Init();
 8002418:	f000 f9f0 	bl	80027fc <MX_SPI1_Init>
  MX_FSMC_Init();
 800241c:	f7fe ffec 	bl	80013f8 <MX_FSMC_Init>
  MX_I2C1_Init();
 8002420:	f7ff f9f4 	bl	800180c <MX_I2C1_Init>
  MX_TIM13_Init();
 8002424:	f000 fbc6 	bl	8002bb4 <MX_TIM13_Init>
  MX_DMA_Init();
 8002428:	f7fe ffc6 	bl	80013b8 <MX_DMA_Init>
  MX_ADC1_Init();
 800242c:	f7fe fcc2 	bl	8000db4 <MX_ADC1_Init>
  MX_TIM1_Init();
 8002430:	f000 fb24 	bl	8002a7c <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8002434:	f000 fd44 	bl	8002ec0 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8002438:	f000 fd18 	bl	8002e6c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 800243c:	f000 f87e 	bl	800253c <system_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 lcd_Clear(BLACK);
 8002440:	2000      	movs	r0, #0
 8002442:	f7ff fad7 	bl	80019f4 <lcd_Clear>
 while (1)
  {
	  // 50ms task
	  if(flag_timer2 == 1){
 8002446:	4b07      	ldr	r3, [pc, #28]	; (8002464 <main+0x60>)
 8002448:	881b      	ldrh	r3, [r3, #0]
 800244a:	2b01      	cmp	r3, #1
 800244c:	d1fb      	bne.n	8002446 <main+0x42>
		  flag_timer2 = 0;
 800244e:	4b05      	ldr	r3, [pc, #20]	; (8002464 <main+0x60>)
 8002450:	2200      	movs	r2, #0
 8002452:	801a      	strh	r2, [r3, #0]
		  button_Scan();
 8002454:	f7fe fdd8 	bl	8001008 <button_Scan>
		  ADC_Update();
 8002458:	f7fe fe42 	bl	80010e0 <ADC_Update>
//		  test_Esp();
//		  lightProcess();
		  test_LedDebug();
 800245c:	f000 f87e 	bl	800255c <test_LedDebug>
	  if(flag_timer2 == 1){
 8002460:	e7f1      	b.n	8002446 <main+0x42>
 8002462:	bf00      	nop
 8002464:	200000a2 	.word	0x200000a2

08002468 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b094      	sub	sp, #80	; 0x50
 800246c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800246e:	f107 0320 	add.w	r3, r7, #32
 8002472:	2230      	movs	r2, #48	; 0x30
 8002474:	2100      	movs	r1, #0
 8002476:	4618      	mov	r0, r3
 8002478:	f005 fdaa 	bl	8007fd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800247c:	f107 030c 	add.w	r3, r7, #12
 8002480:	2200      	movs	r2, #0
 8002482:	601a      	str	r2, [r3, #0]
 8002484:	605a      	str	r2, [r3, #4]
 8002486:	609a      	str	r2, [r3, #8]
 8002488:	60da      	str	r2, [r3, #12]
 800248a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800248c:	2300      	movs	r3, #0
 800248e:	60bb      	str	r3, [r7, #8]
 8002490:	4b28      	ldr	r3, [pc, #160]	; (8002534 <SystemClock_Config+0xcc>)
 8002492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002494:	4a27      	ldr	r2, [pc, #156]	; (8002534 <SystemClock_Config+0xcc>)
 8002496:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800249a:	6413      	str	r3, [r2, #64]	; 0x40
 800249c:	4b25      	ldr	r3, [pc, #148]	; (8002534 <SystemClock_Config+0xcc>)
 800249e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a4:	60bb      	str	r3, [r7, #8]
 80024a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024a8:	2300      	movs	r3, #0
 80024aa:	607b      	str	r3, [r7, #4]
 80024ac:	4b22      	ldr	r3, [pc, #136]	; (8002538 <SystemClock_Config+0xd0>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a21      	ldr	r2, [pc, #132]	; (8002538 <SystemClock_Config+0xd0>)
 80024b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024b6:	6013      	str	r3, [r2, #0]
 80024b8:	4b1f      	ldr	r3, [pc, #124]	; (8002538 <SystemClock_Config+0xd0>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024c0:	607b      	str	r3, [r7, #4]
 80024c2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80024c4:	2302      	movs	r3, #2
 80024c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024c8:	2301      	movs	r3, #1
 80024ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024cc:	2310      	movs	r3, #16
 80024ce:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024d0:	2302      	movs	r3, #2
 80024d2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80024d4:	2300      	movs	r3, #0
 80024d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80024d8:	2308      	movs	r3, #8
 80024da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80024dc:	23a8      	movs	r3, #168	; 0xa8
 80024de:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024e0:	2302      	movs	r3, #2
 80024e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80024e4:	2304      	movs	r3, #4
 80024e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024e8:	f107 0320 	add.w	r3, r7, #32
 80024ec:	4618      	mov	r0, r3
 80024ee:	f002 fa97 	bl	8004a20 <HAL_RCC_OscConfig>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80024f8:	f000 f854 	bl	80025a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024fc:	230f      	movs	r3, #15
 80024fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002500:	2302      	movs	r3, #2
 8002502:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002504:	2300      	movs	r3, #0
 8002506:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002508:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800250c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800250e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002512:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002514:	f107 030c 	add.w	r3, r7, #12
 8002518:	2105      	movs	r1, #5
 800251a:	4618      	mov	r0, r3
 800251c:	f002 fcf8 	bl	8004f10 <HAL_RCC_ClockConfig>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002526:	f000 f83d 	bl	80025a4 <Error_Handler>
  }
}
 800252a:	bf00      	nop
 800252c:	3750      	adds	r7, #80	; 0x50
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	40023800 	.word	0x40023800
 8002538:	40007000 	.word	0x40007000

0800253c <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
	  timer_init();
 8002540:	f000 f908 	bl	8002754 <timer_init>
	  button_init();
 8002544:	f7fe fd54 	bl	8000ff0 <button_init>
	  lcd_init();
 8002548:	f7ff fcb4 	bl	8001eb4 <lcd_init>
	  uart_init_esp();
 800254c:	f000 fc0c 	bl	8002d68 <uart_init_esp>
	  setTimer2(50);
 8002550:	2032      	movs	r0, #50	; 0x32
 8002552:	f000 f90d 	bl	8002770 <setTimer2>
}
 8002556:	bf00      	nop
 8002558:	bd80      	pop	{r7, pc}
	...

0800255c <test_LedDebug>:

uint8_t count_led_debug = 0;

void test_LedDebug(){
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
	count_led_debug = (count_led_debug + 1)%20;
 8002560:	4b0d      	ldr	r3, [pc, #52]	; (8002598 <test_LedDebug+0x3c>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	1c5a      	adds	r2, r3, #1
 8002566:	4b0d      	ldr	r3, [pc, #52]	; (800259c <test_LedDebug+0x40>)
 8002568:	fb83 1302 	smull	r1, r3, r3, r2
 800256c:	10d9      	asrs	r1, r3, #3
 800256e:	17d3      	asrs	r3, r2, #31
 8002570:	1ac9      	subs	r1, r1, r3
 8002572:	460b      	mov	r3, r1
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	440b      	add	r3, r1
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	1ad1      	subs	r1, r2, r3
 800257c:	b2ca      	uxtb	r2, r1
 800257e:	4b06      	ldr	r3, [pc, #24]	; (8002598 <test_LedDebug+0x3c>)
 8002580:	701a      	strb	r2, [r3, #0]
	if(count_led_debug == 0){
 8002582:	4b05      	ldr	r3, [pc, #20]	; (8002598 <test_LedDebug+0x3c>)
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d103      	bne.n	8002592 <test_LedDebug+0x36>
		HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 800258a:	2110      	movs	r1, #16
 800258c:	4804      	ldr	r0, [pc, #16]	; (80025a0 <test_LedDebug+0x44>)
 800258e:	f002 f8e8 	bl	8004762 <HAL_GPIO_TogglePin>
	}
}
 8002592:	bf00      	nop
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	200000a1 	.word	0x200000a1
 800259c:	66666667 	.word	0x66666667
 80025a0:	40021000 	.word	0x40021000

080025a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025a8:	b672      	cpsid	i
}
 80025aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025ac:	e7fe      	b.n	80025ac <Error_Handler+0x8>
	...

080025b0 <sensor_Read>:

void sensor_init(){
	HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_receive, 5);
}

void sensor_Read(){
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_receive, 5);
 80025b4:	2205      	movs	r2, #5
 80025b6:	4903      	ldr	r1, [pc, #12]	; (80025c4 <sensor_Read+0x14>)
 80025b8:	4803      	ldr	r0, [pc, #12]	; (80025c8 <sensor_Read+0x18>)
 80025ba:	f000 fe3b 	bl	8003234 <HAL_ADC_Start_DMA>
}
 80025be:	bf00      	nop
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	20000260 	.word	0x20000260
 80025c8:	200000b8 	.word	0x200000b8

080025cc <sensor_GetLight>:

uint16_t sensor_GetLight(){
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
	return adc_receive[2];
 80025d0:	4b03      	ldr	r3, [pc, #12]	; (80025e0 <sensor_GetLight+0x14>)
 80025d2:	889b      	ldrh	r3, [r3, #4]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	20000260 	.word	0x20000260
 80025e4:	00000000 	.word	0x00000000

080025e8 <sensor_GetVoltage>:

uint16_t sensor_GetPotentiometer(){
	return adc_receive[3];
}

float sensor_GetVoltage(){
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
	return ((float)adc_receive[0]*3.3*12)/(4095*1.565);
 80025ec:	4b1a      	ldr	r3, [pc, #104]	; (8002658 <sensor_GetVoltage+0x70>)
 80025ee:	881b      	ldrh	r3, [r3, #0]
 80025f0:	ee07 3a90 	vmov	s15, r3
 80025f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025f8:	ee17 0a90 	vmov	r0, s15
 80025fc:	f7fd ffa4 	bl	8000548 <__aeabi_f2d>
 8002600:	a311      	add	r3, pc, #68	; (adr r3, 8002648 <sensor_GetVoltage+0x60>)
 8002602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002606:	f7fd fff7 	bl	80005f8 <__aeabi_dmul>
 800260a:	4602      	mov	r2, r0
 800260c:	460b      	mov	r3, r1
 800260e:	4610      	mov	r0, r2
 8002610:	4619      	mov	r1, r3
 8002612:	f04f 0200 	mov.w	r2, #0
 8002616:	4b11      	ldr	r3, [pc, #68]	; (800265c <sensor_GetVoltage+0x74>)
 8002618:	f7fd ffee 	bl	80005f8 <__aeabi_dmul>
 800261c:	4602      	mov	r2, r0
 800261e:	460b      	mov	r3, r1
 8002620:	4610      	mov	r0, r2
 8002622:	4619      	mov	r1, r3
 8002624:	a30a      	add	r3, pc, #40	; (adr r3, 8002650 <sensor_GetVoltage+0x68>)
 8002626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800262a:	f7fe f90f 	bl	800084c <__aeabi_ddiv>
 800262e:	4602      	mov	r2, r0
 8002630:	460b      	mov	r3, r1
 8002632:	4610      	mov	r0, r2
 8002634:	4619      	mov	r1, r3
 8002636:	f7fe f9f1 	bl	8000a1c <__aeabi_d2f>
 800263a:	4603      	mov	r3, r0
 800263c:	ee07 3a90 	vmov	s15, r3
}
 8002640:	eeb0 0a67 	vmov.f32	s0, s15
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	66666666 	.word	0x66666666
 800264c:	400a6666 	.word	0x400a6666
 8002650:	cccccccd 	.word	0xcccccccd
 8002654:	40b908ac 	.word	0x40b908ac
 8002658:	20000260 	.word	0x20000260
 800265c:	40280000 	.word	0x40280000

08002660 <sensor_GetCurrent>:

float sensor_GetCurrent(){
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
	return (((float)adc_receive[1]*3.3*1000)/(4095*0.647)-2.5)*5/2.5;
 8002664:	4b28      	ldr	r3, [pc, #160]	; (8002708 <sensor_GetCurrent+0xa8>)
 8002666:	885b      	ldrh	r3, [r3, #2]
 8002668:	ee07 3a90 	vmov	s15, r3
 800266c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002670:	ee17 0a90 	vmov	r0, s15
 8002674:	f7fd ff68 	bl	8000548 <__aeabi_f2d>
 8002678:	a31f      	add	r3, pc, #124	; (adr r3, 80026f8 <sensor_GetCurrent+0x98>)
 800267a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800267e:	f7fd ffbb 	bl	80005f8 <__aeabi_dmul>
 8002682:	4602      	mov	r2, r0
 8002684:	460b      	mov	r3, r1
 8002686:	4610      	mov	r0, r2
 8002688:	4619      	mov	r1, r3
 800268a:	f04f 0200 	mov.w	r2, #0
 800268e:	4b1f      	ldr	r3, [pc, #124]	; (800270c <sensor_GetCurrent+0xac>)
 8002690:	f7fd ffb2 	bl	80005f8 <__aeabi_dmul>
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	4610      	mov	r0, r2
 800269a:	4619      	mov	r1, r3
 800269c:	a318      	add	r3, pc, #96	; (adr r3, 8002700 <sensor_GetCurrent+0xa0>)
 800269e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a2:	f7fe f8d3 	bl	800084c <__aeabi_ddiv>
 80026a6:	4602      	mov	r2, r0
 80026a8:	460b      	mov	r3, r1
 80026aa:	4610      	mov	r0, r2
 80026ac:	4619      	mov	r1, r3
 80026ae:	f04f 0200 	mov.w	r2, #0
 80026b2:	4b17      	ldr	r3, [pc, #92]	; (8002710 <sensor_GetCurrent+0xb0>)
 80026b4:	f7fd fde8 	bl	8000288 <__aeabi_dsub>
 80026b8:	4602      	mov	r2, r0
 80026ba:	460b      	mov	r3, r1
 80026bc:	4610      	mov	r0, r2
 80026be:	4619      	mov	r1, r3
 80026c0:	f04f 0200 	mov.w	r2, #0
 80026c4:	4b13      	ldr	r3, [pc, #76]	; (8002714 <sensor_GetCurrent+0xb4>)
 80026c6:	f7fd ff97 	bl	80005f8 <__aeabi_dmul>
 80026ca:	4602      	mov	r2, r0
 80026cc:	460b      	mov	r3, r1
 80026ce:	4610      	mov	r0, r2
 80026d0:	4619      	mov	r1, r3
 80026d2:	f04f 0200 	mov.w	r2, #0
 80026d6:	4b0e      	ldr	r3, [pc, #56]	; (8002710 <sensor_GetCurrent+0xb0>)
 80026d8:	f7fe f8b8 	bl	800084c <__aeabi_ddiv>
 80026dc:	4602      	mov	r2, r0
 80026de:	460b      	mov	r3, r1
 80026e0:	4610      	mov	r0, r2
 80026e2:	4619      	mov	r1, r3
 80026e4:	f7fe f99a 	bl	8000a1c <__aeabi_d2f>
 80026e8:	4603      	mov	r3, r0
 80026ea:	ee07 3a90 	vmov	s15, r3
}
 80026ee:	eeb0 0a67 	vmov.f32	s0, s15
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	f3af 8000 	nop.w
 80026f8:	66666666 	.word	0x66666666
 80026fc:	400a6666 	.word	0x400a6666
 8002700:	147ae148 	.word	0x147ae148
 8002704:	40a4b2ee 	.word	0x40a4b2ee
 8002708:	20000260 	.word	0x20000260
 800270c:	408f4000 	.word	0x408f4000
 8002710:	40040000 	.word	0x40040000
 8002714:	40140000 	.word	0x40140000

08002718 <sensor_GetTemperature>:

float sensor_GetTemperature(){
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
	return ((float)adc_receive[4]*330)/(4095);
 800271c:	4b0a      	ldr	r3, [pc, #40]	; (8002748 <sensor_GetTemperature+0x30>)
 800271e:	891b      	ldrh	r3, [r3, #8]
 8002720:	ee07 3a90 	vmov	s15, r3
 8002724:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002728:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800274c <sensor_GetTemperature+0x34>
 800272c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002730:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002750 <sensor_GetTemperature+0x38>
 8002734:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002738:	eef0 7a66 	vmov.f32	s15, s13
}
 800273c:	eeb0 0a67 	vmov.f32	s0, s15
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr
 8002748:	20000260 	.word	0x20000260
 800274c:	43a50000 	.word	0x43a50000
 8002750:	457ff000 	.word	0x457ff000

08002754 <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002758:	4803      	ldr	r0, [pc, #12]	; (8002768 <timer_init+0x14>)
 800275a:	f003 fc79 	bl	8006050 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim1);
 800275e:	4803      	ldr	r0, [pc, #12]	; (800276c <timer_init+0x18>)
 8002760:	f003 fc0e 	bl	8005f80 <HAL_TIM_Base_Start>
}
 8002764:	bf00      	nop
 8002766:	bd80      	pop	{r7, pc}
 8002768:	20000354 	.word	0x20000354
 800276c:	2000030c 	.word	0x2000030c

08002770 <setTimer2>:

void timer_EnableDelayUs(){
	HAL_TIM_Base_Start(&htim1);
}

void setTimer2(uint16_t duration){
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 800277a:	4a08      	ldr	r2, [pc, #32]	; (800279c <setTimer2+0x2c>)
 800277c:	88fb      	ldrh	r3, [r7, #6]
 800277e:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 8002780:	4b06      	ldr	r3, [pc, #24]	; (800279c <setTimer2+0x2c>)
 8002782:	881a      	ldrh	r2, [r3, #0]
 8002784:	4b06      	ldr	r3, [pc, #24]	; (80027a0 <setTimer2+0x30>)
 8002786:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 8002788:	4b06      	ldr	r3, [pc, #24]	; (80027a4 <setTimer2+0x34>)
 800278a:	2200      	movs	r2, #0
 800278c:	801a      	strh	r2, [r3, #0]
}
 800278e:	bf00      	nop
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	200000a6 	.word	0x200000a6
 80027a0:	200000a4 	.word	0x200000a4
 80027a4:	200000a2 	.word	0x200000a2

080027a8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027b8:	d116      	bne.n	80027e8 <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 80027ba:	4b0d      	ldr	r3, [pc, #52]	; (80027f0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80027bc:	881b      	ldrh	r3, [r3, #0]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d010      	beq.n	80027e4 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 80027c2:	4b0b      	ldr	r3, [pc, #44]	; (80027f0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80027c4:	881b      	ldrh	r3, [r3, #0]
 80027c6:	3b01      	subs	r3, #1
 80027c8:	b29a      	uxth	r2, r3
 80027ca:	4b09      	ldr	r3, [pc, #36]	; (80027f0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80027cc:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 80027ce:	4b08      	ldr	r3, [pc, #32]	; (80027f0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80027d0:	881b      	ldrh	r3, [r3, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d106      	bne.n	80027e4 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 80027d6:	4b07      	ldr	r3, [pc, #28]	; (80027f4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80027d8:	2201      	movs	r2, #1
 80027da:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 80027dc:	4b06      	ldr	r3, [pc, #24]	; (80027f8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80027de:	881a      	ldrh	r2, [r3, #0]
 80027e0:	4b03      	ldr	r3, [pc, #12]	; (80027f0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80027e2:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 80027e4:	f7ff fd2a 	bl	800223c <led7_Scan>
	}
}
 80027e8:	bf00      	nop
 80027ea:	3708      	adds	r7, #8
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	200000a4 	.word	0x200000a4
 80027f4:	200000a2 	.word	0x200000a2
 80027f8:	200000a6 	.word	0x200000a6

080027fc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002800:	4b17      	ldr	r3, [pc, #92]	; (8002860 <MX_SPI1_Init+0x64>)
 8002802:	4a18      	ldr	r2, [pc, #96]	; (8002864 <MX_SPI1_Init+0x68>)
 8002804:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002806:	4b16      	ldr	r3, [pc, #88]	; (8002860 <MX_SPI1_Init+0x64>)
 8002808:	f44f 7282 	mov.w	r2, #260	; 0x104
 800280c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800280e:	4b14      	ldr	r3, [pc, #80]	; (8002860 <MX_SPI1_Init+0x64>)
 8002810:	2200      	movs	r2, #0
 8002812:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002814:	4b12      	ldr	r3, [pc, #72]	; (8002860 <MX_SPI1_Init+0x64>)
 8002816:	2200      	movs	r2, #0
 8002818:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800281a:	4b11      	ldr	r3, [pc, #68]	; (8002860 <MX_SPI1_Init+0x64>)
 800281c:	2200      	movs	r2, #0
 800281e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002820:	4b0f      	ldr	r3, [pc, #60]	; (8002860 <MX_SPI1_Init+0x64>)
 8002822:	2200      	movs	r2, #0
 8002824:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002826:	4b0e      	ldr	r3, [pc, #56]	; (8002860 <MX_SPI1_Init+0x64>)
 8002828:	f44f 7200 	mov.w	r2, #512	; 0x200
 800282c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800282e:	4b0c      	ldr	r3, [pc, #48]	; (8002860 <MX_SPI1_Init+0x64>)
 8002830:	2200      	movs	r2, #0
 8002832:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002834:	4b0a      	ldr	r3, [pc, #40]	; (8002860 <MX_SPI1_Init+0x64>)
 8002836:	2200      	movs	r2, #0
 8002838:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800283a:	4b09      	ldr	r3, [pc, #36]	; (8002860 <MX_SPI1_Init+0x64>)
 800283c:	2200      	movs	r2, #0
 800283e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002840:	4b07      	ldr	r3, [pc, #28]	; (8002860 <MX_SPI1_Init+0x64>)
 8002842:	2200      	movs	r2, #0
 8002844:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002846:	4b06      	ldr	r3, [pc, #24]	; (8002860 <MX_SPI1_Init+0x64>)
 8002848:	220a      	movs	r2, #10
 800284a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800284c:	4804      	ldr	r0, [pc, #16]	; (8002860 <MX_SPI1_Init+0x64>)
 800284e:	f002 fd5b 	bl	8005308 <HAL_SPI_Init>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002858:	f7ff fea4 	bl	80025a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800285c:	bf00      	nop
 800285e:	bd80      	pop	{r7, pc}
 8002860:	2000026c 	.word	0x2000026c
 8002864:	40013000 	.word	0x40013000

08002868 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b08a      	sub	sp, #40	; 0x28
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002870:	f107 0314 	add.w	r3, r7, #20
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]
 8002878:	605a      	str	r2, [r3, #4]
 800287a:	609a      	str	r2, [r3, #8]
 800287c:	60da      	str	r2, [r3, #12]
 800287e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a19      	ldr	r2, [pc, #100]	; (80028ec <HAL_SPI_MspInit+0x84>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d12b      	bne.n	80028e2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800288a:	2300      	movs	r3, #0
 800288c:	613b      	str	r3, [r7, #16]
 800288e:	4b18      	ldr	r3, [pc, #96]	; (80028f0 <HAL_SPI_MspInit+0x88>)
 8002890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002892:	4a17      	ldr	r2, [pc, #92]	; (80028f0 <HAL_SPI_MspInit+0x88>)
 8002894:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002898:	6453      	str	r3, [r2, #68]	; 0x44
 800289a:	4b15      	ldr	r3, [pc, #84]	; (80028f0 <HAL_SPI_MspInit+0x88>)
 800289c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800289e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028a2:	613b      	str	r3, [r7, #16]
 80028a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028a6:	2300      	movs	r3, #0
 80028a8:	60fb      	str	r3, [r7, #12]
 80028aa:	4b11      	ldr	r3, [pc, #68]	; (80028f0 <HAL_SPI_MspInit+0x88>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ae:	4a10      	ldr	r2, [pc, #64]	; (80028f0 <HAL_SPI_MspInit+0x88>)
 80028b0:	f043 0302 	orr.w	r3, r3, #2
 80028b4:	6313      	str	r3, [r2, #48]	; 0x30
 80028b6:	4b0e      	ldr	r3, [pc, #56]	; (80028f0 <HAL_SPI_MspInit+0x88>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	60fb      	str	r3, [r7, #12]
 80028c0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80028c2:	2338      	movs	r3, #56	; 0x38
 80028c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c6:	2302      	movs	r3, #2
 80028c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ca:	2300      	movs	r3, #0
 80028cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ce:	2303      	movs	r3, #3
 80028d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028d2:	2305      	movs	r3, #5
 80028d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028d6:	f107 0314 	add.w	r3, r7, #20
 80028da:	4619      	mov	r1, r3
 80028dc:	4805      	ldr	r0, [pc, #20]	; (80028f4 <HAL_SPI_MspInit+0x8c>)
 80028de:	f001 fd8b 	bl	80043f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80028e2:	bf00      	nop
 80028e4:	3728      	adds	r7, #40	; 0x28
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	40013000 	.word	0x40013000
 80028f0:	40023800 	.word	0x40023800
 80028f4:	40020400 	.word	0x40020400

080028f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028fe:	2300      	movs	r3, #0
 8002900:	607b      	str	r3, [r7, #4]
 8002902:	4b10      	ldr	r3, [pc, #64]	; (8002944 <HAL_MspInit+0x4c>)
 8002904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002906:	4a0f      	ldr	r2, [pc, #60]	; (8002944 <HAL_MspInit+0x4c>)
 8002908:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800290c:	6453      	str	r3, [r2, #68]	; 0x44
 800290e:	4b0d      	ldr	r3, [pc, #52]	; (8002944 <HAL_MspInit+0x4c>)
 8002910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002912:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002916:	607b      	str	r3, [r7, #4]
 8002918:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800291a:	2300      	movs	r3, #0
 800291c:	603b      	str	r3, [r7, #0]
 800291e:	4b09      	ldr	r3, [pc, #36]	; (8002944 <HAL_MspInit+0x4c>)
 8002920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002922:	4a08      	ldr	r2, [pc, #32]	; (8002944 <HAL_MspInit+0x4c>)
 8002924:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002928:	6413      	str	r3, [r2, #64]	; 0x40
 800292a:	4b06      	ldr	r3, [pc, #24]	; (8002944 <HAL_MspInit+0x4c>)
 800292c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002932:	603b      	str	r3, [r7, #0]
 8002934:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002936:	bf00      	nop
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	40023800 	.word	0x40023800

08002948 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800294c:	e7fe      	b.n	800294c <NMI_Handler+0x4>

0800294e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800294e:	b480      	push	{r7}
 8002950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002952:	e7fe      	b.n	8002952 <HardFault_Handler+0x4>

08002954 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002958:	e7fe      	b.n	8002958 <MemManage_Handler+0x4>

0800295a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800295a:	b480      	push	{r7}
 800295c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800295e:	e7fe      	b.n	800295e <BusFault_Handler+0x4>

08002960 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002964:	e7fe      	b.n	8002964 <UsageFault_Handler+0x4>

08002966 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002966:	b480      	push	{r7}
 8002968:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800296a:	bf00      	nop
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr

08002974 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002978:	bf00      	nop
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr

08002982 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002982:	b480      	push	{r7}
 8002984:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002986:	bf00      	nop
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002994:	f000 fbc6 	bl	8003124 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002998:	bf00      	nop
 800299a:	bd80      	pop	{r7, pc}

0800299c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80029a0:	4802      	ldr	r0, [pc, #8]	; (80029ac <TIM2_IRQHandler+0x10>)
 80029a2:	f003 fc1e 	bl	80061e2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80029a6:	bf00      	nop
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	20000354 	.word	0x20000354

080029b0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80029b4:	4802      	ldr	r0, [pc, #8]	; (80029c0 <USART1_IRQHandler+0x10>)
 80029b6:	f004 fb59 	bl	800706c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80029ba:	bf00      	nop
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	2000039c 	.word	0x2000039c

080029c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80029c8:	4802      	ldr	r0, [pc, #8]	; (80029d4 <USART2_IRQHandler+0x10>)
 80029ca:	f004 fb4f 	bl	800706c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80029ce:	bf00      	nop
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	200003e0 	.word	0x200003e0

080029d8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80029dc:	4802      	ldr	r0, [pc, #8]	; (80029e8 <DMA2_Stream0_IRQHandler+0x10>)
 80029de:	f001 faa1 	bl	8003f24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80029e2:	bf00      	nop
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	20000100 	.word	0x20000100

080029ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b086      	sub	sp, #24
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029f4:	4a14      	ldr	r2, [pc, #80]	; (8002a48 <_sbrk+0x5c>)
 80029f6:	4b15      	ldr	r3, [pc, #84]	; (8002a4c <_sbrk+0x60>)
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a00:	4b13      	ldr	r3, [pc, #76]	; (8002a50 <_sbrk+0x64>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d102      	bne.n	8002a0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a08:	4b11      	ldr	r3, [pc, #68]	; (8002a50 <_sbrk+0x64>)
 8002a0a:	4a12      	ldr	r2, [pc, #72]	; (8002a54 <_sbrk+0x68>)
 8002a0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a0e:	4b10      	ldr	r3, [pc, #64]	; (8002a50 <_sbrk+0x64>)
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4413      	add	r3, r2
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d207      	bcs.n	8002a2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a1c:	f005 faae 	bl	8007f7c <__errno>
 8002a20:	4603      	mov	r3, r0
 8002a22:	220c      	movs	r2, #12
 8002a24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a26:	f04f 33ff 	mov.w	r3, #4294967295
 8002a2a:	e009      	b.n	8002a40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a2c:	4b08      	ldr	r3, [pc, #32]	; (8002a50 <_sbrk+0x64>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a32:	4b07      	ldr	r3, [pc, #28]	; (8002a50 <_sbrk+0x64>)
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4413      	add	r3, r2
 8002a3a:	4a05      	ldr	r2, [pc, #20]	; (8002a50 <_sbrk+0x64>)
 8002a3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3718      	adds	r7, #24
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	20020000 	.word	0x20020000
 8002a4c:	00000400 	.word	0x00000400
 8002a50:	200000a8 	.word	0x200000a8
 8002a54:	20000438 	.word	0x20000438

08002a58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a5c:	4b06      	ldr	r3, [pc, #24]	; (8002a78 <SystemInit+0x20>)
 8002a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a62:	4a05      	ldr	r2, [pc, #20]	; (8002a78 <SystemInit+0x20>)
 8002a64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a6c:	bf00      	nop
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	e000ed00 	.word	0xe000ed00

08002a7c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a82:	f107 0308 	add.w	r3, r7, #8
 8002a86:	2200      	movs	r2, #0
 8002a88:	601a      	str	r2, [r3, #0]
 8002a8a:	605a      	str	r2, [r3, #4]
 8002a8c:	609a      	str	r2, [r3, #8]
 8002a8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a90:	463b      	mov	r3, r7
 8002a92:	2200      	movs	r2, #0
 8002a94:	601a      	str	r2, [r3, #0]
 8002a96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002a98:	4b1e      	ldr	r3, [pc, #120]	; (8002b14 <MX_TIM1_Init+0x98>)
 8002a9a:	4a1f      	ldr	r2, [pc, #124]	; (8002b18 <MX_TIM1_Init+0x9c>)
 8002a9c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8002a9e:	4b1d      	ldr	r3, [pc, #116]	; (8002b14 <MX_TIM1_Init+0x98>)
 8002aa0:	2253      	movs	r2, #83	; 0x53
 8002aa2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002aa4:	4b1b      	ldr	r3, [pc, #108]	; (8002b14 <MX_TIM1_Init+0x98>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002aaa:	4b1a      	ldr	r3, [pc, #104]	; (8002b14 <MX_TIM1_Init+0x98>)
 8002aac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ab0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ab2:	4b18      	ldr	r3, [pc, #96]	; (8002b14 <MX_TIM1_Init+0x98>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002ab8:	4b16      	ldr	r3, [pc, #88]	; (8002b14 <MX_TIM1_Init+0x98>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002abe:	4b15      	ldr	r3, [pc, #84]	; (8002b14 <MX_TIM1_Init+0x98>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002ac4:	4813      	ldr	r0, [pc, #76]	; (8002b14 <MX_TIM1_Init+0x98>)
 8002ac6:	f003 fa0b 	bl	8005ee0 <HAL_TIM_Base_Init>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d001      	beq.n	8002ad4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002ad0:	f7ff fd68 	bl	80025a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ad4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ad8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002ada:	f107 0308 	add.w	r3, r7, #8
 8002ade:	4619      	mov	r1, r3
 8002ae0:	480c      	ldr	r0, [pc, #48]	; (8002b14 <MX_TIM1_Init+0x98>)
 8002ae2:	f003 fd49 	bl	8006578 <HAL_TIM_ConfigClockSource>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002aec:	f7ff fd5a 	bl	80025a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002af0:	2300      	movs	r3, #0
 8002af2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002af4:	2300      	movs	r3, #0
 8002af6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002af8:	463b      	mov	r3, r7
 8002afa:	4619      	mov	r1, r3
 8002afc:	4805      	ldr	r0, [pc, #20]	; (8002b14 <MX_TIM1_Init+0x98>)
 8002afe:	f004 f915 	bl	8006d2c <HAL_TIMEx_MasterConfigSynchronization>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002b08:	f7ff fd4c 	bl	80025a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002b0c:	bf00      	nop
 8002b0e:	3718      	adds	r7, #24
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	2000030c 	.word	0x2000030c
 8002b18:	40010000 	.word	0x40010000

08002b1c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b086      	sub	sp, #24
 8002b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b22:	f107 0308 	add.w	r3, r7, #8
 8002b26:	2200      	movs	r2, #0
 8002b28:	601a      	str	r2, [r3, #0]
 8002b2a:	605a      	str	r2, [r3, #4]
 8002b2c:	609a      	str	r2, [r3, #8]
 8002b2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b30:	463b      	mov	r3, r7
 8002b32:	2200      	movs	r2, #0
 8002b34:	601a      	str	r2, [r3, #0]
 8002b36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002b38:	4b1d      	ldr	r3, [pc, #116]	; (8002bb0 <MX_TIM2_Init+0x94>)
 8002b3a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b3e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002b40:	4b1b      	ldr	r3, [pc, #108]	; (8002bb0 <MX_TIM2_Init+0x94>)
 8002b42:	f240 3247 	movw	r2, #839	; 0x347
 8002b46:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b48:	4b19      	ldr	r3, [pc, #100]	; (8002bb0 <MX_TIM2_Init+0x94>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002b4e:	4b18      	ldr	r3, [pc, #96]	; (8002bb0 <MX_TIM2_Init+0x94>)
 8002b50:	2263      	movs	r2, #99	; 0x63
 8002b52:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b54:	4b16      	ldr	r3, [pc, #88]	; (8002bb0 <MX_TIM2_Init+0x94>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b5a:	4b15      	ldr	r3, [pc, #84]	; (8002bb0 <MX_TIM2_Init+0x94>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002b60:	4813      	ldr	r0, [pc, #76]	; (8002bb0 <MX_TIM2_Init+0x94>)
 8002b62:	f003 f9bd 	bl	8005ee0 <HAL_TIM_Base_Init>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002b6c:	f7ff fd1a 	bl	80025a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b74:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002b76:	f107 0308 	add.w	r3, r7, #8
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	480c      	ldr	r0, [pc, #48]	; (8002bb0 <MX_TIM2_Init+0x94>)
 8002b7e:	f003 fcfb 	bl	8006578 <HAL_TIM_ConfigClockSource>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002b88:	f7ff fd0c 	bl	80025a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b90:	2300      	movs	r3, #0
 8002b92:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b94:	463b      	mov	r3, r7
 8002b96:	4619      	mov	r1, r3
 8002b98:	4805      	ldr	r0, [pc, #20]	; (8002bb0 <MX_TIM2_Init+0x94>)
 8002b9a:	f004 f8c7 	bl	8006d2c <HAL_TIMEx_MasterConfigSynchronization>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002ba4:	f7ff fcfe 	bl	80025a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002ba8:	bf00      	nop
 8002baa:	3718      	adds	r7, #24
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	20000354 	.word	0x20000354

08002bb4 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b088      	sub	sp, #32
 8002bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002bba:	1d3b      	adds	r3, r7, #4
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	601a      	str	r2, [r3, #0]
 8002bc0:	605a      	str	r2, [r3, #4]
 8002bc2:	609a      	str	r2, [r3, #8]
 8002bc4:	60da      	str	r2, [r3, #12]
 8002bc6:	611a      	str	r2, [r3, #16]
 8002bc8:	615a      	str	r2, [r3, #20]
 8002bca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002bcc:	4b1e      	ldr	r3, [pc, #120]	; (8002c48 <MX_TIM13_Init+0x94>)
 8002bce:	4a1f      	ldr	r2, [pc, #124]	; (8002c4c <MX_TIM13_Init+0x98>)
 8002bd0:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8002bd2:	4b1d      	ldr	r3, [pc, #116]	; (8002c48 <MX_TIM13_Init+0x94>)
 8002bd4:	f240 3247 	movw	r2, #839	; 0x347
 8002bd8:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bda:	4b1b      	ldr	r3, [pc, #108]	; (8002c48 <MX_TIM13_Init+0x94>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8002be0:	4b19      	ldr	r3, [pc, #100]	; (8002c48 <MX_TIM13_Init+0x94>)
 8002be2:	2263      	movs	r2, #99	; 0x63
 8002be4:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002be6:	4b18      	ldr	r3, [pc, #96]	; (8002c48 <MX_TIM13_Init+0x94>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bec:	4b16      	ldr	r3, [pc, #88]	; (8002c48 <MX_TIM13_Init+0x94>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002bf2:	4815      	ldr	r0, [pc, #84]	; (8002c48 <MX_TIM13_Init+0x94>)
 8002bf4:	f003 f974 	bl	8005ee0 <HAL_TIM_Base_Init>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8002bfe:	f7ff fcd1 	bl	80025a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8002c02:	4811      	ldr	r0, [pc, #68]	; (8002c48 <MX_TIM13_Init+0x94>)
 8002c04:	f003 fa94 	bl	8006130 <HAL_TIM_PWM_Init>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8002c0e:	f7ff fcc9 	bl	80025a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c12:	2360      	movs	r3, #96	; 0x60
 8002c14:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002c16:	2300      	movs	r3, #0
 8002c18:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c22:	1d3b      	adds	r3, r7, #4
 8002c24:	2200      	movs	r2, #0
 8002c26:	4619      	mov	r1, r3
 8002c28:	4807      	ldr	r0, [pc, #28]	; (8002c48 <MX_TIM13_Init+0x94>)
 8002c2a:	f003 fbe3 	bl	80063f4 <HAL_TIM_PWM_ConfigChannel>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d001      	beq.n	8002c38 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8002c34:	f7ff fcb6 	bl	80025a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8002c38:	4803      	ldr	r0, [pc, #12]	; (8002c48 <MX_TIM13_Init+0x94>)
 8002c3a:	f000 f85b 	bl	8002cf4 <HAL_TIM_MspPostInit>

}
 8002c3e:	bf00      	nop
 8002c40:	3720      	adds	r7, #32
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	200002c4 	.word	0x200002c4
 8002c4c:	40001c00 	.word	0x40001c00

08002c50 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b086      	sub	sp, #24
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a22      	ldr	r2, [pc, #136]	; (8002ce8 <HAL_TIM_Base_MspInit+0x98>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d10e      	bne.n	8002c80 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c62:	2300      	movs	r3, #0
 8002c64:	617b      	str	r3, [r7, #20]
 8002c66:	4b21      	ldr	r3, [pc, #132]	; (8002cec <HAL_TIM_Base_MspInit+0x9c>)
 8002c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6a:	4a20      	ldr	r2, [pc, #128]	; (8002cec <HAL_TIM_Base_MspInit+0x9c>)
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	6453      	str	r3, [r2, #68]	; 0x44
 8002c72:	4b1e      	ldr	r3, [pc, #120]	; (8002cec <HAL_TIM_Base_MspInit+0x9c>)
 8002c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	617b      	str	r3, [r7, #20]
 8002c7c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8002c7e:	e02e      	b.n	8002cde <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM2)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c88:	d116      	bne.n	8002cb8 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	613b      	str	r3, [r7, #16]
 8002c8e:	4b17      	ldr	r3, [pc, #92]	; (8002cec <HAL_TIM_Base_MspInit+0x9c>)
 8002c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c92:	4a16      	ldr	r2, [pc, #88]	; (8002cec <HAL_TIM_Base_MspInit+0x9c>)
 8002c94:	f043 0301 	orr.w	r3, r3, #1
 8002c98:	6413      	str	r3, [r2, #64]	; 0x40
 8002c9a:	4b14      	ldr	r3, [pc, #80]	; (8002cec <HAL_TIM_Base_MspInit+0x9c>)
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	613b      	str	r3, [r7, #16]
 8002ca4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	2100      	movs	r1, #0
 8002caa:	201c      	movs	r0, #28
 8002cac:	f000 ff6b 	bl	8003b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002cb0:	201c      	movs	r0, #28
 8002cb2:	f000 ff84 	bl	8003bbe <HAL_NVIC_EnableIRQ>
}
 8002cb6:	e012      	b.n	8002cde <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM13)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a0c      	ldr	r2, [pc, #48]	; (8002cf0 <HAL_TIM_Base_MspInit+0xa0>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d10d      	bne.n	8002cde <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	60fb      	str	r3, [r7, #12]
 8002cc6:	4b09      	ldr	r3, [pc, #36]	; (8002cec <HAL_TIM_Base_MspInit+0x9c>)
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	4a08      	ldr	r2, [pc, #32]	; (8002cec <HAL_TIM_Base_MspInit+0x9c>)
 8002ccc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cd0:	6413      	str	r3, [r2, #64]	; 0x40
 8002cd2:	4b06      	ldr	r3, [pc, #24]	; (8002cec <HAL_TIM_Base_MspInit+0x9c>)
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cda:	60fb      	str	r3, [r7, #12]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
}
 8002cde:	bf00      	nop
 8002ce0:	3718      	adds	r7, #24
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40010000 	.word	0x40010000
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	40001c00 	.word	0x40001c00

08002cf4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b088      	sub	sp, #32
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cfc:	f107 030c 	add.w	r3, r7, #12
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]
 8002d04:	605a      	str	r2, [r3, #4]
 8002d06:	609a      	str	r2, [r3, #8]
 8002d08:	60da      	str	r2, [r3, #12]
 8002d0a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a12      	ldr	r2, [pc, #72]	; (8002d5c <HAL_TIM_MspPostInit+0x68>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d11e      	bne.n	8002d54 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d16:	2300      	movs	r3, #0
 8002d18:	60bb      	str	r3, [r7, #8]
 8002d1a:	4b11      	ldr	r3, [pc, #68]	; (8002d60 <HAL_TIM_MspPostInit+0x6c>)
 8002d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1e:	4a10      	ldr	r2, [pc, #64]	; (8002d60 <HAL_TIM_MspPostInit+0x6c>)
 8002d20:	f043 0320 	orr.w	r3, r3, #32
 8002d24:	6313      	str	r3, [r2, #48]	; 0x30
 8002d26:	4b0e      	ldr	r3, [pc, #56]	; (8002d60 <HAL_TIM_MspPostInit+0x6c>)
 8002d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2a:	f003 0320 	and.w	r3, r3, #32
 8002d2e:	60bb      	str	r3, [r7, #8]
 8002d30:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002d32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d36:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d38:	2302      	movs	r3, #2
 8002d3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d40:	2300      	movs	r3, #0
 8002d42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8002d44:	2309      	movs	r3, #9
 8002d46:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002d48:	f107 030c 	add.w	r3, r7, #12
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	4805      	ldr	r0, [pc, #20]	; (8002d64 <HAL_TIM_MspPostInit+0x70>)
 8002d50:	f001 fb52 	bl	80043f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8002d54:	bf00      	nop
 8002d56:	3720      	adds	r7, #32
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	40001c00 	.word	0x40001c00
 8002d60:	40023800 	.word	0x40023800
 8002d64:	40021400 	.word	0x40021400

08002d68 <uart_init_esp>:
    uart_Rs232SendString(".");
    sprintf((void*)msg,"%ld",num%100);
    uart_Rs232SendString(msg);
}

void uart_init_esp(){
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &receive_buffer2, 1);
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	4906      	ldr	r1, [pc, #24]	; (8002d88 <uart_init_esp+0x20>)
 8002d70:	4806      	ldr	r0, [pc, #24]	; (8002d8c <uart_init_esp+0x24>)
 8002d72:	f004 f94a 	bl	800700a <HAL_UART_Receive_IT>
	HAL_GPIO_WritePin(ESP12_PWR_GPIO_Port, ESP12_PWR_Pin, 1);
 8002d76:	2201      	movs	r2, #1
 8002d78:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002d7c:	4804      	ldr	r0, [pc, #16]	; (8002d90 <uart_init_esp+0x28>)
 8002d7e:	f001 fcd7 	bl	8004730 <HAL_GPIO_WritePin>
}
 8002d82:	bf00      	nop
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	200000ad 	.word	0x200000ad
 8002d8c:	200003e0 	.word	0x200003e0
 8002d90:	40021400 	.word	0x40021400

08002d94 <uart_EspSendBytes>:

void uart_EspSendBytes(uint8_t* bytes, uint16_t size){
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, bytes, size, 10);
 8002da0:	887a      	ldrh	r2, [r7, #2]
 8002da2:	230a      	movs	r3, #10
 8002da4:	6879      	ldr	r1, [r7, #4]
 8002da6:	4803      	ldr	r0, [pc, #12]	; (8002db4 <uart_EspSendBytes+0x20>)
 8002da8:	f004 f89d 	bl	8006ee6 <HAL_UART_Transmit>
}
 8002dac:	bf00      	nop
 8002dae:	3708      	adds	r7, #8
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	200003e0 	.word	0x200003e0

08002db8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a19      	ldr	r2, [pc, #100]	; (8002e2c <HAL_UART_RxCpltCallback+0x74>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d10a      	bne.n	8002de0 <HAL_UART_RxCpltCallback+0x28>
		// rs232 isr
		// can be modified
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 8002dca:	230a      	movs	r3, #10
 8002dcc:	2201      	movs	r2, #1
 8002dce:	4918      	ldr	r1, [pc, #96]	; (8002e30 <HAL_UART_RxCpltCallback+0x78>)
 8002dd0:	4818      	ldr	r0, [pc, #96]	; (8002e34 <HAL_UART_RxCpltCallback+0x7c>)
 8002dd2:	f004 f888 	bl	8006ee6 <HAL_UART_Transmit>

		// turn on the receive interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	4915      	ldr	r1, [pc, #84]	; (8002e30 <HAL_UART_RxCpltCallback+0x78>)
 8002dda:	4816      	ldr	r0, [pc, #88]	; (8002e34 <HAL_UART_RxCpltCallback+0x7c>)
 8002ddc:	f004 f915 	bl	800700a <HAL_UART_Receive_IT>
	}

	if(huart->Instance == USART2){
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a14      	ldr	r2, [pc, #80]	; (8002e38 <HAL_UART_RxCpltCallback+0x80>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d11b      	bne.n	8002e22 <HAL_UART_RxCpltCallback+0x6a>
		if(receive_buffer2 == 'O') check_esp = 1;
 8002dea:	4b14      	ldr	r3, [pc, #80]	; (8002e3c <HAL_UART_RxCpltCallback+0x84>)
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	2b4f      	cmp	r3, #79	; 0x4f
 8002df0:	d103      	bne.n	8002dfa <HAL_UART_RxCpltCallback+0x42>
 8002df2:	4b13      	ldr	r3, [pc, #76]	; (8002e40 <HAL_UART_RxCpltCallback+0x88>)
 8002df4:	2201      	movs	r2, #1
 8002df6:	701a      	strb	r2, [r3, #0]
 8002df8:	e00e      	b.n	8002e18 <HAL_UART_RxCpltCallback+0x60>
		else if(receive_buffer2 == 'a') light_status = 0;
 8002dfa:	4b10      	ldr	r3, [pc, #64]	; (8002e3c <HAL_UART_RxCpltCallback+0x84>)
 8002dfc:	781b      	ldrb	r3, [r3, #0]
 8002dfe:	2b61      	cmp	r3, #97	; 0x61
 8002e00:	d103      	bne.n	8002e0a <HAL_UART_RxCpltCallback+0x52>
 8002e02:	4b10      	ldr	r3, [pc, #64]	; (8002e44 <HAL_UART_RxCpltCallback+0x8c>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	701a      	strb	r2, [r3, #0]
 8002e08:	e006      	b.n	8002e18 <HAL_UART_RxCpltCallback+0x60>
		else if(receive_buffer2 == 'A') light_status = 1;
 8002e0a:	4b0c      	ldr	r3, [pc, #48]	; (8002e3c <HAL_UART_RxCpltCallback+0x84>)
 8002e0c:	781b      	ldrb	r3, [r3, #0]
 8002e0e:	2b41      	cmp	r3, #65	; 0x41
 8002e10:	d102      	bne.n	8002e18 <HAL_UART_RxCpltCallback+0x60>
 8002e12:	4b0c      	ldr	r3, [pc, #48]	; (8002e44 <HAL_UART_RxCpltCallback+0x8c>)
 8002e14:	2201      	movs	r2, #1
 8002e16:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &receive_buffer2, 1);
 8002e18:	2201      	movs	r2, #1
 8002e1a:	4908      	ldr	r1, [pc, #32]	; (8002e3c <HAL_UART_RxCpltCallback+0x84>)
 8002e1c:	480a      	ldr	r0, [pc, #40]	; (8002e48 <HAL_UART_RxCpltCallback+0x90>)
 8002e1e:	f004 f8f4 	bl	800700a <HAL_UART_Receive_IT>
	}
}
 8002e22:	bf00      	nop
 8002e24:	3708      	adds	r7, #8
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	40011000 	.word	0x40011000
 8002e30:	200000ac 	.word	0x200000ac
 8002e34:	2000039c 	.word	0x2000039c
 8002e38:	40004400 	.word	0x40004400
 8002e3c:	200000ad 	.word	0x200000ad
 8002e40:	200000ae 	.word	0x200000ae
 8002e44:	200000a0 	.word	0x200000a0
 8002e48:	200003e0 	.word	0x200003e0

08002e4c <uart_EspCheck>:

uint8_t uart_EspCheck(){
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
	if(check_esp == 1) return 1;
 8002e50:	4b05      	ldr	r3, [pc, #20]	; (8002e68 <uart_EspCheck+0x1c>)
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d101      	bne.n	8002e5c <uart_EspCheck+0x10>
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e000      	b.n	8002e5e <uart_EspCheck+0x12>
	return 0;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	200000ae 	.word	0x200000ae

08002e6c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002e70:	4b11      	ldr	r3, [pc, #68]	; (8002eb8 <MX_USART1_UART_Init+0x4c>)
 8002e72:	4a12      	ldr	r2, [pc, #72]	; (8002ebc <MX_USART1_UART_Init+0x50>)
 8002e74:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002e76:	4b10      	ldr	r3, [pc, #64]	; (8002eb8 <MX_USART1_UART_Init+0x4c>)
 8002e78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002e7c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e7e:	4b0e      	ldr	r3, [pc, #56]	; (8002eb8 <MX_USART1_UART_Init+0x4c>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002e84:	4b0c      	ldr	r3, [pc, #48]	; (8002eb8 <MX_USART1_UART_Init+0x4c>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002e8a:	4b0b      	ldr	r3, [pc, #44]	; (8002eb8 <MX_USART1_UART_Init+0x4c>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002e90:	4b09      	ldr	r3, [pc, #36]	; (8002eb8 <MX_USART1_UART_Init+0x4c>)
 8002e92:	220c      	movs	r2, #12
 8002e94:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e96:	4b08      	ldr	r3, [pc, #32]	; (8002eb8 <MX_USART1_UART_Init+0x4c>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e9c:	4b06      	ldr	r3, [pc, #24]	; (8002eb8 <MX_USART1_UART_Init+0x4c>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ea2:	4805      	ldr	r0, [pc, #20]	; (8002eb8 <MX_USART1_UART_Init+0x4c>)
 8002ea4:	f003 ffd2 	bl	8006e4c <HAL_UART_Init>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002eae:	f7ff fb79 	bl	80025a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002eb2:	bf00      	nop
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	2000039c 	.word	0x2000039c
 8002ebc:	40011000 	.word	0x40011000

08002ec0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002ec4:	4b11      	ldr	r3, [pc, #68]	; (8002f0c <MX_USART2_UART_Init+0x4c>)
 8002ec6:	4a12      	ldr	r2, [pc, #72]	; (8002f10 <MX_USART2_UART_Init+0x50>)
 8002ec8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002eca:	4b10      	ldr	r3, [pc, #64]	; (8002f0c <MX_USART2_UART_Init+0x4c>)
 8002ecc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002ed0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ed2:	4b0e      	ldr	r3, [pc, #56]	; (8002f0c <MX_USART2_UART_Init+0x4c>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ed8:	4b0c      	ldr	r3, [pc, #48]	; (8002f0c <MX_USART2_UART_Init+0x4c>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ede:	4b0b      	ldr	r3, [pc, #44]	; (8002f0c <MX_USART2_UART_Init+0x4c>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ee4:	4b09      	ldr	r3, [pc, #36]	; (8002f0c <MX_USART2_UART_Init+0x4c>)
 8002ee6:	220c      	movs	r2, #12
 8002ee8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002eea:	4b08      	ldr	r3, [pc, #32]	; (8002f0c <MX_USART2_UART_Init+0x4c>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ef0:	4b06      	ldr	r3, [pc, #24]	; (8002f0c <MX_USART2_UART_Init+0x4c>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002ef6:	4805      	ldr	r0, [pc, #20]	; (8002f0c <MX_USART2_UART_Init+0x4c>)
 8002ef8:	f003 ffa8 	bl	8006e4c <HAL_UART_Init>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002f02:	f7ff fb4f 	bl	80025a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002f06:	bf00      	nop
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	200003e0 	.word	0x200003e0
 8002f10:	40004400 	.word	0x40004400

08002f14 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b08c      	sub	sp, #48	; 0x30
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f1c:	f107 031c 	add.w	r3, r7, #28
 8002f20:	2200      	movs	r2, #0
 8002f22:	601a      	str	r2, [r3, #0]
 8002f24:	605a      	str	r2, [r3, #4]
 8002f26:	609a      	str	r2, [r3, #8]
 8002f28:	60da      	str	r2, [r3, #12]
 8002f2a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a3a      	ldr	r2, [pc, #232]	; (800301c <HAL_UART_MspInit+0x108>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d135      	bne.n	8002fa2 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f36:	2300      	movs	r3, #0
 8002f38:	61bb      	str	r3, [r7, #24]
 8002f3a:	4b39      	ldr	r3, [pc, #228]	; (8003020 <HAL_UART_MspInit+0x10c>)
 8002f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f3e:	4a38      	ldr	r2, [pc, #224]	; (8003020 <HAL_UART_MspInit+0x10c>)
 8002f40:	f043 0310 	orr.w	r3, r3, #16
 8002f44:	6453      	str	r3, [r2, #68]	; 0x44
 8002f46:	4b36      	ldr	r3, [pc, #216]	; (8003020 <HAL_UART_MspInit+0x10c>)
 8002f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f4a:	f003 0310 	and.w	r3, r3, #16
 8002f4e:	61bb      	str	r3, [r7, #24]
 8002f50:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f52:	2300      	movs	r3, #0
 8002f54:	617b      	str	r3, [r7, #20]
 8002f56:	4b32      	ldr	r3, [pc, #200]	; (8003020 <HAL_UART_MspInit+0x10c>)
 8002f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5a:	4a31      	ldr	r2, [pc, #196]	; (8003020 <HAL_UART_MspInit+0x10c>)
 8002f5c:	f043 0301 	orr.w	r3, r3, #1
 8002f60:	6313      	str	r3, [r2, #48]	; 0x30
 8002f62:	4b2f      	ldr	r3, [pc, #188]	; (8003020 <HAL_UART_MspInit+0x10c>)
 8002f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f66:	f003 0301 	and.w	r3, r3, #1
 8002f6a:	617b      	str	r3, [r7, #20]
 8002f6c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002f6e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002f72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f74:	2302      	movs	r3, #2
 8002f76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002f80:	2307      	movs	r3, #7
 8002f82:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f84:	f107 031c 	add.w	r3, r7, #28
 8002f88:	4619      	mov	r1, r3
 8002f8a:	4826      	ldr	r0, [pc, #152]	; (8003024 <HAL_UART_MspInit+0x110>)
 8002f8c:	f001 fa34 	bl	80043f8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002f90:	2200      	movs	r2, #0
 8002f92:	2100      	movs	r1, #0
 8002f94:	2025      	movs	r0, #37	; 0x25
 8002f96:	f000 fdf6 	bl	8003b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002f9a:	2025      	movs	r0, #37	; 0x25
 8002f9c:	f000 fe0f 	bl	8003bbe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002fa0:	e038      	b.n	8003014 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART2)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a20      	ldr	r2, [pc, #128]	; (8003028 <HAL_UART_MspInit+0x114>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d133      	bne.n	8003014 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002fac:	2300      	movs	r3, #0
 8002fae:	613b      	str	r3, [r7, #16]
 8002fb0:	4b1b      	ldr	r3, [pc, #108]	; (8003020 <HAL_UART_MspInit+0x10c>)
 8002fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb4:	4a1a      	ldr	r2, [pc, #104]	; (8003020 <HAL_UART_MspInit+0x10c>)
 8002fb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fba:	6413      	str	r3, [r2, #64]	; 0x40
 8002fbc:	4b18      	ldr	r3, [pc, #96]	; (8003020 <HAL_UART_MspInit+0x10c>)
 8002fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc4:	613b      	str	r3, [r7, #16]
 8002fc6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fc8:	2300      	movs	r3, #0
 8002fca:	60fb      	str	r3, [r7, #12]
 8002fcc:	4b14      	ldr	r3, [pc, #80]	; (8003020 <HAL_UART_MspInit+0x10c>)
 8002fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd0:	4a13      	ldr	r2, [pc, #76]	; (8003020 <HAL_UART_MspInit+0x10c>)
 8002fd2:	f043 0301 	orr.w	r3, r3, #1
 8002fd6:	6313      	str	r3, [r2, #48]	; 0x30
 8002fd8:	4b11      	ldr	r3, [pc, #68]	; (8003020 <HAL_UART_MspInit+0x10c>)
 8002fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fdc:	f003 0301 	and.w	r3, r3, #1
 8002fe0:	60fb      	str	r3, [r7, #12]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002fe4:	230c      	movs	r3, #12
 8002fe6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe8:	2302      	movs	r3, #2
 8002fea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fec:	2300      	movs	r3, #0
 8002fee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ff4:	2307      	movs	r3, #7
 8002ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ff8:	f107 031c 	add.w	r3, r7, #28
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	4809      	ldr	r0, [pc, #36]	; (8003024 <HAL_UART_MspInit+0x110>)
 8003000:	f001 f9fa 	bl	80043f8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003004:	2200      	movs	r2, #0
 8003006:	2100      	movs	r1, #0
 8003008:	2026      	movs	r0, #38	; 0x26
 800300a:	f000 fdbc 	bl	8003b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800300e:	2026      	movs	r0, #38	; 0x26
 8003010:	f000 fdd5 	bl	8003bbe <HAL_NVIC_EnableIRQ>
}
 8003014:	bf00      	nop
 8003016:	3730      	adds	r7, #48	; 0x30
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	40011000 	.word	0x40011000
 8003020:	40023800 	.word	0x40023800
 8003024:	40020000 	.word	0x40020000
 8003028:	40004400 	.word	0x40004400

0800302c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800302c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003064 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003030:	480d      	ldr	r0, [pc, #52]	; (8003068 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003032:	490e      	ldr	r1, [pc, #56]	; (800306c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003034:	4a0e      	ldr	r2, [pc, #56]	; (8003070 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003036:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003038:	e002      	b.n	8003040 <LoopCopyDataInit>

0800303a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800303a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800303c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800303e:	3304      	adds	r3, #4

08003040 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003040:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003042:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003044:	d3f9      	bcc.n	800303a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003046:	4a0b      	ldr	r2, [pc, #44]	; (8003074 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003048:	4c0b      	ldr	r4, [pc, #44]	; (8003078 <LoopFillZerobss+0x26>)
  movs r3, #0
 800304a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800304c:	e001      	b.n	8003052 <LoopFillZerobss>

0800304e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800304e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003050:	3204      	adds	r2, #4

08003052 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003052:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003054:	d3fb      	bcc.n	800304e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003056:	f7ff fcff 	bl	8002a58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800305a:	f004 ff95 	bl	8007f88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800305e:	f7ff f9d1 	bl	8002404 <main>
  bx  lr    
 8003062:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003064:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003068:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800306c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8003070:	0800b8f4 	.word	0x0800b8f4
  ldr r2, =_sbss
 8003074:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8003078:	20000438 	.word	0x20000438

0800307c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800307c:	e7fe      	b.n	800307c <ADC_IRQHandler>
	...

08003080 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003084:	4b0e      	ldr	r3, [pc, #56]	; (80030c0 <HAL_Init+0x40>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a0d      	ldr	r2, [pc, #52]	; (80030c0 <HAL_Init+0x40>)
 800308a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800308e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003090:	4b0b      	ldr	r3, [pc, #44]	; (80030c0 <HAL_Init+0x40>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a0a      	ldr	r2, [pc, #40]	; (80030c0 <HAL_Init+0x40>)
 8003096:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800309a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800309c:	4b08      	ldr	r3, [pc, #32]	; (80030c0 <HAL_Init+0x40>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a07      	ldr	r2, [pc, #28]	; (80030c0 <HAL_Init+0x40>)
 80030a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030a8:	2003      	movs	r0, #3
 80030aa:	f000 fd61 	bl	8003b70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030ae:	200f      	movs	r0, #15
 80030b0:	f000 f808 	bl	80030c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030b4:	f7ff fc20 	bl	80028f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	40023c00 	.word	0x40023c00

080030c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030cc:	4b12      	ldr	r3, [pc, #72]	; (8003118 <HAL_InitTick+0x54>)
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	4b12      	ldr	r3, [pc, #72]	; (800311c <HAL_InitTick+0x58>)
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	4619      	mov	r1, r3
 80030d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030da:	fbb3 f3f1 	udiv	r3, r3, r1
 80030de:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e2:	4618      	mov	r0, r3
 80030e4:	f000 fd79 	bl	8003bda <HAL_SYSTICK_Config>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e00e      	b.n	8003110 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2b0f      	cmp	r3, #15
 80030f6:	d80a      	bhi.n	800310e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030f8:	2200      	movs	r2, #0
 80030fa:	6879      	ldr	r1, [r7, #4]
 80030fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003100:	f000 fd41 	bl	8003b86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003104:	4a06      	ldr	r2, [pc, #24]	; (8003120 <HAL_InitTick+0x5c>)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800310a:	2300      	movs	r3, #0
 800310c:	e000      	b.n	8003110 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
}
 8003110:	4618      	mov	r0, r3
 8003112:	3708      	adds	r7, #8
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	20000008 	.word	0x20000008
 800311c:	20000010 	.word	0x20000010
 8003120:	2000000c 	.word	0x2000000c

08003124 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003128:	4b06      	ldr	r3, [pc, #24]	; (8003144 <HAL_IncTick+0x20>)
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	461a      	mov	r2, r3
 800312e:	4b06      	ldr	r3, [pc, #24]	; (8003148 <HAL_IncTick+0x24>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4413      	add	r3, r2
 8003134:	4a04      	ldr	r2, [pc, #16]	; (8003148 <HAL_IncTick+0x24>)
 8003136:	6013      	str	r3, [r2, #0]
}
 8003138:	bf00      	nop
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	20000010 	.word	0x20000010
 8003148:	20000424 	.word	0x20000424

0800314c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  return uwTick;
 8003150:	4b03      	ldr	r3, [pc, #12]	; (8003160 <HAL_GetTick+0x14>)
 8003152:	681b      	ldr	r3, [r3, #0]
}
 8003154:	4618      	mov	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	20000424 	.word	0x20000424

08003164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800316c:	f7ff ffee 	bl	800314c <HAL_GetTick>
 8003170:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800317c:	d005      	beq.n	800318a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800317e:	4b0a      	ldr	r3, [pc, #40]	; (80031a8 <HAL_Delay+0x44>)
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	461a      	mov	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	4413      	add	r3, r2
 8003188:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800318a:	bf00      	nop
 800318c:	f7ff ffde 	bl	800314c <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	429a      	cmp	r2, r3
 800319a:	d8f7      	bhi.n	800318c <HAL_Delay+0x28>
  {
  }
}
 800319c:	bf00      	nop
 800319e:	bf00      	nop
 80031a0:	3710      	adds	r7, #16
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	20000010 	.word	0x20000010

080031ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b084      	sub	sp, #16
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031b4:	2300      	movs	r3, #0
 80031b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d101      	bne.n	80031c2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e033      	b.n	800322a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d109      	bne.n	80031de <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f7fd fe7c 	bl	8000ec8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e2:	f003 0310 	and.w	r3, r3, #16
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d118      	bne.n	800321c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80031f2:	f023 0302 	bic.w	r3, r3, #2
 80031f6:	f043 0202 	orr.w	r2, r3, #2
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f000 fa68 	bl	80036d4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320e:	f023 0303 	bic.w	r3, r3, #3
 8003212:	f043 0201 	orr.w	r2, r3, #1
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	641a      	str	r2, [r3, #64]	; 0x40
 800321a:	e001      	b.n	8003220 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003228:	7bfb      	ldrb	r3, [r7, #15]
}
 800322a:	4618      	mov	r0, r3
 800322c:	3710      	adds	r7, #16
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
	...

08003234 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b086      	sub	sp, #24
 8003238:	af00      	add	r7, sp, #0
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	60b9      	str	r1, [r7, #8]
 800323e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003240:	2300      	movs	r3, #0
 8003242:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800324a:	2b01      	cmp	r3, #1
 800324c:	d101      	bne.n	8003252 <HAL_ADC_Start_DMA+0x1e>
 800324e:	2302      	movs	r3, #2
 8003250:	e0e9      	b.n	8003426 <HAL_ADC_Start_DMA+0x1f2>
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b01      	cmp	r3, #1
 8003266:	d018      	beq.n	800329a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	689a      	ldr	r2, [r3, #8]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f042 0201 	orr.w	r2, r2, #1
 8003276:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003278:	4b6d      	ldr	r3, [pc, #436]	; (8003430 <HAL_ADC_Start_DMA+0x1fc>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a6d      	ldr	r2, [pc, #436]	; (8003434 <HAL_ADC_Start_DMA+0x200>)
 800327e:	fba2 2303 	umull	r2, r3, r2, r3
 8003282:	0c9a      	lsrs	r2, r3, #18
 8003284:	4613      	mov	r3, r2
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	4413      	add	r3, r2
 800328a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800328c:	e002      	b.n	8003294 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	3b01      	subs	r3, #1
 8003292:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d1f9      	bne.n	800328e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032a8:	d107      	bne.n	80032ba <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	689a      	ldr	r2, [r3, #8]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80032b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f003 0301 	and.w	r3, r3, #1
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	f040 80a1 	bne.w	800340c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ce:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80032d2:	f023 0301 	bic.w	r3, r3, #1
 80032d6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d007      	beq.n	80032fc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80032f4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003300:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003304:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003308:	d106      	bne.n	8003318 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800330e:	f023 0206 	bic.w	r2, r3, #6
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	645a      	str	r2, [r3, #68]	; 0x44
 8003316:	e002      	b.n	800331e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2200      	movs	r2, #0
 8003322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003326:	4b44      	ldr	r3, [pc, #272]	; (8003438 <HAL_ADC_Start_DMA+0x204>)
 8003328:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800332e:	4a43      	ldr	r2, [pc, #268]	; (800343c <HAL_ADC_Start_DMA+0x208>)
 8003330:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003336:	4a42      	ldr	r2, [pc, #264]	; (8003440 <HAL_ADC_Start_DMA+0x20c>)
 8003338:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800333e:	4a41      	ldr	r2, [pc, #260]	; (8003444 <HAL_ADC_Start_DMA+0x210>)
 8003340:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800334a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	685a      	ldr	r2, [r3, #4]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800335a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	689a      	ldr	r2, [r3, #8]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800336a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	334c      	adds	r3, #76	; 0x4c
 8003376:	4619      	mov	r1, r3
 8003378:	68ba      	ldr	r2, [r7, #8]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f000 fce8 	bl	8003d50 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f003 031f 	and.w	r3, r3, #31
 8003388:	2b00      	cmp	r3, #0
 800338a:	d12a      	bne.n	80033e2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a2d      	ldr	r2, [pc, #180]	; (8003448 <HAL_ADC_Start_DMA+0x214>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d015      	beq.n	80033c2 <HAL_ADC_Start_DMA+0x18e>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a2c      	ldr	r2, [pc, #176]	; (800344c <HAL_ADC_Start_DMA+0x218>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d105      	bne.n	80033ac <HAL_ADC_Start_DMA+0x178>
 80033a0:	4b25      	ldr	r3, [pc, #148]	; (8003438 <HAL_ADC_Start_DMA+0x204>)
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f003 031f 	and.w	r3, r3, #31
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00a      	beq.n	80033c2 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a27      	ldr	r2, [pc, #156]	; (8003450 <HAL_ADC_Start_DMA+0x21c>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d136      	bne.n	8003424 <HAL_ADC_Start_DMA+0x1f0>
 80033b6:	4b20      	ldr	r3, [pc, #128]	; (8003438 <HAL_ADC_Start_DMA+0x204>)
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	f003 0310 	and.w	r3, r3, #16
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d130      	bne.n	8003424 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d129      	bne.n	8003424 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	689a      	ldr	r2, [r3, #8]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80033de:	609a      	str	r2, [r3, #8]
 80033e0:	e020      	b.n	8003424 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a18      	ldr	r2, [pc, #96]	; (8003448 <HAL_ADC_Start_DMA+0x214>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d11b      	bne.n	8003424 <HAL_ADC_Start_DMA+0x1f0>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d114      	bne.n	8003424 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	689a      	ldr	r2, [r3, #8]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003408:	609a      	str	r2, [r3, #8]
 800340a:	e00b      	b.n	8003424 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003410:	f043 0210 	orr.w	r2, r3, #16
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341c:	f043 0201 	orr.w	r2, r3, #1
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	3718      	adds	r7, #24
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	20000008 	.word	0x20000008
 8003434:	431bde83 	.word	0x431bde83
 8003438:	40012300 	.word	0x40012300
 800343c:	080038cd 	.word	0x080038cd
 8003440:	08003987 	.word	0x08003987
 8003444:	080039a3 	.word	0x080039a3
 8003448:	40012000 	.word	0x40012000
 800344c:	40012100 	.word	0x40012100
 8003450:	40012200 	.word	0x40012200

08003454 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003454:	b480      	push	{r7}
 8003456:	b083      	sub	sp, #12
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800345c:	bf00      	nop
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003470:	bf00      	nop
 8003472:	370c      	adds	r7, #12
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr

0800347c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003484:	bf00      	nop
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003490:	b480      	push	{r7}
 8003492:	b085      	sub	sp, #20
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800349a:	2300      	movs	r3, #0
 800349c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d101      	bne.n	80034ac <HAL_ADC_ConfigChannel+0x1c>
 80034a8:	2302      	movs	r3, #2
 80034aa:	e105      	b.n	80036b8 <HAL_ADC_ConfigChannel+0x228>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2201      	movs	r2, #1
 80034b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2b09      	cmp	r3, #9
 80034ba:	d925      	bls.n	8003508 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68d9      	ldr	r1, [r3, #12]
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	461a      	mov	r2, r3
 80034ca:	4613      	mov	r3, r2
 80034cc:	005b      	lsls	r3, r3, #1
 80034ce:	4413      	add	r3, r2
 80034d0:	3b1e      	subs	r3, #30
 80034d2:	2207      	movs	r2, #7
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	43da      	mvns	r2, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	400a      	ands	r2, r1
 80034e0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	68d9      	ldr	r1, [r3, #12]
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	689a      	ldr	r2, [r3, #8]
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	4618      	mov	r0, r3
 80034f4:	4603      	mov	r3, r0
 80034f6:	005b      	lsls	r3, r3, #1
 80034f8:	4403      	add	r3, r0
 80034fa:	3b1e      	subs	r3, #30
 80034fc:	409a      	lsls	r2, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	60da      	str	r2, [r3, #12]
 8003506:	e022      	b.n	800354e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	6919      	ldr	r1, [r3, #16]
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	b29b      	uxth	r3, r3
 8003514:	461a      	mov	r2, r3
 8003516:	4613      	mov	r3, r2
 8003518:	005b      	lsls	r3, r3, #1
 800351a:	4413      	add	r3, r2
 800351c:	2207      	movs	r2, #7
 800351e:	fa02 f303 	lsl.w	r3, r2, r3
 8003522:	43da      	mvns	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	400a      	ands	r2, r1
 800352a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	6919      	ldr	r1, [r3, #16]
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	689a      	ldr	r2, [r3, #8]
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	b29b      	uxth	r3, r3
 800353c:	4618      	mov	r0, r3
 800353e:	4603      	mov	r3, r0
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	4403      	add	r3, r0
 8003544:	409a      	lsls	r2, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	430a      	orrs	r2, r1
 800354c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	2b06      	cmp	r3, #6
 8003554:	d824      	bhi.n	80035a0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685a      	ldr	r2, [r3, #4]
 8003560:	4613      	mov	r3, r2
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	4413      	add	r3, r2
 8003566:	3b05      	subs	r3, #5
 8003568:	221f      	movs	r2, #31
 800356a:	fa02 f303 	lsl.w	r3, r2, r3
 800356e:	43da      	mvns	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	400a      	ands	r2, r1
 8003576:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	b29b      	uxth	r3, r3
 8003584:	4618      	mov	r0, r3
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	685a      	ldr	r2, [r3, #4]
 800358a:	4613      	mov	r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	4413      	add	r3, r2
 8003590:	3b05      	subs	r3, #5
 8003592:	fa00 f203 	lsl.w	r2, r0, r3
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	430a      	orrs	r2, r1
 800359c:	635a      	str	r2, [r3, #52]	; 0x34
 800359e:	e04c      	b.n	800363a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	2b0c      	cmp	r3, #12
 80035a6:	d824      	bhi.n	80035f2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	685a      	ldr	r2, [r3, #4]
 80035b2:	4613      	mov	r3, r2
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	4413      	add	r3, r2
 80035b8:	3b23      	subs	r3, #35	; 0x23
 80035ba:	221f      	movs	r2, #31
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	43da      	mvns	r2, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	400a      	ands	r2, r1
 80035c8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	4618      	mov	r0, r3
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685a      	ldr	r2, [r3, #4]
 80035dc:	4613      	mov	r3, r2
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	4413      	add	r3, r2
 80035e2:	3b23      	subs	r3, #35	; 0x23
 80035e4:	fa00 f203 	lsl.w	r2, r0, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	430a      	orrs	r2, r1
 80035ee:	631a      	str	r2, [r3, #48]	; 0x30
 80035f0:	e023      	b.n	800363a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	685a      	ldr	r2, [r3, #4]
 80035fc:	4613      	mov	r3, r2
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	4413      	add	r3, r2
 8003602:	3b41      	subs	r3, #65	; 0x41
 8003604:	221f      	movs	r2, #31
 8003606:	fa02 f303 	lsl.w	r3, r2, r3
 800360a:	43da      	mvns	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	400a      	ands	r2, r1
 8003612:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	b29b      	uxth	r3, r3
 8003620:	4618      	mov	r0, r3
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	685a      	ldr	r2, [r3, #4]
 8003626:	4613      	mov	r3, r2
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	4413      	add	r3, r2
 800362c:	3b41      	subs	r3, #65	; 0x41
 800362e:	fa00 f203 	lsl.w	r2, r0, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	430a      	orrs	r2, r1
 8003638:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800363a:	4b22      	ldr	r3, [pc, #136]	; (80036c4 <HAL_ADC_ConfigChannel+0x234>)
 800363c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a21      	ldr	r2, [pc, #132]	; (80036c8 <HAL_ADC_ConfigChannel+0x238>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d109      	bne.n	800365c <HAL_ADC_ConfigChannel+0x1cc>
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2b12      	cmp	r3, #18
 800364e:	d105      	bne.n	800365c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a19      	ldr	r2, [pc, #100]	; (80036c8 <HAL_ADC_ConfigChannel+0x238>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d123      	bne.n	80036ae <HAL_ADC_ConfigChannel+0x21e>
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2b10      	cmp	r3, #16
 800366c:	d003      	beq.n	8003676 <HAL_ADC_ConfigChannel+0x1e6>
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2b11      	cmp	r3, #17
 8003674:	d11b      	bne.n	80036ae <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2b10      	cmp	r3, #16
 8003688:	d111      	bne.n	80036ae <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800368a:	4b10      	ldr	r3, [pc, #64]	; (80036cc <HAL_ADC_ConfigChannel+0x23c>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a10      	ldr	r2, [pc, #64]	; (80036d0 <HAL_ADC_ConfigChannel+0x240>)
 8003690:	fba2 2303 	umull	r2, r3, r2, r3
 8003694:	0c9a      	lsrs	r2, r3, #18
 8003696:	4613      	mov	r3, r2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	4413      	add	r3, r2
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80036a0:	e002      	b.n	80036a8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	3b01      	subs	r3, #1
 80036a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d1f9      	bne.n	80036a2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3714      	adds	r7, #20
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr
 80036c4:	40012300 	.word	0x40012300
 80036c8:	40012000 	.word	0x40012000
 80036cc:	20000008 	.word	0x20000008
 80036d0:	431bde83 	.word	0x431bde83

080036d4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b085      	sub	sp, #20
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036dc:	4b79      	ldr	r3, [pc, #484]	; (80038c4 <ADC_Init+0x1f0>)
 80036de:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	685a      	ldr	r2, [r3, #4]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	431a      	orrs	r2, r3
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	685a      	ldr	r2, [r3, #4]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003708:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	6859      	ldr	r1, [r3, #4]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	691b      	ldr	r3, [r3, #16]
 8003714:	021a      	lsls	r2, r3, #8
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	430a      	orrs	r2, r1
 800371c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	685a      	ldr	r2, [r3, #4]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800372c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	6859      	ldr	r1, [r3, #4]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689a      	ldr	r2, [r3, #8]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	430a      	orrs	r2, r1
 800373e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689a      	ldr	r2, [r3, #8]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800374e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6899      	ldr	r1, [r3, #8]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	68da      	ldr	r2, [r3, #12]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	430a      	orrs	r2, r1
 8003760:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003766:	4a58      	ldr	r2, [pc, #352]	; (80038c8 <ADC_Init+0x1f4>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d022      	beq.n	80037b2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	689a      	ldr	r2, [r3, #8]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800377a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	6899      	ldr	r1, [r3, #8]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	430a      	orrs	r2, r1
 800378c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800379c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	6899      	ldr	r1, [r3, #8]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	430a      	orrs	r2, r1
 80037ae:	609a      	str	r2, [r3, #8]
 80037b0:	e00f      	b.n	80037d2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	689a      	ldr	r2, [r3, #8]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80037c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	689a      	ldr	r2, [r3, #8]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80037d0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	689a      	ldr	r2, [r3, #8]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f022 0202 	bic.w	r2, r2, #2
 80037e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	6899      	ldr	r1, [r3, #8]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	7e1b      	ldrb	r3, [r3, #24]
 80037ec:	005a      	lsls	r2, r3, #1
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	430a      	orrs	r2, r1
 80037f4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d01b      	beq.n	8003838 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	685a      	ldr	r2, [r3, #4]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800380e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	685a      	ldr	r2, [r3, #4]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800381e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	6859      	ldr	r1, [r3, #4]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382a:	3b01      	subs	r3, #1
 800382c:	035a      	lsls	r2, r3, #13
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	430a      	orrs	r2, r1
 8003834:	605a      	str	r2, [r3, #4]
 8003836:	e007      	b.n	8003848 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	685a      	ldr	r2, [r3, #4]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003846:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003856:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	69db      	ldr	r3, [r3, #28]
 8003862:	3b01      	subs	r3, #1
 8003864:	051a      	lsls	r2, r3, #20
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	430a      	orrs	r2, r1
 800386c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	689a      	ldr	r2, [r3, #8]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800387c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	6899      	ldr	r1, [r3, #8]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800388a:	025a      	lsls	r2, r3, #9
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	430a      	orrs	r2, r1
 8003892:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	689a      	ldr	r2, [r3, #8]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	6899      	ldr	r1, [r3, #8]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	695b      	ldr	r3, [r3, #20]
 80038ae:	029a      	lsls	r2, r3, #10
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	430a      	orrs	r2, r1
 80038b6:	609a      	str	r2, [r3, #8]
}
 80038b8:	bf00      	nop
 80038ba:	3714      	adds	r7, #20
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr
 80038c4:	40012300 	.word	0x40012300
 80038c8:	0f000001 	.word	0x0f000001

080038cc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038de:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d13c      	bne.n	8003960 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d12b      	bne.n	8003958 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003904:	2b00      	cmp	r3, #0
 8003906:	d127      	bne.n	8003958 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003912:	2b00      	cmp	r3, #0
 8003914:	d006      	beq.n	8003924 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003920:	2b00      	cmp	r3, #0
 8003922:	d119      	bne.n	8003958 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	685a      	ldr	r2, [r3, #4]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f022 0220 	bic.w	r2, r2, #32
 8003932:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003938:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003944:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d105      	bne.n	8003958 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003950:	f043 0201 	orr.w	r2, r3, #1
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003958:	68f8      	ldr	r0, [r7, #12]
 800395a:	f7ff fd7b 	bl	8003454 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800395e:	e00e      	b.n	800397e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003964:	f003 0310 	and.w	r3, r3, #16
 8003968:	2b00      	cmp	r3, #0
 800396a:	d003      	beq.n	8003974 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800396c:	68f8      	ldr	r0, [r7, #12]
 800396e:	f7ff fd85 	bl	800347c <HAL_ADC_ErrorCallback>
}
 8003972:	e004      	b.n	800397e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	4798      	blx	r3
}
 800397e:	bf00      	nop
 8003980:	3710      	adds	r7, #16
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b084      	sub	sp, #16
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003992:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003994:	68f8      	ldr	r0, [r7, #12]
 8003996:	f7ff fd67 	bl	8003468 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800399a:	bf00      	nop
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b084      	sub	sp, #16
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ae:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2240      	movs	r2, #64	; 0x40
 80039b4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ba:	f043 0204 	orr.w	r2, r3, #4
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80039c2:	68f8      	ldr	r0, [r7, #12]
 80039c4:	f7ff fd5a 	bl	800347c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80039c8:	bf00      	nop
 80039ca:	3710      	adds	r7, #16
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f003 0307 	and.w	r3, r3, #7
 80039de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039e0:	4b0c      	ldr	r3, [pc, #48]	; (8003a14 <__NVIC_SetPriorityGrouping+0x44>)
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039e6:	68ba      	ldr	r2, [r7, #8]
 80039e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039ec:	4013      	ands	r3, r2
 80039ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a02:	4a04      	ldr	r2, [pc, #16]	; (8003a14 <__NVIC_SetPriorityGrouping+0x44>)
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	60d3      	str	r3, [r2, #12]
}
 8003a08:	bf00      	nop
 8003a0a:	3714      	adds	r7, #20
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr
 8003a14:	e000ed00 	.word	0xe000ed00

08003a18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a1c:	4b04      	ldr	r3, [pc, #16]	; (8003a30 <__NVIC_GetPriorityGrouping+0x18>)
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	0a1b      	lsrs	r3, r3, #8
 8003a22:	f003 0307 	and.w	r3, r3, #7
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr
 8003a30:	e000ed00 	.word	0xe000ed00

08003a34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b083      	sub	sp, #12
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	db0b      	blt.n	8003a5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a46:	79fb      	ldrb	r3, [r7, #7]
 8003a48:	f003 021f 	and.w	r2, r3, #31
 8003a4c:	4907      	ldr	r1, [pc, #28]	; (8003a6c <__NVIC_EnableIRQ+0x38>)
 8003a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a52:	095b      	lsrs	r3, r3, #5
 8003a54:	2001      	movs	r0, #1
 8003a56:	fa00 f202 	lsl.w	r2, r0, r2
 8003a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a5e:	bf00      	nop
 8003a60:	370c      	adds	r7, #12
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr
 8003a6a:	bf00      	nop
 8003a6c:	e000e100 	.word	0xe000e100

08003a70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	4603      	mov	r3, r0
 8003a78:	6039      	str	r1, [r7, #0]
 8003a7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	db0a      	blt.n	8003a9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	b2da      	uxtb	r2, r3
 8003a88:	490c      	ldr	r1, [pc, #48]	; (8003abc <__NVIC_SetPriority+0x4c>)
 8003a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a8e:	0112      	lsls	r2, r2, #4
 8003a90:	b2d2      	uxtb	r2, r2
 8003a92:	440b      	add	r3, r1
 8003a94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a98:	e00a      	b.n	8003ab0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	b2da      	uxtb	r2, r3
 8003a9e:	4908      	ldr	r1, [pc, #32]	; (8003ac0 <__NVIC_SetPriority+0x50>)
 8003aa0:	79fb      	ldrb	r3, [r7, #7]
 8003aa2:	f003 030f 	and.w	r3, r3, #15
 8003aa6:	3b04      	subs	r3, #4
 8003aa8:	0112      	lsls	r2, r2, #4
 8003aaa:	b2d2      	uxtb	r2, r2
 8003aac:	440b      	add	r3, r1
 8003aae:	761a      	strb	r2, [r3, #24]
}
 8003ab0:	bf00      	nop
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr
 8003abc:	e000e100 	.word	0xe000e100
 8003ac0:	e000ed00 	.word	0xe000ed00

08003ac4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b089      	sub	sp, #36	; 0x24
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	f1c3 0307 	rsb	r3, r3, #7
 8003ade:	2b04      	cmp	r3, #4
 8003ae0:	bf28      	it	cs
 8003ae2:	2304      	movcs	r3, #4
 8003ae4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	3304      	adds	r3, #4
 8003aea:	2b06      	cmp	r3, #6
 8003aec:	d902      	bls.n	8003af4 <NVIC_EncodePriority+0x30>
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	3b03      	subs	r3, #3
 8003af2:	e000      	b.n	8003af6 <NVIC_EncodePriority+0x32>
 8003af4:	2300      	movs	r3, #0
 8003af6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003af8:	f04f 32ff 	mov.w	r2, #4294967295
 8003afc:	69bb      	ldr	r3, [r7, #24]
 8003afe:	fa02 f303 	lsl.w	r3, r2, r3
 8003b02:	43da      	mvns	r2, r3
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	401a      	ands	r2, r3
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b0c:	f04f 31ff 	mov.w	r1, #4294967295
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	fa01 f303 	lsl.w	r3, r1, r3
 8003b16:	43d9      	mvns	r1, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b1c:	4313      	orrs	r3, r2
         );
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3724      	adds	r7, #36	; 0x24
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
	...

08003b2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	3b01      	subs	r3, #1
 8003b38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b3c:	d301      	bcc.n	8003b42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e00f      	b.n	8003b62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b42:	4a0a      	ldr	r2, [pc, #40]	; (8003b6c <SysTick_Config+0x40>)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	3b01      	subs	r3, #1
 8003b48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b4a:	210f      	movs	r1, #15
 8003b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b50:	f7ff ff8e 	bl	8003a70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b54:	4b05      	ldr	r3, [pc, #20]	; (8003b6c <SysTick_Config+0x40>)
 8003b56:	2200      	movs	r2, #0
 8003b58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b5a:	4b04      	ldr	r3, [pc, #16]	; (8003b6c <SysTick_Config+0x40>)
 8003b5c:	2207      	movs	r2, #7
 8003b5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3708      	adds	r7, #8
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	e000e010 	.word	0xe000e010

08003b70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b082      	sub	sp, #8
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f7ff ff29 	bl	80039d0 <__NVIC_SetPriorityGrouping>
}
 8003b7e:	bf00      	nop
 8003b80:	3708      	adds	r7, #8
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}

08003b86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b86:	b580      	push	{r7, lr}
 8003b88:	b086      	sub	sp, #24
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	60b9      	str	r1, [r7, #8]
 8003b90:	607a      	str	r2, [r7, #4]
 8003b92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b94:	2300      	movs	r3, #0
 8003b96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b98:	f7ff ff3e 	bl	8003a18 <__NVIC_GetPriorityGrouping>
 8003b9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	68b9      	ldr	r1, [r7, #8]
 8003ba2:	6978      	ldr	r0, [r7, #20]
 8003ba4:	f7ff ff8e 	bl	8003ac4 <NVIC_EncodePriority>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bae:	4611      	mov	r1, r2
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f7ff ff5d 	bl	8003a70 <__NVIC_SetPriority>
}
 8003bb6:	bf00      	nop
 8003bb8:	3718      	adds	r7, #24
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bbe:	b580      	push	{r7, lr}
 8003bc0:	b082      	sub	sp, #8
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7ff ff31 	bl	8003a34 <__NVIC_EnableIRQ>
}
 8003bd2:	bf00      	nop
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}

08003bda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bda:	b580      	push	{r7, lr}
 8003bdc:	b082      	sub	sp, #8
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f7ff ffa2 	bl	8003b2c <SysTick_Config>
 8003be8:	4603      	mov	r3, r0
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3708      	adds	r7, #8
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
	...

08003bf4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b086      	sub	sp, #24
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c00:	f7ff faa4 	bl	800314c <HAL_GetTick>
 8003c04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d101      	bne.n	8003c10 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e099      	b.n	8003d44 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2202      	movs	r2, #2
 8003c14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f022 0201 	bic.w	r2, r2, #1
 8003c2e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c30:	e00f      	b.n	8003c52 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c32:	f7ff fa8b 	bl	800314c <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	2b05      	cmp	r3, #5
 8003c3e:	d908      	bls.n	8003c52 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2220      	movs	r2, #32
 8003c44:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2203      	movs	r2, #3
 8003c4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e078      	b.n	8003d44 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1e8      	bne.n	8003c32 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c68:	697a      	ldr	r2, [r7, #20]
 8003c6a:	4b38      	ldr	r3, [pc, #224]	; (8003d4c <HAL_DMA_Init+0x158>)
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685a      	ldr	r2, [r3, #4]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	691b      	ldr	r3, [r3, #16]
 8003c84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca8:	2b04      	cmp	r3, #4
 8003caa:	d107      	bne.n	8003cbc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	697a      	ldr	r2, [r7, #20]
 8003cc2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	695b      	ldr	r3, [r3, #20]
 8003cca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	f023 0307 	bic.w	r3, r3, #7
 8003cd2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce2:	2b04      	cmp	r3, #4
 8003ce4:	d117      	bne.n	8003d16 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cea:	697a      	ldr	r2, [r7, #20]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d00e      	beq.n	8003d16 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	f000 fb01 	bl	8004300 <DMA_CheckFifoParam>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d008      	beq.n	8003d16 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2240      	movs	r2, #64	; 0x40
 8003d08:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003d12:	2301      	movs	r3, #1
 8003d14:	e016      	b.n	8003d44 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	697a      	ldr	r2, [r7, #20]
 8003d1c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f000 fab8 	bl	8004294 <DMA_CalcBaseAndBitshift>
 8003d24:	4603      	mov	r3, r0
 8003d26:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d2c:	223f      	movs	r2, #63	; 0x3f
 8003d2e:	409a      	lsls	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3718      	adds	r7, #24
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	f010803f 	.word	0xf010803f

08003d50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b086      	sub	sp, #24
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	607a      	str	r2, [r7, #4]
 8003d5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d66:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d101      	bne.n	8003d76 <HAL_DMA_Start_IT+0x26>
 8003d72:	2302      	movs	r3, #2
 8003d74:	e040      	b.n	8003df8 <HAL_DMA_Start_IT+0xa8>
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d12f      	bne.n	8003dea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2200      	movs	r2, #0
 8003d96:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	687a      	ldr	r2, [r7, #4]
 8003d9c:	68b9      	ldr	r1, [r7, #8]
 8003d9e:	68f8      	ldr	r0, [r7, #12]
 8003da0:	f000 fa4a 	bl	8004238 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003da8:	223f      	movs	r2, #63	; 0x3f
 8003daa:	409a      	lsls	r2, r3
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f042 0216 	orr.w	r2, r2, #22
 8003dbe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d007      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f042 0208 	orr.w	r2, r2, #8
 8003dd6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f042 0201 	orr.w	r2, r2, #1
 8003de6:	601a      	str	r2, [r3, #0]
 8003de8:	e005      	b.n	8003df6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003df2:	2302      	movs	r3, #2
 8003df4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003df6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3718      	adds	r7, #24
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e0c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003e0e:	f7ff f99d 	bl	800314c <HAL_GetTick>
 8003e12:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d008      	beq.n	8003e32 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2280      	movs	r2, #128	; 0x80
 8003e24:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e052      	b.n	8003ed8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f022 0216 	bic.w	r2, r2, #22
 8003e40:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	695a      	ldr	r2, [r3, #20]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e50:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d103      	bne.n	8003e62 <HAL_DMA_Abort+0x62>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d007      	beq.n	8003e72 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f022 0208 	bic.w	r2, r2, #8
 8003e70:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f022 0201 	bic.w	r2, r2, #1
 8003e80:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e82:	e013      	b.n	8003eac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e84:	f7ff f962 	bl	800314c <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b05      	cmp	r3, #5
 8003e90:	d90c      	bls.n	8003eac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2220      	movs	r2, #32
 8003e96:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2203      	movs	r2, #3
 8003e9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	e015      	b.n	8003ed8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1e4      	bne.n	8003e84 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ebe:	223f      	movs	r2, #63	; 0x3f
 8003ec0:	409a      	lsls	r2, r3
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003ed6:	2300      	movs	r3, #0
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3710      	adds	r7, #16
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d004      	beq.n	8003efe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2280      	movs	r2, #128	; 0x80
 8003ef8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e00c      	b.n	8003f18 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2205      	movs	r2, #5
 8003f02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 0201 	bic.w	r2, r2, #1
 8003f14:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003f16:	2300      	movs	r3, #0
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	370c      	adds	r7, #12
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr

08003f24 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f30:	4b92      	ldr	r3, [pc, #584]	; (800417c <HAL_DMA_IRQHandler+0x258>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a92      	ldr	r2, [pc, #584]	; (8004180 <HAL_DMA_IRQHandler+0x25c>)
 8003f36:	fba2 2303 	umull	r2, r3, r2, r3
 8003f3a:	0a9b      	lsrs	r3, r3, #10
 8003f3c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f42:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f4e:	2208      	movs	r2, #8
 8003f50:	409a      	lsls	r2, r3
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	4013      	ands	r3, r2
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d01a      	beq.n	8003f90 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0304 	and.w	r3, r3, #4
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d013      	beq.n	8003f90 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f022 0204 	bic.w	r2, r2, #4
 8003f76:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f7c:	2208      	movs	r2, #8
 8003f7e:	409a      	lsls	r2, r3
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f88:	f043 0201 	orr.w	r2, r3, #1
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f94:	2201      	movs	r2, #1
 8003f96:	409a      	lsls	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d012      	beq.n	8003fc6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	695b      	ldr	r3, [r3, #20]
 8003fa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00b      	beq.n	8003fc6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	409a      	lsls	r2, r3
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fbe:	f043 0202 	orr.w	r2, r3, #2
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fca:	2204      	movs	r2, #4
 8003fcc:	409a      	lsls	r2, r3
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d012      	beq.n	8003ffc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d00b      	beq.n	8003ffc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fe8:	2204      	movs	r2, #4
 8003fea:	409a      	lsls	r2, r3
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ff4:	f043 0204 	orr.w	r2, r3, #4
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004000:	2210      	movs	r2, #16
 8004002:	409a      	lsls	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	4013      	ands	r3, r2
 8004008:	2b00      	cmp	r3, #0
 800400a:	d043      	beq.n	8004094 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0308 	and.w	r3, r3, #8
 8004016:	2b00      	cmp	r3, #0
 8004018:	d03c      	beq.n	8004094 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800401e:	2210      	movs	r2, #16
 8004020:	409a      	lsls	r2, r3
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004030:	2b00      	cmp	r3, #0
 8004032:	d018      	beq.n	8004066 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d108      	bne.n	8004054 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004046:	2b00      	cmp	r3, #0
 8004048:	d024      	beq.n	8004094 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	4798      	blx	r3
 8004052:	e01f      	b.n	8004094 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004058:	2b00      	cmp	r3, #0
 800405a:	d01b      	beq.n	8004094 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	4798      	blx	r3
 8004064:	e016      	b.n	8004094 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004070:	2b00      	cmp	r3, #0
 8004072:	d107      	bne.n	8004084 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f022 0208 	bic.w	r2, r2, #8
 8004082:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004088:	2b00      	cmp	r3, #0
 800408a:	d003      	beq.n	8004094 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004098:	2220      	movs	r2, #32
 800409a:	409a      	lsls	r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	4013      	ands	r3, r2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	f000 808e 	beq.w	80041c2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0310 	and.w	r3, r3, #16
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	f000 8086 	beq.w	80041c2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ba:	2220      	movs	r2, #32
 80040bc:	409a      	lsls	r2, r3
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2b05      	cmp	r3, #5
 80040cc:	d136      	bne.n	800413c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f022 0216 	bic.w	r2, r2, #22
 80040dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	695a      	ldr	r2, [r3, #20]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d103      	bne.n	80040fe <HAL_DMA_IRQHandler+0x1da>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d007      	beq.n	800410e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f022 0208 	bic.w	r2, r2, #8
 800410c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004112:	223f      	movs	r2, #63	; 0x3f
 8004114:	409a      	lsls	r2, r3
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2201      	movs	r2, #1
 800411e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800412e:	2b00      	cmp	r3, #0
 8004130:	d07d      	beq.n	800422e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	4798      	blx	r3
        }
        return;
 800413a:	e078      	b.n	800422e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d01c      	beq.n	8004184 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d108      	bne.n	800416a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800415c:	2b00      	cmp	r3, #0
 800415e:	d030      	beq.n	80041c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	4798      	blx	r3
 8004168:	e02b      	b.n	80041c2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800416e:	2b00      	cmp	r3, #0
 8004170:	d027      	beq.n	80041c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	4798      	blx	r3
 800417a:	e022      	b.n	80041c2 <HAL_DMA_IRQHandler+0x29e>
 800417c:	20000008 	.word	0x20000008
 8004180:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800418e:	2b00      	cmp	r3, #0
 8004190:	d10f      	bne.n	80041b2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f022 0210 	bic.w	r2, r2, #16
 80041a0:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2201      	movs	r2, #1
 80041a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d003      	beq.n	80041c2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d032      	beq.n	8004230 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ce:	f003 0301 	and.w	r3, r3, #1
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d022      	beq.n	800421c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2205      	movs	r2, #5
 80041da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 0201 	bic.w	r2, r2, #1
 80041ec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	3301      	adds	r3, #1
 80041f2:	60bb      	str	r3, [r7, #8]
 80041f4:	697a      	ldr	r2, [r7, #20]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d307      	bcc.n	800420a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1f2      	bne.n	80041ee <HAL_DMA_IRQHandler+0x2ca>
 8004208:	e000      	b.n	800420c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800420a:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004220:	2b00      	cmp	r3, #0
 8004222:	d005      	beq.n	8004230 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	4798      	blx	r3
 800422c:	e000      	b.n	8004230 <HAL_DMA_IRQHandler+0x30c>
        return;
 800422e:	bf00      	nop
    }
  }
}
 8004230:	3718      	adds	r7, #24
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop

08004238 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004238:	b480      	push	{r7}
 800423a:	b085      	sub	sp, #20
 800423c:	af00      	add	r7, sp, #0
 800423e:	60f8      	str	r0, [r7, #12]
 8004240:	60b9      	str	r1, [r7, #8]
 8004242:	607a      	str	r2, [r7, #4]
 8004244:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004254:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	2b40      	cmp	r3, #64	; 0x40
 8004264:	d108      	bne.n	8004278 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68ba      	ldr	r2, [r7, #8]
 8004274:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004276:	e007      	b.n	8004288 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68ba      	ldr	r2, [r7, #8]
 800427e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	60da      	str	r2, [r3, #12]
}
 8004288:	bf00      	nop
 800428a:	3714      	adds	r7, #20
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004294:	b480      	push	{r7}
 8004296:	b085      	sub	sp, #20
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	3b10      	subs	r3, #16
 80042a4:	4a14      	ldr	r2, [pc, #80]	; (80042f8 <DMA_CalcBaseAndBitshift+0x64>)
 80042a6:	fba2 2303 	umull	r2, r3, r2, r3
 80042aa:	091b      	lsrs	r3, r3, #4
 80042ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80042ae:	4a13      	ldr	r2, [pc, #76]	; (80042fc <DMA_CalcBaseAndBitshift+0x68>)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	4413      	add	r3, r2
 80042b4:	781b      	ldrb	r3, [r3, #0]
 80042b6:	461a      	mov	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2b03      	cmp	r3, #3
 80042c0:	d909      	bls.n	80042d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042ca:	f023 0303 	bic.w	r3, r3, #3
 80042ce:	1d1a      	adds	r2, r3, #4
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	659a      	str	r2, [r3, #88]	; 0x58
 80042d4:	e007      	b.n	80042e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042de:	f023 0303 	bic.w	r3, r3, #3
 80042e2:	687a      	ldr	r2, [r7, #4]
 80042e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3714      	adds	r7, #20
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	aaaaaaab 	.word	0xaaaaaaab
 80042fc:	0800b8a8 	.word	0x0800b8a8

08004300 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004308:	2300      	movs	r3, #0
 800430a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004310:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d11f      	bne.n	800435a <DMA_CheckFifoParam+0x5a>
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	2b03      	cmp	r3, #3
 800431e:	d856      	bhi.n	80043ce <DMA_CheckFifoParam+0xce>
 8004320:	a201      	add	r2, pc, #4	; (adr r2, 8004328 <DMA_CheckFifoParam+0x28>)
 8004322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004326:	bf00      	nop
 8004328:	08004339 	.word	0x08004339
 800432c:	0800434b 	.word	0x0800434b
 8004330:	08004339 	.word	0x08004339
 8004334:	080043cf 	.word	0x080043cf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800433c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d046      	beq.n	80043d2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004348:	e043      	b.n	80043d2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800434e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004352:	d140      	bne.n	80043d6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004358:	e03d      	b.n	80043d6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	699b      	ldr	r3, [r3, #24]
 800435e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004362:	d121      	bne.n	80043a8 <DMA_CheckFifoParam+0xa8>
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	2b03      	cmp	r3, #3
 8004368:	d837      	bhi.n	80043da <DMA_CheckFifoParam+0xda>
 800436a:	a201      	add	r2, pc, #4	; (adr r2, 8004370 <DMA_CheckFifoParam+0x70>)
 800436c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004370:	08004381 	.word	0x08004381
 8004374:	08004387 	.word	0x08004387
 8004378:	08004381 	.word	0x08004381
 800437c:	08004399 	.word	0x08004399
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	73fb      	strb	r3, [r7, #15]
      break;
 8004384:	e030      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800438a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d025      	beq.n	80043de <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004396:	e022      	b.n	80043de <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800439c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80043a0:	d11f      	bne.n	80043e2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80043a6:	e01c      	b.n	80043e2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d903      	bls.n	80043b6 <DMA_CheckFifoParam+0xb6>
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	2b03      	cmp	r3, #3
 80043b2:	d003      	beq.n	80043bc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80043b4:	e018      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	73fb      	strb	r3, [r7, #15]
      break;
 80043ba:	e015      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d00e      	beq.n	80043e6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	73fb      	strb	r3, [r7, #15]
      break;
 80043cc:	e00b      	b.n	80043e6 <DMA_CheckFifoParam+0xe6>
      break;
 80043ce:	bf00      	nop
 80043d0:	e00a      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
      break;
 80043d2:	bf00      	nop
 80043d4:	e008      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
      break;
 80043d6:	bf00      	nop
 80043d8:	e006      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
      break;
 80043da:	bf00      	nop
 80043dc:	e004      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
      break;
 80043de:	bf00      	nop
 80043e0:	e002      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
      break;   
 80043e2:	bf00      	nop
 80043e4:	e000      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
      break;
 80043e6:	bf00      	nop
    }
  } 
  
  return status; 
 80043e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3714      	adds	r7, #20
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr
 80043f6:	bf00      	nop

080043f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b089      	sub	sp, #36	; 0x24
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004402:	2300      	movs	r3, #0
 8004404:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004406:	2300      	movs	r3, #0
 8004408:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800440a:	2300      	movs	r3, #0
 800440c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800440e:	2300      	movs	r3, #0
 8004410:	61fb      	str	r3, [r7, #28]
 8004412:	e16b      	b.n	80046ec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004414:	2201      	movs	r2, #1
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	fa02 f303 	lsl.w	r3, r2, r3
 800441c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	697a      	ldr	r2, [r7, #20]
 8004424:	4013      	ands	r3, r2
 8004426:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004428:	693a      	ldr	r2, [r7, #16]
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	429a      	cmp	r2, r3
 800442e:	f040 815a 	bne.w	80046e6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	f003 0303 	and.w	r3, r3, #3
 800443a:	2b01      	cmp	r3, #1
 800443c:	d005      	beq.n	800444a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004446:	2b02      	cmp	r3, #2
 8004448:	d130      	bne.n	80044ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	005b      	lsls	r3, r3, #1
 8004454:	2203      	movs	r2, #3
 8004456:	fa02 f303 	lsl.w	r3, r2, r3
 800445a:	43db      	mvns	r3, r3
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	4013      	ands	r3, r2
 8004460:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	68da      	ldr	r2, [r3, #12]
 8004466:	69fb      	ldr	r3, [r7, #28]
 8004468:	005b      	lsls	r3, r3, #1
 800446a:	fa02 f303 	lsl.w	r3, r2, r3
 800446e:	69ba      	ldr	r2, [r7, #24]
 8004470:	4313      	orrs	r3, r2
 8004472:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	69ba      	ldr	r2, [r7, #24]
 8004478:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004480:	2201      	movs	r2, #1
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	fa02 f303 	lsl.w	r3, r2, r3
 8004488:	43db      	mvns	r3, r3
 800448a:	69ba      	ldr	r2, [r7, #24]
 800448c:	4013      	ands	r3, r2
 800448e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	091b      	lsrs	r3, r3, #4
 8004496:	f003 0201 	and.w	r2, r3, #1
 800449a:	69fb      	ldr	r3, [r7, #28]
 800449c:	fa02 f303 	lsl.w	r3, r2, r3
 80044a0:	69ba      	ldr	r2, [r7, #24]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	f003 0303 	and.w	r3, r3, #3
 80044b4:	2b03      	cmp	r3, #3
 80044b6:	d017      	beq.n	80044e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044be:	69fb      	ldr	r3, [r7, #28]
 80044c0:	005b      	lsls	r3, r3, #1
 80044c2:	2203      	movs	r2, #3
 80044c4:	fa02 f303 	lsl.w	r3, r2, r3
 80044c8:	43db      	mvns	r3, r3
 80044ca:	69ba      	ldr	r2, [r7, #24]
 80044cc:	4013      	ands	r3, r2
 80044ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	689a      	ldr	r2, [r3, #8]
 80044d4:	69fb      	ldr	r3, [r7, #28]
 80044d6:	005b      	lsls	r3, r3, #1
 80044d8:	fa02 f303 	lsl.w	r3, r2, r3
 80044dc:	69ba      	ldr	r2, [r7, #24]
 80044de:	4313      	orrs	r3, r2
 80044e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	69ba      	ldr	r2, [r7, #24]
 80044e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f003 0303 	and.w	r3, r3, #3
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d123      	bne.n	800453c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	08da      	lsrs	r2, r3, #3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	3208      	adds	r2, #8
 80044fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004500:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	f003 0307 	and.w	r3, r3, #7
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	220f      	movs	r2, #15
 800450c:	fa02 f303 	lsl.w	r3, r2, r3
 8004510:	43db      	mvns	r3, r3
 8004512:	69ba      	ldr	r2, [r7, #24]
 8004514:	4013      	ands	r3, r2
 8004516:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	691a      	ldr	r2, [r3, #16]
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	f003 0307 	and.w	r3, r3, #7
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	fa02 f303 	lsl.w	r3, r2, r3
 8004528:	69ba      	ldr	r2, [r7, #24]
 800452a:	4313      	orrs	r3, r2
 800452c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	08da      	lsrs	r2, r3, #3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	3208      	adds	r2, #8
 8004536:	69b9      	ldr	r1, [r7, #24]
 8004538:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	005b      	lsls	r3, r3, #1
 8004546:	2203      	movs	r2, #3
 8004548:	fa02 f303 	lsl.w	r3, r2, r3
 800454c:	43db      	mvns	r3, r3
 800454e:	69ba      	ldr	r2, [r7, #24]
 8004550:	4013      	ands	r3, r2
 8004552:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f003 0203 	and.w	r2, r3, #3
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	005b      	lsls	r3, r3, #1
 8004560:	fa02 f303 	lsl.w	r3, r2, r3
 8004564:	69ba      	ldr	r2, [r7, #24]
 8004566:	4313      	orrs	r3, r2
 8004568:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	69ba      	ldr	r2, [r7, #24]
 800456e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004578:	2b00      	cmp	r3, #0
 800457a:	f000 80b4 	beq.w	80046e6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800457e:	2300      	movs	r3, #0
 8004580:	60fb      	str	r3, [r7, #12]
 8004582:	4b60      	ldr	r3, [pc, #384]	; (8004704 <HAL_GPIO_Init+0x30c>)
 8004584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004586:	4a5f      	ldr	r2, [pc, #380]	; (8004704 <HAL_GPIO_Init+0x30c>)
 8004588:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800458c:	6453      	str	r3, [r2, #68]	; 0x44
 800458e:	4b5d      	ldr	r3, [pc, #372]	; (8004704 <HAL_GPIO_Init+0x30c>)
 8004590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004592:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004596:	60fb      	str	r3, [r7, #12]
 8004598:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800459a:	4a5b      	ldr	r2, [pc, #364]	; (8004708 <HAL_GPIO_Init+0x310>)
 800459c:	69fb      	ldr	r3, [r7, #28]
 800459e:	089b      	lsrs	r3, r3, #2
 80045a0:	3302      	adds	r3, #2
 80045a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	f003 0303 	and.w	r3, r3, #3
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	220f      	movs	r2, #15
 80045b2:	fa02 f303 	lsl.w	r3, r2, r3
 80045b6:	43db      	mvns	r3, r3
 80045b8:	69ba      	ldr	r2, [r7, #24]
 80045ba:	4013      	ands	r3, r2
 80045bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4a52      	ldr	r2, [pc, #328]	; (800470c <HAL_GPIO_Init+0x314>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d02b      	beq.n	800461e <HAL_GPIO_Init+0x226>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a51      	ldr	r2, [pc, #324]	; (8004710 <HAL_GPIO_Init+0x318>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d025      	beq.n	800461a <HAL_GPIO_Init+0x222>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a50      	ldr	r2, [pc, #320]	; (8004714 <HAL_GPIO_Init+0x31c>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d01f      	beq.n	8004616 <HAL_GPIO_Init+0x21e>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a4f      	ldr	r2, [pc, #316]	; (8004718 <HAL_GPIO_Init+0x320>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d019      	beq.n	8004612 <HAL_GPIO_Init+0x21a>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a4e      	ldr	r2, [pc, #312]	; (800471c <HAL_GPIO_Init+0x324>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d013      	beq.n	800460e <HAL_GPIO_Init+0x216>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a4d      	ldr	r2, [pc, #308]	; (8004720 <HAL_GPIO_Init+0x328>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d00d      	beq.n	800460a <HAL_GPIO_Init+0x212>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a4c      	ldr	r2, [pc, #304]	; (8004724 <HAL_GPIO_Init+0x32c>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d007      	beq.n	8004606 <HAL_GPIO_Init+0x20e>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a4b      	ldr	r2, [pc, #300]	; (8004728 <HAL_GPIO_Init+0x330>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d101      	bne.n	8004602 <HAL_GPIO_Init+0x20a>
 80045fe:	2307      	movs	r3, #7
 8004600:	e00e      	b.n	8004620 <HAL_GPIO_Init+0x228>
 8004602:	2308      	movs	r3, #8
 8004604:	e00c      	b.n	8004620 <HAL_GPIO_Init+0x228>
 8004606:	2306      	movs	r3, #6
 8004608:	e00a      	b.n	8004620 <HAL_GPIO_Init+0x228>
 800460a:	2305      	movs	r3, #5
 800460c:	e008      	b.n	8004620 <HAL_GPIO_Init+0x228>
 800460e:	2304      	movs	r3, #4
 8004610:	e006      	b.n	8004620 <HAL_GPIO_Init+0x228>
 8004612:	2303      	movs	r3, #3
 8004614:	e004      	b.n	8004620 <HAL_GPIO_Init+0x228>
 8004616:	2302      	movs	r3, #2
 8004618:	e002      	b.n	8004620 <HAL_GPIO_Init+0x228>
 800461a:	2301      	movs	r3, #1
 800461c:	e000      	b.n	8004620 <HAL_GPIO_Init+0x228>
 800461e:	2300      	movs	r3, #0
 8004620:	69fa      	ldr	r2, [r7, #28]
 8004622:	f002 0203 	and.w	r2, r2, #3
 8004626:	0092      	lsls	r2, r2, #2
 8004628:	4093      	lsls	r3, r2
 800462a:	69ba      	ldr	r2, [r7, #24]
 800462c:	4313      	orrs	r3, r2
 800462e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004630:	4935      	ldr	r1, [pc, #212]	; (8004708 <HAL_GPIO_Init+0x310>)
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	089b      	lsrs	r3, r3, #2
 8004636:	3302      	adds	r3, #2
 8004638:	69ba      	ldr	r2, [r7, #24]
 800463a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800463e:	4b3b      	ldr	r3, [pc, #236]	; (800472c <HAL_GPIO_Init+0x334>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	43db      	mvns	r3, r3
 8004648:	69ba      	ldr	r2, [r7, #24]
 800464a:	4013      	ands	r3, r2
 800464c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d003      	beq.n	8004662 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800465a:	69ba      	ldr	r2, [r7, #24]
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	4313      	orrs	r3, r2
 8004660:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004662:	4a32      	ldr	r2, [pc, #200]	; (800472c <HAL_GPIO_Init+0x334>)
 8004664:	69bb      	ldr	r3, [r7, #24]
 8004666:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004668:	4b30      	ldr	r3, [pc, #192]	; (800472c <HAL_GPIO_Init+0x334>)
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	43db      	mvns	r3, r3
 8004672:	69ba      	ldr	r2, [r7, #24]
 8004674:	4013      	ands	r3, r2
 8004676:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d003      	beq.n	800468c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004684:	69ba      	ldr	r2, [r7, #24]
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	4313      	orrs	r3, r2
 800468a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800468c:	4a27      	ldr	r2, [pc, #156]	; (800472c <HAL_GPIO_Init+0x334>)
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004692:	4b26      	ldr	r3, [pc, #152]	; (800472c <HAL_GPIO_Init+0x334>)
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	43db      	mvns	r3, r3
 800469c:	69ba      	ldr	r2, [r7, #24]
 800469e:	4013      	ands	r3, r2
 80046a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d003      	beq.n	80046b6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80046ae:	69ba      	ldr	r2, [r7, #24]
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	4313      	orrs	r3, r2
 80046b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80046b6:	4a1d      	ldr	r2, [pc, #116]	; (800472c <HAL_GPIO_Init+0x334>)
 80046b8:	69bb      	ldr	r3, [r7, #24]
 80046ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80046bc:	4b1b      	ldr	r3, [pc, #108]	; (800472c <HAL_GPIO_Init+0x334>)
 80046be:	68db      	ldr	r3, [r3, #12]
 80046c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	43db      	mvns	r3, r3
 80046c6:	69ba      	ldr	r2, [r7, #24]
 80046c8:	4013      	ands	r3, r2
 80046ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d003      	beq.n	80046e0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80046d8:	69ba      	ldr	r2, [r7, #24]
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	4313      	orrs	r3, r2
 80046de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80046e0:	4a12      	ldr	r2, [pc, #72]	; (800472c <HAL_GPIO_Init+0x334>)
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	3301      	adds	r3, #1
 80046ea:	61fb      	str	r3, [r7, #28]
 80046ec:	69fb      	ldr	r3, [r7, #28]
 80046ee:	2b0f      	cmp	r3, #15
 80046f0:	f67f ae90 	bls.w	8004414 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046f4:	bf00      	nop
 80046f6:	bf00      	nop
 80046f8:	3724      	adds	r7, #36	; 0x24
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	40023800 	.word	0x40023800
 8004708:	40013800 	.word	0x40013800
 800470c:	40020000 	.word	0x40020000
 8004710:	40020400 	.word	0x40020400
 8004714:	40020800 	.word	0x40020800
 8004718:	40020c00 	.word	0x40020c00
 800471c:	40021000 	.word	0x40021000
 8004720:	40021400 	.word	0x40021400
 8004724:	40021800 	.word	0x40021800
 8004728:	40021c00 	.word	0x40021c00
 800472c:	40013c00 	.word	0x40013c00

08004730 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	460b      	mov	r3, r1
 800473a:	807b      	strh	r3, [r7, #2]
 800473c:	4613      	mov	r3, r2
 800473e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004740:	787b      	ldrb	r3, [r7, #1]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d003      	beq.n	800474e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004746:	887a      	ldrh	r2, [r7, #2]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800474c:	e003      	b.n	8004756 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800474e:	887b      	ldrh	r3, [r7, #2]
 8004750:	041a      	lsls	r2, r3, #16
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	619a      	str	r2, [r3, #24]
}
 8004756:	bf00      	nop
 8004758:	370c      	adds	r7, #12
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr

08004762 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004762:	b480      	push	{r7}
 8004764:	b085      	sub	sp, #20
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
 800476a:	460b      	mov	r3, r1
 800476c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	695b      	ldr	r3, [r3, #20]
 8004772:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004774:	887a      	ldrh	r2, [r7, #2]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	4013      	ands	r3, r2
 800477a:	041a      	lsls	r2, r3, #16
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	43d9      	mvns	r1, r3
 8004780:	887b      	ldrh	r3, [r7, #2]
 8004782:	400b      	ands	r3, r1
 8004784:	431a      	orrs	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	619a      	str	r2, [r3, #24]
}
 800478a:	bf00      	nop
 800478c:	3714      	adds	r7, #20
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
	...

08004798 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d101      	bne.n	80047aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e12b      	b.n	8004a02 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d106      	bne.n	80047c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f7fd f852 	bl	8001868 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2224      	movs	r2, #36	; 0x24
 80047c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f022 0201 	bic.w	r2, r2, #1
 80047da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80047fc:	f000 fd5c 	bl	80052b8 <HAL_RCC_GetPCLK1Freq>
 8004800:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	4a81      	ldr	r2, [pc, #516]	; (8004a0c <HAL_I2C_Init+0x274>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d807      	bhi.n	800481c <HAL_I2C_Init+0x84>
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	4a80      	ldr	r2, [pc, #512]	; (8004a10 <HAL_I2C_Init+0x278>)
 8004810:	4293      	cmp	r3, r2
 8004812:	bf94      	ite	ls
 8004814:	2301      	movls	r3, #1
 8004816:	2300      	movhi	r3, #0
 8004818:	b2db      	uxtb	r3, r3
 800481a:	e006      	b.n	800482a <HAL_I2C_Init+0x92>
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	4a7d      	ldr	r2, [pc, #500]	; (8004a14 <HAL_I2C_Init+0x27c>)
 8004820:	4293      	cmp	r3, r2
 8004822:	bf94      	ite	ls
 8004824:	2301      	movls	r3, #1
 8004826:	2300      	movhi	r3, #0
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2b00      	cmp	r3, #0
 800482c:	d001      	beq.n	8004832 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e0e7      	b.n	8004a02 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	4a78      	ldr	r2, [pc, #480]	; (8004a18 <HAL_I2C_Init+0x280>)
 8004836:	fba2 2303 	umull	r2, r3, r2, r3
 800483a:	0c9b      	lsrs	r3, r3, #18
 800483c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	68ba      	ldr	r2, [r7, #8]
 800484e:	430a      	orrs	r2, r1
 8004850:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	4a6a      	ldr	r2, [pc, #424]	; (8004a0c <HAL_I2C_Init+0x274>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d802      	bhi.n	800486c <HAL_I2C_Init+0xd4>
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	3301      	adds	r3, #1
 800486a:	e009      	b.n	8004880 <HAL_I2C_Init+0xe8>
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004872:	fb02 f303 	mul.w	r3, r2, r3
 8004876:	4a69      	ldr	r2, [pc, #420]	; (8004a1c <HAL_I2C_Init+0x284>)
 8004878:	fba2 2303 	umull	r2, r3, r2, r3
 800487c:	099b      	lsrs	r3, r3, #6
 800487e:	3301      	adds	r3, #1
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	6812      	ldr	r2, [r2, #0]
 8004884:	430b      	orrs	r3, r1
 8004886:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	69db      	ldr	r3, [r3, #28]
 800488e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004892:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	495c      	ldr	r1, [pc, #368]	; (8004a0c <HAL_I2C_Init+0x274>)
 800489c:	428b      	cmp	r3, r1
 800489e:	d819      	bhi.n	80048d4 <HAL_I2C_Init+0x13c>
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	1e59      	subs	r1, r3, #1
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	005b      	lsls	r3, r3, #1
 80048aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80048ae:	1c59      	adds	r1, r3, #1
 80048b0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80048b4:	400b      	ands	r3, r1
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d00a      	beq.n	80048d0 <HAL_I2C_Init+0x138>
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	1e59      	subs	r1, r3, #1
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	005b      	lsls	r3, r3, #1
 80048c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80048c8:	3301      	adds	r3, #1
 80048ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048ce:	e051      	b.n	8004974 <HAL_I2C_Init+0x1dc>
 80048d0:	2304      	movs	r3, #4
 80048d2:	e04f      	b.n	8004974 <HAL_I2C_Init+0x1dc>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d111      	bne.n	8004900 <HAL_I2C_Init+0x168>
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	1e58      	subs	r0, r3, #1
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6859      	ldr	r1, [r3, #4]
 80048e4:	460b      	mov	r3, r1
 80048e6:	005b      	lsls	r3, r3, #1
 80048e8:	440b      	add	r3, r1
 80048ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80048ee:	3301      	adds	r3, #1
 80048f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	bf0c      	ite	eq
 80048f8:	2301      	moveq	r3, #1
 80048fa:	2300      	movne	r3, #0
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	e012      	b.n	8004926 <HAL_I2C_Init+0x18e>
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	1e58      	subs	r0, r3, #1
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6859      	ldr	r1, [r3, #4]
 8004908:	460b      	mov	r3, r1
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	440b      	add	r3, r1
 800490e:	0099      	lsls	r1, r3, #2
 8004910:	440b      	add	r3, r1
 8004912:	fbb0 f3f3 	udiv	r3, r0, r3
 8004916:	3301      	adds	r3, #1
 8004918:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800491c:	2b00      	cmp	r3, #0
 800491e:	bf0c      	ite	eq
 8004920:	2301      	moveq	r3, #1
 8004922:	2300      	movne	r3, #0
 8004924:	b2db      	uxtb	r3, r3
 8004926:	2b00      	cmp	r3, #0
 8004928:	d001      	beq.n	800492e <HAL_I2C_Init+0x196>
 800492a:	2301      	movs	r3, #1
 800492c:	e022      	b.n	8004974 <HAL_I2C_Init+0x1dc>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d10e      	bne.n	8004954 <HAL_I2C_Init+0x1bc>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	1e58      	subs	r0, r3, #1
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6859      	ldr	r1, [r3, #4]
 800493e:	460b      	mov	r3, r1
 8004940:	005b      	lsls	r3, r3, #1
 8004942:	440b      	add	r3, r1
 8004944:	fbb0 f3f3 	udiv	r3, r0, r3
 8004948:	3301      	adds	r3, #1
 800494a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800494e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004952:	e00f      	b.n	8004974 <HAL_I2C_Init+0x1dc>
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	1e58      	subs	r0, r3, #1
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6859      	ldr	r1, [r3, #4]
 800495c:	460b      	mov	r3, r1
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	440b      	add	r3, r1
 8004962:	0099      	lsls	r1, r3, #2
 8004964:	440b      	add	r3, r1
 8004966:	fbb0 f3f3 	udiv	r3, r0, r3
 800496a:	3301      	adds	r3, #1
 800496c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004970:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004974:	6879      	ldr	r1, [r7, #4]
 8004976:	6809      	ldr	r1, [r1, #0]
 8004978:	4313      	orrs	r3, r2
 800497a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	69da      	ldr	r2, [r3, #28]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	431a      	orrs	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	430a      	orrs	r2, r1
 8004996:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80049a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	6911      	ldr	r1, [r2, #16]
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	68d2      	ldr	r2, [r2, #12]
 80049ae:	4311      	orrs	r1, r2
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	6812      	ldr	r2, [r2, #0]
 80049b4:	430b      	orrs	r3, r1
 80049b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	695a      	ldr	r2, [r3, #20]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	699b      	ldr	r3, [r3, #24]
 80049ca:	431a      	orrs	r2, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	430a      	orrs	r2, r1
 80049d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f042 0201 	orr.w	r2, r2, #1
 80049e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2220      	movs	r2, #32
 80049ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a00:	2300      	movs	r3, #0
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3710      	adds	r7, #16
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	000186a0 	.word	0x000186a0
 8004a10:	001e847f 	.word	0x001e847f
 8004a14:	003d08ff 	.word	0x003d08ff
 8004a18:	431bde83 	.word	0x431bde83
 8004a1c:	10624dd3 	.word	0x10624dd3

08004a20 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b086      	sub	sp, #24
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e264      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0301 	and.w	r3, r3, #1
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d075      	beq.n	8004b2a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a3e:	4ba3      	ldr	r3, [pc, #652]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	f003 030c 	and.w	r3, r3, #12
 8004a46:	2b04      	cmp	r3, #4
 8004a48:	d00c      	beq.n	8004a64 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a4a:	4ba0      	ldr	r3, [pc, #640]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a52:	2b08      	cmp	r3, #8
 8004a54:	d112      	bne.n	8004a7c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a56:	4b9d      	ldr	r3, [pc, #628]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a62:	d10b      	bne.n	8004a7c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a64:	4b99      	ldr	r3, [pc, #612]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d05b      	beq.n	8004b28 <HAL_RCC_OscConfig+0x108>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d157      	bne.n	8004b28 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e23f      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a84:	d106      	bne.n	8004a94 <HAL_RCC_OscConfig+0x74>
 8004a86:	4b91      	ldr	r3, [pc, #580]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a90      	ldr	r2, [pc, #576]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004a8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a90:	6013      	str	r3, [r2, #0]
 8004a92:	e01d      	b.n	8004ad0 <HAL_RCC_OscConfig+0xb0>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a9c:	d10c      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x98>
 8004a9e:	4b8b      	ldr	r3, [pc, #556]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a8a      	ldr	r2, [pc, #552]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004aa4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004aa8:	6013      	str	r3, [r2, #0]
 8004aaa:	4b88      	ldr	r3, [pc, #544]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a87      	ldr	r2, [pc, #540]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004ab0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ab4:	6013      	str	r3, [r2, #0]
 8004ab6:	e00b      	b.n	8004ad0 <HAL_RCC_OscConfig+0xb0>
 8004ab8:	4b84      	ldr	r3, [pc, #528]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a83      	ldr	r2, [pc, #524]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004abe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ac2:	6013      	str	r3, [r2, #0]
 8004ac4:	4b81      	ldr	r3, [pc, #516]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a80      	ldr	r2, [pc, #512]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004aca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ace:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d013      	beq.n	8004b00 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ad8:	f7fe fb38 	bl	800314c <HAL_GetTick>
 8004adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ade:	e008      	b.n	8004af2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ae0:	f7fe fb34 	bl	800314c <HAL_GetTick>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	2b64      	cmp	r3, #100	; 0x64
 8004aec:	d901      	bls.n	8004af2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e204      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004af2:	4b76      	ldr	r3, [pc, #472]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d0f0      	beq.n	8004ae0 <HAL_RCC_OscConfig+0xc0>
 8004afe:	e014      	b.n	8004b2a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b00:	f7fe fb24 	bl	800314c <HAL_GetTick>
 8004b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b06:	e008      	b.n	8004b1a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b08:	f7fe fb20 	bl	800314c <HAL_GetTick>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	2b64      	cmp	r3, #100	; 0x64
 8004b14:	d901      	bls.n	8004b1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e1f0      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b1a:	4b6c      	ldr	r3, [pc, #432]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d1f0      	bne.n	8004b08 <HAL_RCC_OscConfig+0xe8>
 8004b26:	e000      	b.n	8004b2a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0302 	and.w	r3, r3, #2
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d063      	beq.n	8004bfe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b36:	4b65      	ldr	r3, [pc, #404]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f003 030c 	and.w	r3, r3, #12
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00b      	beq.n	8004b5a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b42:	4b62      	ldr	r3, [pc, #392]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b4a:	2b08      	cmp	r3, #8
 8004b4c:	d11c      	bne.n	8004b88 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b4e:	4b5f      	ldr	r3, [pc, #380]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d116      	bne.n	8004b88 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b5a:	4b5c      	ldr	r3, [pc, #368]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0302 	and.w	r3, r3, #2
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d005      	beq.n	8004b72 <HAL_RCC_OscConfig+0x152>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d001      	beq.n	8004b72 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e1c4      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b72:	4b56      	ldr	r3, [pc, #344]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	691b      	ldr	r3, [r3, #16]
 8004b7e:	00db      	lsls	r3, r3, #3
 8004b80:	4952      	ldr	r1, [pc, #328]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b86:	e03a      	b.n	8004bfe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d020      	beq.n	8004bd2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b90:	4b4f      	ldr	r3, [pc, #316]	; (8004cd0 <HAL_RCC_OscConfig+0x2b0>)
 8004b92:	2201      	movs	r2, #1
 8004b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b96:	f7fe fad9 	bl	800314c <HAL_GetTick>
 8004b9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b9c:	e008      	b.n	8004bb0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b9e:	f7fe fad5 	bl	800314c <HAL_GetTick>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	1ad3      	subs	r3, r2, r3
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d901      	bls.n	8004bb0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004bac:	2303      	movs	r3, #3
 8004bae:	e1a5      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bb0:	4b46      	ldr	r3, [pc, #280]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0302 	and.w	r3, r3, #2
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d0f0      	beq.n	8004b9e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bbc:	4b43      	ldr	r3, [pc, #268]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	691b      	ldr	r3, [r3, #16]
 8004bc8:	00db      	lsls	r3, r3, #3
 8004bca:	4940      	ldr	r1, [pc, #256]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	600b      	str	r3, [r1, #0]
 8004bd0:	e015      	b.n	8004bfe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bd2:	4b3f      	ldr	r3, [pc, #252]	; (8004cd0 <HAL_RCC_OscConfig+0x2b0>)
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd8:	f7fe fab8 	bl	800314c <HAL_GetTick>
 8004bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bde:	e008      	b.n	8004bf2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004be0:	f7fe fab4 	bl	800314c <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	2b02      	cmp	r3, #2
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e184      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bf2:	4b36      	ldr	r3, [pc, #216]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 0302 	and.w	r3, r3, #2
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1f0      	bne.n	8004be0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0308 	and.w	r3, r3, #8
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d030      	beq.n	8004c6c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d016      	beq.n	8004c40 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c12:	4b30      	ldr	r3, [pc, #192]	; (8004cd4 <HAL_RCC_OscConfig+0x2b4>)
 8004c14:	2201      	movs	r2, #1
 8004c16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c18:	f7fe fa98 	bl	800314c <HAL_GetTick>
 8004c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c1e:	e008      	b.n	8004c32 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c20:	f7fe fa94 	bl	800314c <HAL_GetTick>
 8004c24:	4602      	mov	r2, r0
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	2b02      	cmp	r3, #2
 8004c2c:	d901      	bls.n	8004c32 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	e164      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c32:	4b26      	ldr	r3, [pc, #152]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004c34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c36:	f003 0302 	and.w	r3, r3, #2
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d0f0      	beq.n	8004c20 <HAL_RCC_OscConfig+0x200>
 8004c3e:	e015      	b.n	8004c6c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c40:	4b24      	ldr	r3, [pc, #144]	; (8004cd4 <HAL_RCC_OscConfig+0x2b4>)
 8004c42:	2200      	movs	r2, #0
 8004c44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c46:	f7fe fa81 	bl	800314c <HAL_GetTick>
 8004c4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c4c:	e008      	b.n	8004c60 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c4e:	f7fe fa7d 	bl	800314c <HAL_GetTick>
 8004c52:	4602      	mov	r2, r0
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	1ad3      	subs	r3, r2, r3
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d901      	bls.n	8004c60 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	e14d      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c60:	4b1a      	ldr	r3, [pc, #104]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004c62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c64:	f003 0302 	and.w	r3, r3, #2
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d1f0      	bne.n	8004c4e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0304 	and.w	r3, r3, #4
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	f000 80a0 	beq.w	8004dba <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c7e:	4b13      	ldr	r3, [pc, #76]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d10f      	bne.n	8004caa <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	60bb      	str	r3, [r7, #8]
 8004c8e:	4b0f      	ldr	r3, [pc, #60]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c92:	4a0e      	ldr	r2, [pc, #56]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004c94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c98:	6413      	str	r3, [r2, #64]	; 0x40
 8004c9a:	4b0c      	ldr	r3, [pc, #48]	; (8004ccc <HAL_RCC_OscConfig+0x2ac>)
 8004c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ca2:	60bb      	str	r3, [r7, #8]
 8004ca4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004caa:	4b0b      	ldr	r3, [pc, #44]	; (8004cd8 <HAL_RCC_OscConfig+0x2b8>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d121      	bne.n	8004cfa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cb6:	4b08      	ldr	r3, [pc, #32]	; (8004cd8 <HAL_RCC_OscConfig+0x2b8>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a07      	ldr	r2, [pc, #28]	; (8004cd8 <HAL_RCC_OscConfig+0x2b8>)
 8004cbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cc2:	f7fe fa43 	bl	800314c <HAL_GetTick>
 8004cc6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cc8:	e011      	b.n	8004cee <HAL_RCC_OscConfig+0x2ce>
 8004cca:	bf00      	nop
 8004ccc:	40023800 	.word	0x40023800
 8004cd0:	42470000 	.word	0x42470000
 8004cd4:	42470e80 	.word	0x42470e80
 8004cd8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cdc:	f7fe fa36 	bl	800314c <HAL_GetTick>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	2b02      	cmp	r3, #2
 8004ce8:	d901      	bls.n	8004cee <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e106      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cee:	4b85      	ldr	r3, [pc, #532]	; (8004f04 <HAL_RCC_OscConfig+0x4e4>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d0f0      	beq.n	8004cdc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d106      	bne.n	8004d10 <HAL_RCC_OscConfig+0x2f0>
 8004d02:	4b81      	ldr	r3, [pc, #516]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004d04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d06:	4a80      	ldr	r2, [pc, #512]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004d08:	f043 0301 	orr.w	r3, r3, #1
 8004d0c:	6713      	str	r3, [r2, #112]	; 0x70
 8004d0e:	e01c      	b.n	8004d4a <HAL_RCC_OscConfig+0x32a>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	2b05      	cmp	r3, #5
 8004d16:	d10c      	bne.n	8004d32 <HAL_RCC_OscConfig+0x312>
 8004d18:	4b7b      	ldr	r3, [pc, #492]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d1c:	4a7a      	ldr	r2, [pc, #488]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004d1e:	f043 0304 	orr.w	r3, r3, #4
 8004d22:	6713      	str	r3, [r2, #112]	; 0x70
 8004d24:	4b78      	ldr	r3, [pc, #480]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004d26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d28:	4a77      	ldr	r2, [pc, #476]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004d2a:	f043 0301 	orr.w	r3, r3, #1
 8004d2e:	6713      	str	r3, [r2, #112]	; 0x70
 8004d30:	e00b      	b.n	8004d4a <HAL_RCC_OscConfig+0x32a>
 8004d32:	4b75      	ldr	r3, [pc, #468]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d36:	4a74      	ldr	r2, [pc, #464]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004d38:	f023 0301 	bic.w	r3, r3, #1
 8004d3c:	6713      	str	r3, [r2, #112]	; 0x70
 8004d3e:	4b72      	ldr	r3, [pc, #456]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d42:	4a71      	ldr	r2, [pc, #452]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004d44:	f023 0304 	bic.w	r3, r3, #4
 8004d48:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d015      	beq.n	8004d7e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d52:	f7fe f9fb 	bl	800314c <HAL_GetTick>
 8004d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d58:	e00a      	b.n	8004d70 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d5a:	f7fe f9f7 	bl	800314c <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d901      	bls.n	8004d70 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	e0c5      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d70:	4b65      	ldr	r3, [pc, #404]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004d72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d74:	f003 0302 	and.w	r3, r3, #2
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d0ee      	beq.n	8004d5a <HAL_RCC_OscConfig+0x33a>
 8004d7c:	e014      	b.n	8004da8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d7e:	f7fe f9e5 	bl	800314c <HAL_GetTick>
 8004d82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d84:	e00a      	b.n	8004d9c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d86:	f7fe f9e1 	bl	800314c <HAL_GetTick>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	1ad3      	subs	r3, r2, r3
 8004d90:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d901      	bls.n	8004d9c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e0af      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d9c:	4b5a      	ldr	r3, [pc, #360]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004d9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004da0:	f003 0302 	and.w	r3, r3, #2
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1ee      	bne.n	8004d86 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004da8:	7dfb      	ldrb	r3, [r7, #23]
 8004daa:	2b01      	cmp	r3, #1
 8004dac:	d105      	bne.n	8004dba <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dae:	4b56      	ldr	r3, [pc, #344]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db2:	4a55      	ldr	r2, [pc, #340]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004db4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004db8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	699b      	ldr	r3, [r3, #24]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	f000 809b 	beq.w	8004efa <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004dc4:	4b50      	ldr	r3, [pc, #320]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	f003 030c 	and.w	r3, r3, #12
 8004dcc:	2b08      	cmp	r3, #8
 8004dce:	d05c      	beq.n	8004e8a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	699b      	ldr	r3, [r3, #24]
 8004dd4:	2b02      	cmp	r3, #2
 8004dd6:	d141      	bne.n	8004e5c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dd8:	4b4c      	ldr	r3, [pc, #304]	; (8004f0c <HAL_RCC_OscConfig+0x4ec>)
 8004dda:	2200      	movs	r2, #0
 8004ddc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dde:	f7fe f9b5 	bl	800314c <HAL_GetTick>
 8004de2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004de4:	e008      	b.n	8004df8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004de6:	f7fe f9b1 	bl	800314c <HAL_GetTick>
 8004dea:	4602      	mov	r2, r0
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	1ad3      	subs	r3, r2, r3
 8004df0:	2b02      	cmp	r3, #2
 8004df2:	d901      	bls.n	8004df8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004df4:	2303      	movs	r3, #3
 8004df6:	e081      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004df8:	4b43      	ldr	r3, [pc, #268]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d1f0      	bne.n	8004de6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	69da      	ldr	r2, [r3, #28]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a1b      	ldr	r3, [r3, #32]
 8004e0c:	431a      	orrs	r2, r3
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e12:	019b      	lsls	r3, r3, #6
 8004e14:	431a      	orrs	r2, r3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e1a:	085b      	lsrs	r3, r3, #1
 8004e1c:	3b01      	subs	r3, #1
 8004e1e:	041b      	lsls	r3, r3, #16
 8004e20:	431a      	orrs	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e26:	061b      	lsls	r3, r3, #24
 8004e28:	4937      	ldr	r1, [pc, #220]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e2e:	4b37      	ldr	r3, [pc, #220]	; (8004f0c <HAL_RCC_OscConfig+0x4ec>)
 8004e30:	2201      	movs	r2, #1
 8004e32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e34:	f7fe f98a 	bl	800314c <HAL_GetTick>
 8004e38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e3a:	e008      	b.n	8004e4e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e3c:	f7fe f986 	bl	800314c <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d901      	bls.n	8004e4e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e056      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e4e:	4b2e      	ldr	r3, [pc, #184]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d0f0      	beq.n	8004e3c <HAL_RCC_OscConfig+0x41c>
 8004e5a:	e04e      	b.n	8004efa <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e5c:	4b2b      	ldr	r3, [pc, #172]	; (8004f0c <HAL_RCC_OscConfig+0x4ec>)
 8004e5e:	2200      	movs	r2, #0
 8004e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e62:	f7fe f973 	bl	800314c <HAL_GetTick>
 8004e66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e68:	e008      	b.n	8004e7c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e6a:	f7fe f96f 	bl	800314c <HAL_GetTick>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	1ad3      	subs	r3, r2, r3
 8004e74:	2b02      	cmp	r3, #2
 8004e76:	d901      	bls.n	8004e7c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e03f      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e7c:	4b22      	ldr	r3, [pc, #136]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d1f0      	bne.n	8004e6a <HAL_RCC_OscConfig+0x44a>
 8004e88:	e037      	b.n	8004efa <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	699b      	ldr	r3, [r3, #24]
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d101      	bne.n	8004e96 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e032      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e96:	4b1c      	ldr	r3, [pc, #112]	; (8004f08 <HAL_RCC_OscConfig+0x4e8>)
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	699b      	ldr	r3, [r3, #24]
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d028      	beq.n	8004ef6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d121      	bne.n	8004ef6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d11a      	bne.n	8004ef6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ecc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d111      	bne.n	8004ef6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004edc:	085b      	lsrs	r3, r3, #1
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d107      	bne.n	8004ef6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ef0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	d001      	beq.n	8004efa <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e000      	b.n	8004efc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004efa:	2300      	movs	r3, #0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3718      	adds	r7, #24
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	40007000 	.word	0x40007000
 8004f08:	40023800 	.word	0x40023800
 8004f0c:	42470060 	.word	0x42470060

08004f10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d101      	bne.n	8004f24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e0cc      	b.n	80050be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f24:	4b68      	ldr	r3, [pc, #416]	; (80050c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 0307 	and.w	r3, r3, #7
 8004f2c:	683a      	ldr	r2, [r7, #0]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d90c      	bls.n	8004f4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f32:	4b65      	ldr	r3, [pc, #404]	; (80050c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f34:	683a      	ldr	r2, [r7, #0]
 8004f36:	b2d2      	uxtb	r2, r2
 8004f38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f3a:	4b63      	ldr	r3, [pc, #396]	; (80050c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0307 	and.w	r3, r3, #7
 8004f42:	683a      	ldr	r2, [r7, #0]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d001      	beq.n	8004f4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e0b8      	b.n	80050be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0302 	and.w	r3, r3, #2
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d020      	beq.n	8004f9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0304 	and.w	r3, r3, #4
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d005      	beq.n	8004f70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f64:	4b59      	ldr	r3, [pc, #356]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	4a58      	ldr	r2, [pc, #352]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 8004f6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0308 	and.w	r3, r3, #8
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d005      	beq.n	8004f88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f7c:	4b53      	ldr	r3, [pc, #332]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	4a52      	ldr	r2, [pc, #328]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 8004f82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f88:	4b50      	ldr	r3, [pc, #320]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	494d      	ldr	r1, [pc, #308]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 8004f96:	4313      	orrs	r3, r2
 8004f98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 0301 	and.w	r3, r3, #1
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d044      	beq.n	8005030 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d107      	bne.n	8004fbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fae:	4b47      	ldr	r3, [pc, #284]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d119      	bne.n	8004fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e07f      	b.n	80050be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	2b02      	cmp	r3, #2
 8004fc4:	d003      	beq.n	8004fce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fca:	2b03      	cmp	r3, #3
 8004fcc:	d107      	bne.n	8004fde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fce:	4b3f      	ldr	r3, [pc, #252]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d109      	bne.n	8004fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e06f      	b.n	80050be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fde:	4b3b      	ldr	r3, [pc, #236]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d101      	bne.n	8004fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e067      	b.n	80050be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fee:	4b37      	ldr	r3, [pc, #220]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	f023 0203 	bic.w	r2, r3, #3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	4934      	ldr	r1, [pc, #208]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005000:	f7fe f8a4 	bl	800314c <HAL_GetTick>
 8005004:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005006:	e00a      	b.n	800501e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005008:	f7fe f8a0 	bl	800314c <HAL_GetTick>
 800500c:	4602      	mov	r2, r0
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	f241 3288 	movw	r2, #5000	; 0x1388
 8005016:	4293      	cmp	r3, r2
 8005018:	d901      	bls.n	800501e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e04f      	b.n	80050be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800501e:	4b2b      	ldr	r3, [pc, #172]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	f003 020c 	and.w	r2, r3, #12
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	429a      	cmp	r2, r3
 800502e:	d1eb      	bne.n	8005008 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005030:	4b25      	ldr	r3, [pc, #148]	; (80050c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0307 	and.w	r3, r3, #7
 8005038:	683a      	ldr	r2, [r7, #0]
 800503a:	429a      	cmp	r2, r3
 800503c:	d20c      	bcs.n	8005058 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800503e:	4b22      	ldr	r3, [pc, #136]	; (80050c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005040:	683a      	ldr	r2, [r7, #0]
 8005042:	b2d2      	uxtb	r2, r2
 8005044:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005046:	4b20      	ldr	r3, [pc, #128]	; (80050c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0307 	and.w	r3, r3, #7
 800504e:	683a      	ldr	r2, [r7, #0]
 8005050:	429a      	cmp	r2, r3
 8005052:	d001      	beq.n	8005058 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e032      	b.n	80050be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f003 0304 	and.w	r3, r3, #4
 8005060:	2b00      	cmp	r3, #0
 8005062:	d008      	beq.n	8005076 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005064:	4b19      	ldr	r3, [pc, #100]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	4916      	ldr	r1, [pc, #88]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 8005072:	4313      	orrs	r3, r2
 8005074:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0308 	and.w	r3, r3, #8
 800507e:	2b00      	cmp	r3, #0
 8005080:	d009      	beq.n	8005096 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005082:	4b12      	ldr	r3, [pc, #72]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	00db      	lsls	r3, r3, #3
 8005090:	490e      	ldr	r1, [pc, #56]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 8005092:	4313      	orrs	r3, r2
 8005094:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005096:	f000 f821 	bl	80050dc <HAL_RCC_GetSysClockFreq>
 800509a:	4602      	mov	r2, r0
 800509c:	4b0b      	ldr	r3, [pc, #44]	; (80050cc <HAL_RCC_ClockConfig+0x1bc>)
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	091b      	lsrs	r3, r3, #4
 80050a2:	f003 030f 	and.w	r3, r3, #15
 80050a6:	490a      	ldr	r1, [pc, #40]	; (80050d0 <HAL_RCC_ClockConfig+0x1c0>)
 80050a8:	5ccb      	ldrb	r3, [r1, r3]
 80050aa:	fa22 f303 	lsr.w	r3, r2, r3
 80050ae:	4a09      	ldr	r2, [pc, #36]	; (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 80050b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80050b2:	4b09      	ldr	r3, [pc, #36]	; (80050d8 <HAL_RCC_ClockConfig+0x1c8>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7fe f804 	bl	80030c4 <HAL_InitTick>

  return HAL_OK;
 80050bc:	2300      	movs	r3, #0
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3710      	adds	r7, #16
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	bf00      	nop
 80050c8:	40023c00 	.word	0x40023c00
 80050cc:	40023800 	.word	0x40023800
 80050d0:	0800b890 	.word	0x0800b890
 80050d4:	20000008 	.word	0x20000008
 80050d8:	2000000c 	.word	0x2000000c

080050dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050dc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80050e0:	b084      	sub	sp, #16
 80050e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80050e4:	2300      	movs	r3, #0
 80050e6:	607b      	str	r3, [r7, #4]
 80050e8:	2300      	movs	r3, #0
 80050ea:	60fb      	str	r3, [r7, #12]
 80050ec:	2300      	movs	r3, #0
 80050ee:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80050f0:	2300      	movs	r3, #0
 80050f2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050f4:	4b67      	ldr	r3, [pc, #412]	; (8005294 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	f003 030c 	and.w	r3, r3, #12
 80050fc:	2b08      	cmp	r3, #8
 80050fe:	d00d      	beq.n	800511c <HAL_RCC_GetSysClockFreq+0x40>
 8005100:	2b08      	cmp	r3, #8
 8005102:	f200 80bd 	bhi.w	8005280 <HAL_RCC_GetSysClockFreq+0x1a4>
 8005106:	2b00      	cmp	r3, #0
 8005108:	d002      	beq.n	8005110 <HAL_RCC_GetSysClockFreq+0x34>
 800510a:	2b04      	cmp	r3, #4
 800510c:	d003      	beq.n	8005116 <HAL_RCC_GetSysClockFreq+0x3a>
 800510e:	e0b7      	b.n	8005280 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005110:	4b61      	ldr	r3, [pc, #388]	; (8005298 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005112:	60bb      	str	r3, [r7, #8]
       break;
 8005114:	e0b7      	b.n	8005286 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005116:	4b61      	ldr	r3, [pc, #388]	; (800529c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005118:	60bb      	str	r3, [r7, #8]
      break;
 800511a:	e0b4      	b.n	8005286 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800511c:	4b5d      	ldr	r3, [pc, #372]	; (8005294 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005124:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005126:	4b5b      	ldr	r3, [pc, #364]	; (8005294 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d04d      	beq.n	80051ce <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005132:	4b58      	ldr	r3, [pc, #352]	; (8005294 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	099b      	lsrs	r3, r3, #6
 8005138:	461a      	mov	r2, r3
 800513a:	f04f 0300 	mov.w	r3, #0
 800513e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005142:	f04f 0100 	mov.w	r1, #0
 8005146:	ea02 0800 	and.w	r8, r2, r0
 800514a:	ea03 0901 	and.w	r9, r3, r1
 800514e:	4640      	mov	r0, r8
 8005150:	4649      	mov	r1, r9
 8005152:	f04f 0200 	mov.w	r2, #0
 8005156:	f04f 0300 	mov.w	r3, #0
 800515a:	014b      	lsls	r3, r1, #5
 800515c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005160:	0142      	lsls	r2, r0, #5
 8005162:	4610      	mov	r0, r2
 8005164:	4619      	mov	r1, r3
 8005166:	ebb0 0008 	subs.w	r0, r0, r8
 800516a:	eb61 0109 	sbc.w	r1, r1, r9
 800516e:	f04f 0200 	mov.w	r2, #0
 8005172:	f04f 0300 	mov.w	r3, #0
 8005176:	018b      	lsls	r3, r1, #6
 8005178:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800517c:	0182      	lsls	r2, r0, #6
 800517e:	1a12      	subs	r2, r2, r0
 8005180:	eb63 0301 	sbc.w	r3, r3, r1
 8005184:	f04f 0000 	mov.w	r0, #0
 8005188:	f04f 0100 	mov.w	r1, #0
 800518c:	00d9      	lsls	r1, r3, #3
 800518e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005192:	00d0      	lsls	r0, r2, #3
 8005194:	4602      	mov	r2, r0
 8005196:	460b      	mov	r3, r1
 8005198:	eb12 0208 	adds.w	r2, r2, r8
 800519c:	eb43 0309 	adc.w	r3, r3, r9
 80051a0:	f04f 0000 	mov.w	r0, #0
 80051a4:	f04f 0100 	mov.w	r1, #0
 80051a8:	0259      	lsls	r1, r3, #9
 80051aa:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80051ae:	0250      	lsls	r0, r2, #9
 80051b0:	4602      	mov	r2, r0
 80051b2:	460b      	mov	r3, r1
 80051b4:	4610      	mov	r0, r2
 80051b6:	4619      	mov	r1, r3
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	461a      	mov	r2, r3
 80051bc:	f04f 0300 	mov.w	r3, #0
 80051c0:	f7fb fc7c 	bl	8000abc <__aeabi_uldivmod>
 80051c4:	4602      	mov	r2, r0
 80051c6:	460b      	mov	r3, r1
 80051c8:	4613      	mov	r3, r2
 80051ca:	60fb      	str	r3, [r7, #12]
 80051cc:	e04a      	b.n	8005264 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051ce:	4b31      	ldr	r3, [pc, #196]	; (8005294 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	099b      	lsrs	r3, r3, #6
 80051d4:	461a      	mov	r2, r3
 80051d6:	f04f 0300 	mov.w	r3, #0
 80051da:	f240 10ff 	movw	r0, #511	; 0x1ff
 80051de:	f04f 0100 	mov.w	r1, #0
 80051e2:	ea02 0400 	and.w	r4, r2, r0
 80051e6:	ea03 0501 	and.w	r5, r3, r1
 80051ea:	4620      	mov	r0, r4
 80051ec:	4629      	mov	r1, r5
 80051ee:	f04f 0200 	mov.w	r2, #0
 80051f2:	f04f 0300 	mov.w	r3, #0
 80051f6:	014b      	lsls	r3, r1, #5
 80051f8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80051fc:	0142      	lsls	r2, r0, #5
 80051fe:	4610      	mov	r0, r2
 8005200:	4619      	mov	r1, r3
 8005202:	1b00      	subs	r0, r0, r4
 8005204:	eb61 0105 	sbc.w	r1, r1, r5
 8005208:	f04f 0200 	mov.w	r2, #0
 800520c:	f04f 0300 	mov.w	r3, #0
 8005210:	018b      	lsls	r3, r1, #6
 8005212:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005216:	0182      	lsls	r2, r0, #6
 8005218:	1a12      	subs	r2, r2, r0
 800521a:	eb63 0301 	sbc.w	r3, r3, r1
 800521e:	f04f 0000 	mov.w	r0, #0
 8005222:	f04f 0100 	mov.w	r1, #0
 8005226:	00d9      	lsls	r1, r3, #3
 8005228:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800522c:	00d0      	lsls	r0, r2, #3
 800522e:	4602      	mov	r2, r0
 8005230:	460b      	mov	r3, r1
 8005232:	1912      	adds	r2, r2, r4
 8005234:	eb45 0303 	adc.w	r3, r5, r3
 8005238:	f04f 0000 	mov.w	r0, #0
 800523c:	f04f 0100 	mov.w	r1, #0
 8005240:	0299      	lsls	r1, r3, #10
 8005242:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005246:	0290      	lsls	r0, r2, #10
 8005248:	4602      	mov	r2, r0
 800524a:	460b      	mov	r3, r1
 800524c:	4610      	mov	r0, r2
 800524e:	4619      	mov	r1, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	461a      	mov	r2, r3
 8005254:	f04f 0300 	mov.w	r3, #0
 8005258:	f7fb fc30 	bl	8000abc <__aeabi_uldivmod>
 800525c:	4602      	mov	r2, r0
 800525e:	460b      	mov	r3, r1
 8005260:	4613      	mov	r3, r2
 8005262:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005264:	4b0b      	ldr	r3, [pc, #44]	; (8005294 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	0c1b      	lsrs	r3, r3, #16
 800526a:	f003 0303 	and.w	r3, r3, #3
 800526e:	3301      	adds	r3, #1
 8005270:	005b      	lsls	r3, r3, #1
 8005272:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005274:	68fa      	ldr	r2, [r7, #12]
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	fbb2 f3f3 	udiv	r3, r2, r3
 800527c:	60bb      	str	r3, [r7, #8]
      break;
 800527e:	e002      	b.n	8005286 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005280:	4b05      	ldr	r3, [pc, #20]	; (8005298 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005282:	60bb      	str	r3, [r7, #8]
      break;
 8005284:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005286:	68bb      	ldr	r3, [r7, #8]
}
 8005288:	4618      	mov	r0, r3
 800528a:	3710      	adds	r7, #16
 800528c:	46bd      	mov	sp, r7
 800528e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005292:	bf00      	nop
 8005294:	40023800 	.word	0x40023800
 8005298:	00f42400 	.word	0x00f42400
 800529c:	007a1200 	.word	0x007a1200

080052a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052a0:	b480      	push	{r7}
 80052a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052a4:	4b03      	ldr	r3, [pc, #12]	; (80052b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80052a6:	681b      	ldr	r3, [r3, #0]
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	20000008 	.word	0x20000008

080052b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80052bc:	f7ff fff0 	bl	80052a0 <HAL_RCC_GetHCLKFreq>
 80052c0:	4602      	mov	r2, r0
 80052c2:	4b05      	ldr	r3, [pc, #20]	; (80052d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	0a9b      	lsrs	r3, r3, #10
 80052c8:	f003 0307 	and.w	r3, r3, #7
 80052cc:	4903      	ldr	r1, [pc, #12]	; (80052dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80052ce:	5ccb      	ldrb	r3, [r1, r3]
 80052d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	bd80      	pop	{r7, pc}
 80052d8:	40023800 	.word	0x40023800
 80052dc:	0800b8a0 	.word	0x0800b8a0

080052e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80052e4:	f7ff ffdc 	bl	80052a0 <HAL_RCC_GetHCLKFreq>
 80052e8:	4602      	mov	r2, r0
 80052ea:	4b05      	ldr	r3, [pc, #20]	; (8005300 <HAL_RCC_GetPCLK2Freq+0x20>)
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	0b5b      	lsrs	r3, r3, #13
 80052f0:	f003 0307 	and.w	r3, r3, #7
 80052f4:	4903      	ldr	r1, [pc, #12]	; (8005304 <HAL_RCC_GetPCLK2Freq+0x24>)
 80052f6:	5ccb      	ldrb	r3, [r1, r3]
 80052f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	bd80      	pop	{r7, pc}
 8005300:	40023800 	.word	0x40023800
 8005304:	0800b8a0 	.word	0x0800b8a0

08005308 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d101      	bne.n	800531a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e07b      	b.n	8005412 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531e:	2b00      	cmp	r3, #0
 8005320:	d108      	bne.n	8005334 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800532a:	d009      	beq.n	8005340 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2200      	movs	r2, #0
 8005330:	61da      	str	r2, [r3, #28]
 8005332:	e005      	b.n	8005340 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2200      	movs	r2, #0
 800533e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800534c:	b2db      	uxtb	r3, r3
 800534e:	2b00      	cmp	r3, #0
 8005350:	d106      	bne.n	8005360 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f7fd fa84 	bl	8002868 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2202      	movs	r2, #2
 8005364:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005376:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005388:	431a      	orrs	r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005392:	431a      	orrs	r2, r3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	691b      	ldr	r3, [r3, #16]
 8005398:	f003 0302 	and.w	r3, r3, #2
 800539c:	431a      	orrs	r2, r3
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	695b      	ldr	r3, [r3, #20]
 80053a2:	f003 0301 	and.w	r3, r3, #1
 80053a6:	431a      	orrs	r2, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	699b      	ldr	r3, [r3, #24]
 80053ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053b0:	431a      	orrs	r2, r3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	69db      	ldr	r3, [r3, #28]
 80053b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80053ba:	431a      	orrs	r2, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a1b      	ldr	r3, [r3, #32]
 80053c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053c4:	ea42 0103 	orr.w	r1, r2, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053cc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	430a      	orrs	r2, r1
 80053d6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	699b      	ldr	r3, [r3, #24]
 80053dc:	0c1b      	lsrs	r3, r3, #16
 80053de:	f003 0104 	and.w	r1, r3, #4
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e6:	f003 0210 	and.w	r2, r3, #16
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	430a      	orrs	r2, r1
 80053f0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	69da      	ldr	r2, [r3, #28]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005400:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3708      	adds	r7, #8
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}

0800541a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800541a:	b580      	push	{r7, lr}
 800541c:	b088      	sub	sp, #32
 800541e:	af00      	add	r7, sp, #0
 8005420:	60f8      	str	r0, [r7, #12]
 8005422:	60b9      	str	r1, [r7, #8]
 8005424:	603b      	str	r3, [r7, #0]
 8005426:	4613      	mov	r3, r2
 8005428:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800542a:	2300      	movs	r3, #0
 800542c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005434:	2b01      	cmp	r3, #1
 8005436:	d101      	bne.n	800543c <HAL_SPI_Transmit+0x22>
 8005438:	2302      	movs	r3, #2
 800543a:	e126      	b.n	800568a <HAL_SPI_Transmit+0x270>
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005444:	f7fd fe82 	bl	800314c <HAL_GetTick>
 8005448:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800544a:	88fb      	ldrh	r3, [r7, #6]
 800544c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005454:	b2db      	uxtb	r3, r3
 8005456:	2b01      	cmp	r3, #1
 8005458:	d002      	beq.n	8005460 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800545a:	2302      	movs	r3, #2
 800545c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800545e:	e10b      	b.n	8005678 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d002      	beq.n	800546c <HAL_SPI_Transmit+0x52>
 8005466:	88fb      	ldrh	r3, [r7, #6]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d102      	bne.n	8005472 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005470:	e102      	b.n	8005678 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2203      	movs	r2, #3
 8005476:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2200      	movs	r2, #0
 800547e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	68ba      	ldr	r2, [r7, #8]
 8005484:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	88fa      	ldrh	r2, [r7, #6]
 800548a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	88fa      	ldrh	r2, [r7, #6]
 8005490:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2200      	movs	r2, #0
 8005496:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2200      	movs	r2, #0
 800549c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2200      	movs	r2, #0
 80054a2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2200      	movs	r2, #0
 80054a8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2200      	movs	r2, #0
 80054ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054b8:	d10f      	bne.n	80054da <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054e4:	2b40      	cmp	r3, #64	; 0x40
 80054e6:	d007      	beq.n	80054f8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005500:	d14b      	bne.n	800559a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d002      	beq.n	8005510 <HAL_SPI_Transmit+0xf6>
 800550a:	8afb      	ldrh	r3, [r7, #22]
 800550c:	2b01      	cmp	r3, #1
 800550e:	d13e      	bne.n	800558e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005514:	881a      	ldrh	r2, [r3, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005520:	1c9a      	adds	r2, r3, #2
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800552a:	b29b      	uxth	r3, r3
 800552c:	3b01      	subs	r3, #1
 800552e:	b29a      	uxth	r2, r3
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005534:	e02b      	b.n	800558e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	f003 0302 	and.w	r3, r3, #2
 8005540:	2b02      	cmp	r3, #2
 8005542:	d112      	bne.n	800556a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005548:	881a      	ldrh	r2, [r3, #0]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005554:	1c9a      	adds	r2, r3, #2
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800555e:	b29b      	uxth	r3, r3
 8005560:	3b01      	subs	r3, #1
 8005562:	b29a      	uxth	r2, r3
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	86da      	strh	r2, [r3, #54]	; 0x36
 8005568:	e011      	b.n	800558e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800556a:	f7fd fdef 	bl	800314c <HAL_GetTick>
 800556e:	4602      	mov	r2, r0
 8005570:	69bb      	ldr	r3, [r7, #24]
 8005572:	1ad3      	subs	r3, r2, r3
 8005574:	683a      	ldr	r2, [r7, #0]
 8005576:	429a      	cmp	r2, r3
 8005578:	d803      	bhi.n	8005582 <HAL_SPI_Transmit+0x168>
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005580:	d102      	bne.n	8005588 <HAL_SPI_Transmit+0x16e>
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d102      	bne.n	800558e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005588:	2303      	movs	r3, #3
 800558a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800558c:	e074      	b.n	8005678 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005592:	b29b      	uxth	r3, r3
 8005594:	2b00      	cmp	r3, #0
 8005596:	d1ce      	bne.n	8005536 <HAL_SPI_Transmit+0x11c>
 8005598:	e04c      	b.n	8005634 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d002      	beq.n	80055a8 <HAL_SPI_Transmit+0x18e>
 80055a2:	8afb      	ldrh	r3, [r7, #22]
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d140      	bne.n	800562a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	330c      	adds	r3, #12
 80055b2:	7812      	ldrb	r2, [r2, #0]
 80055b4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ba:	1c5a      	adds	r2, r3, #1
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	3b01      	subs	r3, #1
 80055c8:	b29a      	uxth	r2, r3
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80055ce:	e02c      	b.n	800562a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	f003 0302 	and.w	r3, r3, #2
 80055da:	2b02      	cmp	r3, #2
 80055dc:	d113      	bne.n	8005606 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	330c      	adds	r3, #12
 80055e8:	7812      	ldrb	r2, [r2, #0]
 80055ea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055f0:	1c5a      	adds	r2, r3, #1
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	3b01      	subs	r3, #1
 80055fe:	b29a      	uxth	r2, r3
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	86da      	strh	r2, [r3, #54]	; 0x36
 8005604:	e011      	b.n	800562a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005606:	f7fd fda1 	bl	800314c <HAL_GetTick>
 800560a:	4602      	mov	r2, r0
 800560c:	69bb      	ldr	r3, [r7, #24]
 800560e:	1ad3      	subs	r3, r2, r3
 8005610:	683a      	ldr	r2, [r7, #0]
 8005612:	429a      	cmp	r2, r3
 8005614:	d803      	bhi.n	800561e <HAL_SPI_Transmit+0x204>
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800561c:	d102      	bne.n	8005624 <HAL_SPI_Transmit+0x20a>
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d102      	bne.n	800562a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005628:	e026      	b.n	8005678 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800562e:	b29b      	uxth	r3, r3
 8005630:	2b00      	cmp	r3, #0
 8005632:	d1cd      	bne.n	80055d0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005634:	69ba      	ldr	r2, [r7, #24]
 8005636:	6839      	ldr	r1, [r7, #0]
 8005638:	68f8      	ldr	r0, [r7, #12]
 800563a:	f000 fbcb 	bl	8005dd4 <SPI_EndRxTxTransaction>
 800563e:	4603      	mov	r3, r0
 8005640:	2b00      	cmp	r3, #0
 8005642:	d002      	beq.n	800564a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2220      	movs	r2, #32
 8005648:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d10a      	bne.n	8005668 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005652:	2300      	movs	r3, #0
 8005654:	613b      	str	r3, [r7, #16]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	613b      	str	r3, [r7, #16]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	613b      	str	r3, [r7, #16]
 8005666:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800566c:	2b00      	cmp	r3, #0
 800566e:	d002      	beq.n	8005676 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	77fb      	strb	r3, [r7, #31]
 8005674:	e000      	b.n	8005678 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005676:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2200      	movs	r2, #0
 8005684:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005688:	7ffb      	ldrb	r3, [r7, #31]
}
 800568a:	4618      	mov	r0, r3
 800568c:	3720      	adds	r7, #32
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}

08005692 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005692:	b580      	push	{r7, lr}
 8005694:	b088      	sub	sp, #32
 8005696:	af02      	add	r7, sp, #8
 8005698:	60f8      	str	r0, [r7, #12]
 800569a:	60b9      	str	r1, [r7, #8]
 800569c:	603b      	str	r3, [r7, #0]
 800569e:	4613      	mov	r3, r2
 80056a0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80056a2:	2300      	movs	r3, #0
 80056a4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056ae:	d112      	bne.n	80056d6 <HAL_SPI_Receive+0x44>
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d10e      	bne.n	80056d6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2204      	movs	r2, #4
 80056bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80056c0:	88fa      	ldrh	r2, [r7, #6]
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	9300      	str	r3, [sp, #0]
 80056c6:	4613      	mov	r3, r2
 80056c8:	68ba      	ldr	r2, [r7, #8]
 80056ca:	68b9      	ldr	r1, [r7, #8]
 80056cc:	68f8      	ldr	r0, [r7, #12]
 80056ce:	f000 f8f1 	bl	80058b4 <HAL_SPI_TransmitReceive>
 80056d2:	4603      	mov	r3, r0
 80056d4:	e0ea      	b.n	80058ac <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d101      	bne.n	80056e4 <HAL_SPI_Receive+0x52>
 80056e0:	2302      	movs	r3, #2
 80056e2:	e0e3      	b.n	80058ac <HAL_SPI_Receive+0x21a>
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056ec:	f7fd fd2e 	bl	800314c <HAL_GetTick>
 80056f0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056f8:	b2db      	uxtb	r3, r3
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d002      	beq.n	8005704 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80056fe:	2302      	movs	r3, #2
 8005700:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005702:	e0ca      	b.n	800589a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d002      	beq.n	8005710 <HAL_SPI_Receive+0x7e>
 800570a:	88fb      	ldrh	r3, [r7, #6]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d102      	bne.n	8005716 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005714:	e0c1      	b.n	800589a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2204      	movs	r2, #4
 800571a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	68ba      	ldr	r2, [r7, #8]
 8005728:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	88fa      	ldrh	r2, [r7, #6]
 800572e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	88fa      	ldrh	r2, [r7, #6]
 8005734:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2200      	movs	r2, #0
 800573a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2200      	movs	r2, #0
 8005740:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2200      	movs	r2, #0
 8005746:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2200      	movs	r2, #0
 800574c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800575c:	d10f      	bne.n	800577e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800576c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800577c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005788:	2b40      	cmp	r3, #64	; 0x40
 800578a:	d007      	beq.n	800579c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800579a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d162      	bne.n	800586a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80057a4:	e02e      	b.n	8005804 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	f003 0301 	and.w	r3, r3, #1
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d115      	bne.n	80057e0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f103 020c 	add.w	r2, r3, #12
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c0:	7812      	ldrb	r2, [r2, #0]
 80057c2:	b2d2      	uxtb	r2, r2
 80057c4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ca:	1c5a      	adds	r2, r3, #1
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	3b01      	subs	r3, #1
 80057d8:	b29a      	uxth	r2, r3
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80057de:	e011      	b.n	8005804 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057e0:	f7fd fcb4 	bl	800314c <HAL_GetTick>
 80057e4:	4602      	mov	r2, r0
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	683a      	ldr	r2, [r7, #0]
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d803      	bhi.n	80057f8 <HAL_SPI_Receive+0x166>
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f6:	d102      	bne.n	80057fe <HAL_SPI_Receive+0x16c>
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d102      	bne.n	8005804 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005802:	e04a      	b.n	800589a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005808:	b29b      	uxth	r3, r3
 800580a:	2b00      	cmp	r3, #0
 800580c:	d1cb      	bne.n	80057a6 <HAL_SPI_Receive+0x114>
 800580e:	e031      	b.n	8005874 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	f003 0301 	and.w	r3, r3, #1
 800581a:	2b01      	cmp	r3, #1
 800581c:	d113      	bne.n	8005846 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68da      	ldr	r2, [r3, #12]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005828:	b292      	uxth	r2, r2
 800582a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005830:	1c9a      	adds	r2, r3, #2
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800583a:	b29b      	uxth	r3, r3
 800583c:	3b01      	subs	r3, #1
 800583e:	b29a      	uxth	r2, r3
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005844:	e011      	b.n	800586a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005846:	f7fd fc81 	bl	800314c <HAL_GetTick>
 800584a:	4602      	mov	r2, r0
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	683a      	ldr	r2, [r7, #0]
 8005852:	429a      	cmp	r2, r3
 8005854:	d803      	bhi.n	800585e <HAL_SPI_Receive+0x1cc>
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800585c:	d102      	bne.n	8005864 <HAL_SPI_Receive+0x1d2>
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d102      	bne.n	800586a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005864:	2303      	movs	r3, #3
 8005866:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005868:	e017      	b.n	800589a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800586e:	b29b      	uxth	r3, r3
 8005870:	2b00      	cmp	r3, #0
 8005872:	d1cd      	bne.n	8005810 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005874:	693a      	ldr	r2, [r7, #16]
 8005876:	6839      	ldr	r1, [r7, #0]
 8005878:	68f8      	ldr	r0, [r7, #12]
 800587a:	f000 fa45 	bl	8005d08 <SPI_EndRxTransaction>
 800587e:	4603      	mov	r3, r0
 8005880:	2b00      	cmp	r3, #0
 8005882:	d002      	beq.n	800588a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2220      	movs	r2, #32
 8005888:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800588e:	2b00      	cmp	r3, #0
 8005890:	d002      	beq.n	8005898 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	75fb      	strb	r3, [r7, #23]
 8005896:	e000      	b.n	800589a <HAL_SPI_Receive+0x208>
  }

error :
 8005898:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2201      	movs	r2, #1
 800589e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80058aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3718      	adds	r7, #24
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}

080058b4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b08c      	sub	sp, #48	; 0x30
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	607a      	str	r2, [r7, #4]
 80058c0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80058c2:	2301      	movs	r3, #1
 80058c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80058c6:	2300      	movs	r3, #0
 80058c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d101      	bne.n	80058da <HAL_SPI_TransmitReceive+0x26>
 80058d6:	2302      	movs	r3, #2
 80058d8:	e18a      	b.n	8005bf0 <HAL_SPI_TransmitReceive+0x33c>
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2201      	movs	r2, #1
 80058de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058e2:	f7fd fc33 	bl	800314c <HAL_GetTick>
 80058e6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80058f8:	887b      	ldrh	r3, [r7, #2]
 80058fa:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80058fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005900:	2b01      	cmp	r3, #1
 8005902:	d00f      	beq.n	8005924 <HAL_SPI_TransmitReceive+0x70>
 8005904:	69fb      	ldr	r3, [r7, #28]
 8005906:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800590a:	d107      	bne.n	800591c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d103      	bne.n	800591c <HAL_SPI_TransmitReceive+0x68>
 8005914:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005918:	2b04      	cmp	r3, #4
 800591a:	d003      	beq.n	8005924 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800591c:	2302      	movs	r3, #2
 800591e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005922:	e15b      	b.n	8005bdc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d005      	beq.n	8005936 <HAL_SPI_TransmitReceive+0x82>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d002      	beq.n	8005936 <HAL_SPI_TransmitReceive+0x82>
 8005930:	887b      	ldrh	r3, [r7, #2]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d103      	bne.n	800593e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800593c:	e14e      	b.n	8005bdc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005944:	b2db      	uxtb	r3, r3
 8005946:	2b04      	cmp	r3, #4
 8005948:	d003      	beq.n	8005952 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2205      	movs	r2, #5
 800594e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	687a      	ldr	r2, [r7, #4]
 800595c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	887a      	ldrh	r2, [r7, #2]
 8005962:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	887a      	ldrh	r2, [r7, #2]
 8005968:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	68ba      	ldr	r2, [r7, #8]
 800596e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	887a      	ldrh	r2, [r7, #2]
 8005974:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	887a      	ldrh	r2, [r7, #2]
 800597a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2200      	movs	r2, #0
 8005980:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2200      	movs	r2, #0
 8005986:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005992:	2b40      	cmp	r3, #64	; 0x40
 8005994:	d007      	beq.n	80059a6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059ae:	d178      	bne.n	8005aa2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d002      	beq.n	80059be <HAL_SPI_TransmitReceive+0x10a>
 80059b8:	8b7b      	ldrh	r3, [r7, #26]
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d166      	bne.n	8005a8c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059c2:	881a      	ldrh	r2, [r3, #0]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ce:	1c9a      	adds	r2, r3, #2
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059d8:	b29b      	uxth	r3, r3
 80059da:	3b01      	subs	r3, #1
 80059dc:	b29a      	uxth	r2, r3
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059e2:	e053      	b.n	8005a8c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	f003 0302 	and.w	r3, r3, #2
 80059ee:	2b02      	cmp	r3, #2
 80059f0:	d11b      	bne.n	8005a2a <HAL_SPI_TransmitReceive+0x176>
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d016      	beq.n	8005a2a <HAL_SPI_TransmitReceive+0x176>
 80059fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d113      	bne.n	8005a2a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a06:	881a      	ldrh	r2, [r3, #0]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a12:	1c9a      	adds	r2, r3, #2
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	3b01      	subs	r3, #1
 8005a20:	b29a      	uxth	r2, r3
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005a26:	2300      	movs	r3, #0
 8005a28:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	f003 0301 	and.w	r3, r3, #1
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d119      	bne.n	8005a6c <HAL_SPI_TransmitReceive+0x1b8>
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d014      	beq.n	8005a6c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	68da      	ldr	r2, [r3, #12]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a4c:	b292      	uxth	r2, r2
 8005a4e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a54:	1c9a      	adds	r2, r3, #2
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	3b01      	subs	r3, #1
 8005a62:	b29a      	uxth	r2, r3
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005a6c:	f7fd fb6e 	bl	800314c <HAL_GetTick>
 8005a70:	4602      	mov	r2, r0
 8005a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d807      	bhi.n	8005a8c <HAL_SPI_TransmitReceive+0x1d8>
 8005a7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a82:	d003      	beq.n	8005a8c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005a84:	2303      	movs	r3, #3
 8005a86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005a8a:	e0a7      	b.n	8005bdc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1a6      	bne.n	80059e4 <HAL_SPI_TransmitReceive+0x130>
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d1a1      	bne.n	80059e4 <HAL_SPI_TransmitReceive+0x130>
 8005aa0:	e07c      	b.n	8005b9c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d002      	beq.n	8005ab0 <HAL_SPI_TransmitReceive+0x1fc>
 8005aaa:	8b7b      	ldrh	r3, [r7, #26]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d16b      	bne.n	8005b88 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	330c      	adds	r3, #12
 8005aba:	7812      	ldrb	r2, [r2, #0]
 8005abc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ac2:	1c5a      	adds	r2, r3, #1
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	3b01      	subs	r3, #1
 8005ad0:	b29a      	uxth	r2, r3
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ad6:	e057      	b.n	8005b88 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	d11c      	bne.n	8005b20 <HAL_SPI_TransmitReceive+0x26c>
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d017      	beq.n	8005b20 <HAL_SPI_TransmitReceive+0x26c>
 8005af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d114      	bne.n	8005b20 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	330c      	adds	r3, #12
 8005b00:	7812      	ldrb	r2, [r2, #0]
 8005b02:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b08:	1c5a      	adds	r2, r3, #1
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	3b01      	subs	r3, #1
 8005b16:	b29a      	uxth	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	f003 0301 	and.w	r3, r3, #1
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d119      	bne.n	8005b62 <HAL_SPI_TransmitReceive+0x2ae>
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d014      	beq.n	8005b62 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	68da      	ldr	r2, [r3, #12]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b42:	b2d2      	uxtb	r2, r2
 8005b44:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b4a:	1c5a      	adds	r2, r3, #1
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	3b01      	subs	r3, #1
 8005b58:	b29a      	uxth	r2, r3
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005b62:	f7fd faf3 	bl	800314c <HAL_GetTick>
 8005b66:	4602      	mov	r2, r0
 8005b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b6a:	1ad3      	subs	r3, r2, r3
 8005b6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d803      	bhi.n	8005b7a <HAL_SPI_TransmitReceive+0x2c6>
 8005b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b78:	d102      	bne.n	8005b80 <HAL_SPI_TransmitReceive+0x2cc>
 8005b7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d103      	bne.n	8005b88 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005b80:	2303      	movs	r3, #3
 8005b82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005b86:	e029      	b.n	8005bdc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b8c:	b29b      	uxth	r3, r3
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d1a2      	bne.n	8005ad8 <HAL_SPI_TransmitReceive+0x224>
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d19d      	bne.n	8005ad8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b9e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005ba0:	68f8      	ldr	r0, [r7, #12]
 8005ba2:	f000 f917 	bl	8005dd4 <SPI_EndRxTxTransaction>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d006      	beq.n	8005bba <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2220      	movs	r2, #32
 8005bb6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005bb8:	e010      	b.n	8005bdc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d10b      	bne.n	8005bda <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	617b      	str	r3, [r7, #20]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	617b      	str	r3, [r7, #20]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	617b      	str	r3, [r7, #20]
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	e000      	b.n	8005bdc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005bda:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2200      	movs	r2, #0
 8005be8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005bec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3730      	adds	r7, #48	; 0x30
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b088      	sub	sp, #32
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	603b      	str	r3, [r7, #0]
 8005c04:	4613      	mov	r3, r2
 8005c06:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005c08:	f7fd faa0 	bl	800314c <HAL_GetTick>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c10:	1a9b      	subs	r3, r3, r2
 8005c12:	683a      	ldr	r2, [r7, #0]
 8005c14:	4413      	add	r3, r2
 8005c16:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005c18:	f7fd fa98 	bl	800314c <HAL_GetTick>
 8005c1c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005c1e:	4b39      	ldr	r3, [pc, #228]	; (8005d04 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	015b      	lsls	r3, r3, #5
 8005c24:	0d1b      	lsrs	r3, r3, #20
 8005c26:	69fa      	ldr	r2, [r7, #28]
 8005c28:	fb02 f303 	mul.w	r3, r2, r3
 8005c2c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c2e:	e054      	b.n	8005cda <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c36:	d050      	beq.n	8005cda <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c38:	f7fd fa88 	bl	800314c <HAL_GetTick>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	69bb      	ldr	r3, [r7, #24]
 8005c40:	1ad3      	subs	r3, r2, r3
 8005c42:	69fa      	ldr	r2, [r7, #28]
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d902      	bls.n	8005c4e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d13d      	bne.n	8005cca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	685a      	ldr	r2, [r3, #4]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005c5c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c66:	d111      	bne.n	8005c8c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c70:	d004      	beq.n	8005c7c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c7a:	d107      	bne.n	8005c8c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c8a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c94:	d10f      	bne.n	8005cb6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ca4:	601a      	str	r2, [r3, #0]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005cb4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2201      	movs	r2, #1
 8005cba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e017      	b.n	8005cfa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d101      	bne.n	8005cd4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	3b01      	subs	r3, #1
 8005cd8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	689a      	ldr	r2, [r3, #8]
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	68ba      	ldr	r2, [r7, #8]
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	bf0c      	ite	eq
 8005cea:	2301      	moveq	r3, #1
 8005cec:	2300      	movne	r3, #0
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	79fb      	ldrb	r3, [r7, #7]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d19b      	bne.n	8005c30 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005cf8:	2300      	movs	r3, #0
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3720      	adds	r7, #32
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	20000008 	.word	0x20000008

08005d08 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b086      	sub	sp, #24
 8005d0c:	af02      	add	r7, sp, #8
 8005d0e:	60f8      	str	r0, [r7, #12]
 8005d10:	60b9      	str	r1, [r7, #8]
 8005d12:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d1c:	d111      	bne.n	8005d42 <SPI_EndRxTransaction+0x3a>
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d26:	d004      	beq.n	8005d32 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d30:	d107      	bne.n	8005d42 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d40:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d4a:	d12a      	bne.n	8005da2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d54:	d012      	beq.n	8005d7c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	9300      	str	r3, [sp, #0]
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	2180      	movs	r1, #128	; 0x80
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	f7ff ff49 	bl	8005bf8 <SPI_WaitFlagStateUntilTimeout>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d02d      	beq.n	8005dc8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d70:	f043 0220 	orr.w	r2, r3, #32
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005d78:	2303      	movs	r3, #3
 8005d7a:	e026      	b.n	8005dca <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	9300      	str	r3, [sp, #0]
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	2200      	movs	r2, #0
 8005d84:	2101      	movs	r1, #1
 8005d86:	68f8      	ldr	r0, [r7, #12]
 8005d88:	f7ff ff36 	bl	8005bf8 <SPI_WaitFlagStateUntilTimeout>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d01a      	beq.n	8005dc8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d96:	f043 0220 	orr.w	r2, r3, #32
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005d9e:	2303      	movs	r3, #3
 8005da0:	e013      	b.n	8005dca <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	9300      	str	r3, [sp, #0]
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	2200      	movs	r2, #0
 8005daa:	2101      	movs	r1, #1
 8005dac:	68f8      	ldr	r0, [r7, #12]
 8005dae:	f7ff ff23 	bl	8005bf8 <SPI_WaitFlagStateUntilTimeout>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d007      	beq.n	8005dc8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dbc:	f043 0220 	orr.w	r2, r3, #32
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005dc4:	2303      	movs	r3, #3
 8005dc6:	e000      	b.n	8005dca <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005dc8:	2300      	movs	r3, #0
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3710      	adds	r7, #16
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}
	...

08005dd4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b088      	sub	sp, #32
 8005dd8:	af02      	add	r7, sp, #8
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005de0:	4b1b      	ldr	r3, [pc, #108]	; (8005e50 <SPI_EndRxTxTransaction+0x7c>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a1b      	ldr	r2, [pc, #108]	; (8005e54 <SPI_EndRxTxTransaction+0x80>)
 8005de6:	fba2 2303 	umull	r2, r3, r2, r3
 8005dea:	0d5b      	lsrs	r3, r3, #21
 8005dec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005df0:	fb02 f303 	mul.w	r3, r2, r3
 8005df4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dfe:	d112      	bne.n	8005e26 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	9300      	str	r3, [sp, #0]
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	2200      	movs	r2, #0
 8005e08:	2180      	movs	r1, #128	; 0x80
 8005e0a:	68f8      	ldr	r0, [r7, #12]
 8005e0c:	f7ff fef4 	bl	8005bf8 <SPI_WaitFlagStateUntilTimeout>
 8005e10:	4603      	mov	r3, r0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d016      	beq.n	8005e44 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e1a:	f043 0220 	orr.w	r2, r3, #32
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005e22:	2303      	movs	r3, #3
 8005e24:	e00f      	b.n	8005e46 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d00a      	beq.n	8005e42 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	3b01      	subs	r3, #1
 8005e30:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e3c:	2b80      	cmp	r3, #128	; 0x80
 8005e3e:	d0f2      	beq.n	8005e26 <SPI_EndRxTxTransaction+0x52>
 8005e40:	e000      	b.n	8005e44 <SPI_EndRxTxTransaction+0x70>
        break;
 8005e42:	bf00      	nop
  }

  return HAL_OK;
 8005e44:	2300      	movs	r3, #0
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3718      	adds	r7, #24
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	20000008 	.word	0x20000008
 8005e54:	165e9f81 	.word	0x165e9f81

08005e58 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b084      	sub	sp, #16
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	60f8      	str	r0, [r7, #12]
 8005e60:	60b9      	str	r1, [r7, #8]
 8005e62:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d101      	bne.n	8005e6e <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e034      	b.n	8005ed8 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d106      	bne.n	8005e88 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005e82:	68f8      	ldr	r0, [r7, #12]
 8005e84:	f7fb fb7e 	bl	8001584 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	3308      	adds	r3, #8
 8005e90:	4619      	mov	r1, r3
 8005e92:	4610      	mov	r0, r2
 8005e94:	f001 ffa2 	bl	8007ddc <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6818      	ldr	r0, [r3, #0]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	68b9      	ldr	r1, [r7, #8]
 8005ea4:	f001 ffec 	bl	8007e80 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6858      	ldr	r0, [r3, #4]
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	689a      	ldr	r2, [r3, #8]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb4:	6879      	ldr	r1, [r7, #4]
 8005eb6:	f002 f821 	bl	8007efc <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	68fa      	ldr	r2, [r7, #12]
 8005ec0:	6892      	ldr	r2, [r2, #8]
 8005ec2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	68fa      	ldr	r2, [r7, #12]
 8005ecc:	6892      	ldr	r2, [r2, #8]
 8005ece:	f041 0101 	orr.w	r1, r1, #1
 8005ed2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8005ed6:	2300      	movs	r3, #0
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3710      	adds	r7, #16
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b082      	sub	sp, #8
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d101      	bne.n	8005ef2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	e041      	b.n	8005f76 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d106      	bne.n	8005f0c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2200      	movs	r2, #0
 8005f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f7fc fea2 	bl	8002c50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2202      	movs	r2, #2
 8005f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	3304      	adds	r3, #4
 8005f1c:	4619      	mov	r1, r3
 8005f1e:	4610      	mov	r0, r2
 8005f20:	f000 fc1a 	bl	8006758 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f74:	2300      	movs	r3, #0
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3708      	adds	r7, #8
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
	...

08005f80 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b085      	sub	sp, #20
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d001      	beq.n	8005f98 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005f94:	2301      	movs	r3, #1
 8005f96:	e046      	b.n	8006026 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2202      	movs	r2, #2
 8005f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a23      	ldr	r2, [pc, #140]	; (8006034 <HAL_TIM_Base_Start+0xb4>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d022      	beq.n	8005ff0 <HAL_TIM_Base_Start+0x70>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fb2:	d01d      	beq.n	8005ff0 <HAL_TIM_Base_Start+0x70>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a1f      	ldr	r2, [pc, #124]	; (8006038 <HAL_TIM_Base_Start+0xb8>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d018      	beq.n	8005ff0 <HAL_TIM_Base_Start+0x70>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a1e      	ldr	r2, [pc, #120]	; (800603c <HAL_TIM_Base_Start+0xbc>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d013      	beq.n	8005ff0 <HAL_TIM_Base_Start+0x70>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a1c      	ldr	r2, [pc, #112]	; (8006040 <HAL_TIM_Base_Start+0xc0>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d00e      	beq.n	8005ff0 <HAL_TIM_Base_Start+0x70>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a1b      	ldr	r2, [pc, #108]	; (8006044 <HAL_TIM_Base_Start+0xc4>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d009      	beq.n	8005ff0 <HAL_TIM_Base_Start+0x70>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a19      	ldr	r2, [pc, #100]	; (8006048 <HAL_TIM_Base_Start+0xc8>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d004      	beq.n	8005ff0 <HAL_TIM_Base_Start+0x70>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a18      	ldr	r2, [pc, #96]	; (800604c <HAL_TIM_Base_Start+0xcc>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d111      	bne.n	8006014 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f003 0307 	and.w	r3, r3, #7
 8005ffa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2b06      	cmp	r3, #6
 8006000:	d010      	beq.n	8006024 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f042 0201 	orr.w	r2, r2, #1
 8006010:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006012:	e007      	b.n	8006024 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f042 0201 	orr.w	r2, r2, #1
 8006022:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006024:	2300      	movs	r3, #0
}
 8006026:	4618      	mov	r0, r3
 8006028:	3714      	adds	r7, #20
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr
 8006032:	bf00      	nop
 8006034:	40010000 	.word	0x40010000
 8006038:	40000400 	.word	0x40000400
 800603c:	40000800 	.word	0x40000800
 8006040:	40000c00 	.word	0x40000c00
 8006044:	40010400 	.word	0x40010400
 8006048:	40014000 	.word	0x40014000
 800604c:	40001800 	.word	0x40001800

08006050 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006050:	b480      	push	{r7}
 8006052:	b085      	sub	sp, #20
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800605e:	b2db      	uxtb	r3, r3
 8006060:	2b01      	cmp	r3, #1
 8006062:	d001      	beq.n	8006068 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006064:	2301      	movs	r3, #1
 8006066:	e04e      	b.n	8006106 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2202      	movs	r2, #2
 800606c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	68da      	ldr	r2, [r3, #12]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f042 0201 	orr.w	r2, r2, #1
 800607e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a23      	ldr	r2, [pc, #140]	; (8006114 <HAL_TIM_Base_Start_IT+0xc4>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d022      	beq.n	80060d0 <HAL_TIM_Base_Start_IT+0x80>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006092:	d01d      	beq.n	80060d0 <HAL_TIM_Base_Start_IT+0x80>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a1f      	ldr	r2, [pc, #124]	; (8006118 <HAL_TIM_Base_Start_IT+0xc8>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d018      	beq.n	80060d0 <HAL_TIM_Base_Start_IT+0x80>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a1e      	ldr	r2, [pc, #120]	; (800611c <HAL_TIM_Base_Start_IT+0xcc>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d013      	beq.n	80060d0 <HAL_TIM_Base_Start_IT+0x80>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a1c      	ldr	r2, [pc, #112]	; (8006120 <HAL_TIM_Base_Start_IT+0xd0>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d00e      	beq.n	80060d0 <HAL_TIM_Base_Start_IT+0x80>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a1b      	ldr	r2, [pc, #108]	; (8006124 <HAL_TIM_Base_Start_IT+0xd4>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d009      	beq.n	80060d0 <HAL_TIM_Base_Start_IT+0x80>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a19      	ldr	r2, [pc, #100]	; (8006128 <HAL_TIM_Base_Start_IT+0xd8>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d004      	beq.n	80060d0 <HAL_TIM_Base_Start_IT+0x80>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a18      	ldr	r2, [pc, #96]	; (800612c <HAL_TIM_Base_Start_IT+0xdc>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d111      	bne.n	80060f4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f003 0307 	and.w	r3, r3, #7
 80060da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2b06      	cmp	r3, #6
 80060e0:	d010      	beq.n	8006104 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f042 0201 	orr.w	r2, r2, #1
 80060f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060f2:	e007      	b.n	8006104 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f042 0201 	orr.w	r2, r2, #1
 8006102:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006104:	2300      	movs	r3, #0
}
 8006106:	4618      	mov	r0, r3
 8006108:	3714      	adds	r7, #20
 800610a:	46bd      	mov	sp, r7
 800610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006110:	4770      	bx	lr
 8006112:	bf00      	nop
 8006114:	40010000 	.word	0x40010000
 8006118:	40000400 	.word	0x40000400
 800611c:	40000800 	.word	0x40000800
 8006120:	40000c00 	.word	0x40000c00
 8006124:	40010400 	.word	0x40010400
 8006128:	40014000 	.word	0x40014000
 800612c:	40001800 	.word	0x40001800

08006130 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b082      	sub	sp, #8
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d101      	bne.n	8006142 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	e041      	b.n	80061c6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006148:	b2db      	uxtb	r3, r3
 800614a:	2b00      	cmp	r3, #0
 800614c:	d106      	bne.n	800615c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2200      	movs	r2, #0
 8006152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f000 f839 	bl	80061ce <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2202      	movs	r2, #2
 8006160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	3304      	adds	r3, #4
 800616c:	4619      	mov	r1, r3
 800616e:	4610      	mov	r0, r2
 8006170:	f000 faf2 	bl	8006758 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2201      	movs	r2, #1
 8006190:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2201      	movs	r2, #1
 80061a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2201      	movs	r2, #1
 80061c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061c4:	2300      	movs	r3, #0
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3708      	adds	r7, #8
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}

080061ce <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80061ce:	b480      	push	{r7}
 80061d0:	b083      	sub	sp, #12
 80061d2:	af00      	add	r7, sp, #0
 80061d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80061d6:	bf00      	nop
 80061d8:	370c      	adds	r7, #12
 80061da:	46bd      	mov	sp, r7
 80061dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e0:	4770      	bx	lr

080061e2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80061e2:	b580      	push	{r7, lr}
 80061e4:	b082      	sub	sp, #8
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	691b      	ldr	r3, [r3, #16]
 80061f0:	f003 0302 	and.w	r3, r3, #2
 80061f4:	2b02      	cmp	r3, #2
 80061f6:	d122      	bne.n	800623e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	68db      	ldr	r3, [r3, #12]
 80061fe:	f003 0302 	and.w	r3, r3, #2
 8006202:	2b02      	cmp	r3, #2
 8006204:	d11b      	bne.n	800623e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f06f 0202 	mvn.w	r2, #2
 800620e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2201      	movs	r2, #1
 8006214:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	699b      	ldr	r3, [r3, #24]
 800621c:	f003 0303 	and.w	r3, r3, #3
 8006220:	2b00      	cmp	r3, #0
 8006222:	d003      	beq.n	800622c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f000 fa78 	bl	800671a <HAL_TIM_IC_CaptureCallback>
 800622a:	e005      	b.n	8006238 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f000 fa6a 	bl	8006706 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 fa7b 	bl	800672e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2200      	movs	r2, #0
 800623c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	691b      	ldr	r3, [r3, #16]
 8006244:	f003 0304 	and.w	r3, r3, #4
 8006248:	2b04      	cmp	r3, #4
 800624a:	d122      	bne.n	8006292 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	f003 0304 	and.w	r3, r3, #4
 8006256:	2b04      	cmp	r3, #4
 8006258:	d11b      	bne.n	8006292 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f06f 0204 	mvn.w	r2, #4
 8006262:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2202      	movs	r2, #2
 8006268:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	699b      	ldr	r3, [r3, #24]
 8006270:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006274:	2b00      	cmp	r3, #0
 8006276:	d003      	beq.n	8006280 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f000 fa4e 	bl	800671a <HAL_TIM_IC_CaptureCallback>
 800627e:	e005      	b.n	800628c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f000 fa40 	bl	8006706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f000 fa51 	bl	800672e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2200      	movs	r2, #0
 8006290:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	691b      	ldr	r3, [r3, #16]
 8006298:	f003 0308 	and.w	r3, r3, #8
 800629c:	2b08      	cmp	r3, #8
 800629e:	d122      	bne.n	80062e6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	f003 0308 	and.w	r3, r3, #8
 80062aa:	2b08      	cmp	r3, #8
 80062ac:	d11b      	bne.n	80062e6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f06f 0208 	mvn.w	r2, #8
 80062b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2204      	movs	r2, #4
 80062bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	69db      	ldr	r3, [r3, #28]
 80062c4:	f003 0303 	and.w	r3, r3, #3
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d003      	beq.n	80062d4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f000 fa24 	bl	800671a <HAL_TIM_IC_CaptureCallback>
 80062d2:	e005      	b.n	80062e0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062d4:	6878      	ldr	r0, [r7, #4]
 80062d6:	f000 fa16 	bl	8006706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f000 fa27 	bl	800672e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	691b      	ldr	r3, [r3, #16]
 80062ec:	f003 0310 	and.w	r3, r3, #16
 80062f0:	2b10      	cmp	r3, #16
 80062f2:	d122      	bne.n	800633a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	f003 0310 	and.w	r3, r3, #16
 80062fe:	2b10      	cmp	r3, #16
 8006300:	d11b      	bne.n	800633a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f06f 0210 	mvn.w	r2, #16
 800630a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2208      	movs	r2, #8
 8006310:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	69db      	ldr	r3, [r3, #28]
 8006318:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800631c:	2b00      	cmp	r3, #0
 800631e:	d003      	beq.n	8006328 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006320:	6878      	ldr	r0, [r7, #4]
 8006322:	f000 f9fa 	bl	800671a <HAL_TIM_IC_CaptureCallback>
 8006326:	e005      	b.n	8006334 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f000 f9ec 	bl	8006706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 f9fd 	bl	800672e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2200      	movs	r2, #0
 8006338:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	f003 0301 	and.w	r3, r3, #1
 8006344:	2b01      	cmp	r3, #1
 8006346:	d10e      	bne.n	8006366 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68db      	ldr	r3, [r3, #12]
 800634e:	f003 0301 	and.w	r3, r3, #1
 8006352:	2b01      	cmp	r3, #1
 8006354:	d107      	bne.n	8006366 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f06f 0201 	mvn.w	r2, #1
 800635e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f7fc fa21 	bl	80027a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	691b      	ldr	r3, [r3, #16]
 800636c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006370:	2b80      	cmp	r3, #128	; 0x80
 8006372:	d10e      	bne.n	8006392 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	68db      	ldr	r3, [r3, #12]
 800637a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800637e:	2b80      	cmp	r3, #128	; 0x80
 8006380:	d107      	bne.n	8006392 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800638a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f000 fd53 	bl	8006e38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	691b      	ldr	r3, [r3, #16]
 8006398:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800639c:	2b40      	cmp	r3, #64	; 0x40
 800639e:	d10e      	bne.n	80063be <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	68db      	ldr	r3, [r3, #12]
 80063a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063aa:	2b40      	cmp	r3, #64	; 0x40
 80063ac:	d107      	bne.n	80063be <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80063b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f000 f9c2 	bl	8006742 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	691b      	ldr	r3, [r3, #16]
 80063c4:	f003 0320 	and.w	r3, r3, #32
 80063c8:	2b20      	cmp	r3, #32
 80063ca:	d10e      	bne.n	80063ea <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	f003 0320 	and.w	r3, r3, #32
 80063d6:	2b20      	cmp	r3, #32
 80063d8:	d107      	bne.n	80063ea <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f06f 0220 	mvn.w	r2, #32
 80063e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f000 fd1d 	bl	8006e24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80063ea:	bf00      	nop
 80063ec:	3708      	adds	r7, #8
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
	...

080063f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b086      	sub	sp, #24
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	60f8      	str	r0, [r7, #12]
 80063fc:	60b9      	str	r1, [r7, #8]
 80063fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006400:	2300      	movs	r3, #0
 8006402:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800640a:	2b01      	cmp	r3, #1
 800640c:	d101      	bne.n	8006412 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800640e:	2302      	movs	r3, #2
 8006410:	e0ae      	b.n	8006570 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2201      	movs	r2, #1
 8006416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2b0c      	cmp	r3, #12
 800641e:	f200 809f 	bhi.w	8006560 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006422:	a201      	add	r2, pc, #4	; (adr r2, 8006428 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006428:	0800645d 	.word	0x0800645d
 800642c:	08006561 	.word	0x08006561
 8006430:	08006561 	.word	0x08006561
 8006434:	08006561 	.word	0x08006561
 8006438:	0800649d 	.word	0x0800649d
 800643c:	08006561 	.word	0x08006561
 8006440:	08006561 	.word	0x08006561
 8006444:	08006561 	.word	0x08006561
 8006448:	080064df 	.word	0x080064df
 800644c:	08006561 	.word	0x08006561
 8006450:	08006561 	.word	0x08006561
 8006454:	08006561 	.word	0x08006561
 8006458:	0800651f 	.word	0x0800651f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68b9      	ldr	r1, [r7, #8]
 8006462:	4618      	mov	r0, r3
 8006464:	f000 fa18 	bl	8006898 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	699a      	ldr	r2, [r3, #24]
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f042 0208 	orr.w	r2, r2, #8
 8006476:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	699a      	ldr	r2, [r3, #24]
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f022 0204 	bic.w	r2, r2, #4
 8006486:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	6999      	ldr	r1, [r3, #24]
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	691a      	ldr	r2, [r3, #16]
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	430a      	orrs	r2, r1
 8006498:	619a      	str	r2, [r3, #24]
      break;
 800649a:	e064      	b.n	8006566 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	68b9      	ldr	r1, [r7, #8]
 80064a2:	4618      	mov	r0, r3
 80064a4:	f000 fa68 	bl	8006978 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	699a      	ldr	r2, [r3, #24]
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	699a      	ldr	r2, [r3, #24]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	6999      	ldr	r1, [r3, #24]
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	021a      	lsls	r2, r3, #8
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	430a      	orrs	r2, r1
 80064da:	619a      	str	r2, [r3, #24]
      break;
 80064dc:	e043      	b.n	8006566 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	68b9      	ldr	r1, [r7, #8]
 80064e4:	4618      	mov	r0, r3
 80064e6:	f000 fabd 	bl	8006a64 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	69da      	ldr	r2, [r3, #28]
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f042 0208 	orr.w	r2, r2, #8
 80064f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	69da      	ldr	r2, [r3, #28]
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f022 0204 	bic.w	r2, r2, #4
 8006508:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	69d9      	ldr	r1, [r3, #28]
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	691a      	ldr	r2, [r3, #16]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	430a      	orrs	r2, r1
 800651a:	61da      	str	r2, [r3, #28]
      break;
 800651c:	e023      	b.n	8006566 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	68b9      	ldr	r1, [r7, #8]
 8006524:	4618      	mov	r0, r3
 8006526:	f000 fb11 	bl	8006b4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	69da      	ldr	r2, [r3, #28]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006538:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	69da      	ldr	r2, [r3, #28]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006548:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	69d9      	ldr	r1, [r3, #28]
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	691b      	ldr	r3, [r3, #16]
 8006554:	021a      	lsls	r2, r3, #8
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	430a      	orrs	r2, r1
 800655c:	61da      	str	r2, [r3, #28]
      break;
 800655e:	e002      	b.n	8006566 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	75fb      	strb	r3, [r7, #23]
      break;
 8006564:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2200      	movs	r2, #0
 800656a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800656e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006570:	4618      	mov	r0, r3
 8006572:	3718      	adds	r7, #24
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}

08006578 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006582:	2300      	movs	r3, #0
 8006584:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800658c:	2b01      	cmp	r3, #1
 800658e:	d101      	bne.n	8006594 <HAL_TIM_ConfigClockSource+0x1c>
 8006590:	2302      	movs	r3, #2
 8006592:	e0b4      	b.n	80066fe <HAL_TIM_ConfigClockSource+0x186>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2202      	movs	r2, #2
 80065a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80065b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80065ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	68ba      	ldr	r2, [r7, #8]
 80065c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065cc:	d03e      	beq.n	800664c <HAL_TIM_ConfigClockSource+0xd4>
 80065ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065d2:	f200 8087 	bhi.w	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
 80065d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065da:	f000 8086 	beq.w	80066ea <HAL_TIM_ConfigClockSource+0x172>
 80065de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065e2:	d87f      	bhi.n	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
 80065e4:	2b70      	cmp	r3, #112	; 0x70
 80065e6:	d01a      	beq.n	800661e <HAL_TIM_ConfigClockSource+0xa6>
 80065e8:	2b70      	cmp	r3, #112	; 0x70
 80065ea:	d87b      	bhi.n	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
 80065ec:	2b60      	cmp	r3, #96	; 0x60
 80065ee:	d050      	beq.n	8006692 <HAL_TIM_ConfigClockSource+0x11a>
 80065f0:	2b60      	cmp	r3, #96	; 0x60
 80065f2:	d877      	bhi.n	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
 80065f4:	2b50      	cmp	r3, #80	; 0x50
 80065f6:	d03c      	beq.n	8006672 <HAL_TIM_ConfigClockSource+0xfa>
 80065f8:	2b50      	cmp	r3, #80	; 0x50
 80065fa:	d873      	bhi.n	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
 80065fc:	2b40      	cmp	r3, #64	; 0x40
 80065fe:	d058      	beq.n	80066b2 <HAL_TIM_ConfigClockSource+0x13a>
 8006600:	2b40      	cmp	r3, #64	; 0x40
 8006602:	d86f      	bhi.n	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
 8006604:	2b30      	cmp	r3, #48	; 0x30
 8006606:	d064      	beq.n	80066d2 <HAL_TIM_ConfigClockSource+0x15a>
 8006608:	2b30      	cmp	r3, #48	; 0x30
 800660a:	d86b      	bhi.n	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
 800660c:	2b20      	cmp	r3, #32
 800660e:	d060      	beq.n	80066d2 <HAL_TIM_ConfigClockSource+0x15a>
 8006610:	2b20      	cmp	r3, #32
 8006612:	d867      	bhi.n	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
 8006614:	2b00      	cmp	r3, #0
 8006616:	d05c      	beq.n	80066d2 <HAL_TIM_ConfigClockSource+0x15a>
 8006618:	2b10      	cmp	r3, #16
 800661a:	d05a      	beq.n	80066d2 <HAL_TIM_ConfigClockSource+0x15a>
 800661c:	e062      	b.n	80066e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6818      	ldr	r0, [r3, #0]
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	6899      	ldr	r1, [r3, #8]
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	685a      	ldr	r2, [r3, #4]
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	f000 fb5d 	bl	8006cec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006640:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	68ba      	ldr	r2, [r7, #8]
 8006648:	609a      	str	r2, [r3, #8]
      break;
 800664a:	e04f      	b.n	80066ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6818      	ldr	r0, [r3, #0]
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	6899      	ldr	r1, [r3, #8]
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	685a      	ldr	r2, [r3, #4]
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	68db      	ldr	r3, [r3, #12]
 800665c:	f000 fb46 	bl	8006cec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	689a      	ldr	r2, [r3, #8]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800666e:	609a      	str	r2, [r3, #8]
      break;
 8006670:	e03c      	b.n	80066ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6818      	ldr	r0, [r3, #0]
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	6859      	ldr	r1, [r3, #4]
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	461a      	mov	r2, r3
 8006680:	f000 faba 	bl	8006bf8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2150      	movs	r1, #80	; 0x50
 800668a:	4618      	mov	r0, r3
 800668c:	f000 fb13 	bl	8006cb6 <TIM_ITRx_SetConfig>
      break;
 8006690:	e02c      	b.n	80066ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6818      	ldr	r0, [r3, #0]
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	6859      	ldr	r1, [r3, #4]
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	461a      	mov	r2, r3
 80066a0:	f000 fad9 	bl	8006c56 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2160      	movs	r1, #96	; 0x60
 80066aa:	4618      	mov	r0, r3
 80066ac:	f000 fb03 	bl	8006cb6 <TIM_ITRx_SetConfig>
      break;
 80066b0:	e01c      	b.n	80066ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6818      	ldr	r0, [r3, #0]
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	6859      	ldr	r1, [r3, #4]
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	68db      	ldr	r3, [r3, #12]
 80066be:	461a      	mov	r2, r3
 80066c0:	f000 fa9a 	bl	8006bf8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2140      	movs	r1, #64	; 0x40
 80066ca:	4618      	mov	r0, r3
 80066cc:	f000 faf3 	bl	8006cb6 <TIM_ITRx_SetConfig>
      break;
 80066d0:	e00c      	b.n	80066ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4619      	mov	r1, r3
 80066dc:	4610      	mov	r0, r2
 80066de:	f000 faea 	bl	8006cb6 <TIM_ITRx_SetConfig>
      break;
 80066e2:	e003      	b.n	80066ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80066e4:	2301      	movs	r3, #1
 80066e6:	73fb      	strb	r3, [r7, #15]
      break;
 80066e8:	e000      	b.n	80066ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80066ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80066fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3710      	adds	r7, #16
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}

08006706 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006706:	b480      	push	{r7}
 8006708:	b083      	sub	sp, #12
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800670e:	bf00      	nop
 8006710:	370c      	adds	r7, #12
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr

0800671a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800671a:	b480      	push	{r7}
 800671c:	b083      	sub	sp, #12
 800671e:	af00      	add	r7, sp, #0
 8006720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006722:	bf00      	nop
 8006724:	370c      	adds	r7, #12
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr

0800672e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800672e:	b480      	push	{r7}
 8006730:	b083      	sub	sp, #12
 8006732:	af00      	add	r7, sp, #0
 8006734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006736:	bf00      	nop
 8006738:	370c      	adds	r7, #12
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr

08006742 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006742:	b480      	push	{r7}
 8006744:	b083      	sub	sp, #12
 8006746:	af00      	add	r7, sp, #0
 8006748:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800674a:	bf00      	nop
 800674c:	370c      	adds	r7, #12
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr
	...

08006758 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006758:	b480      	push	{r7}
 800675a:	b085      	sub	sp, #20
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	4a40      	ldr	r2, [pc, #256]	; (800686c <TIM_Base_SetConfig+0x114>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d013      	beq.n	8006798 <TIM_Base_SetConfig+0x40>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006776:	d00f      	beq.n	8006798 <TIM_Base_SetConfig+0x40>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	4a3d      	ldr	r2, [pc, #244]	; (8006870 <TIM_Base_SetConfig+0x118>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d00b      	beq.n	8006798 <TIM_Base_SetConfig+0x40>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	4a3c      	ldr	r2, [pc, #240]	; (8006874 <TIM_Base_SetConfig+0x11c>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d007      	beq.n	8006798 <TIM_Base_SetConfig+0x40>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a3b      	ldr	r2, [pc, #236]	; (8006878 <TIM_Base_SetConfig+0x120>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d003      	beq.n	8006798 <TIM_Base_SetConfig+0x40>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	4a3a      	ldr	r2, [pc, #232]	; (800687c <TIM_Base_SetConfig+0x124>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d108      	bne.n	80067aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800679e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	68fa      	ldr	r2, [r7, #12]
 80067a6:	4313      	orrs	r3, r2
 80067a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a2f      	ldr	r2, [pc, #188]	; (800686c <TIM_Base_SetConfig+0x114>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d02b      	beq.n	800680a <TIM_Base_SetConfig+0xb2>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067b8:	d027      	beq.n	800680a <TIM_Base_SetConfig+0xb2>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a2c      	ldr	r2, [pc, #176]	; (8006870 <TIM_Base_SetConfig+0x118>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d023      	beq.n	800680a <TIM_Base_SetConfig+0xb2>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a2b      	ldr	r2, [pc, #172]	; (8006874 <TIM_Base_SetConfig+0x11c>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d01f      	beq.n	800680a <TIM_Base_SetConfig+0xb2>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a2a      	ldr	r2, [pc, #168]	; (8006878 <TIM_Base_SetConfig+0x120>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d01b      	beq.n	800680a <TIM_Base_SetConfig+0xb2>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a29      	ldr	r2, [pc, #164]	; (800687c <TIM_Base_SetConfig+0x124>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d017      	beq.n	800680a <TIM_Base_SetConfig+0xb2>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a28      	ldr	r2, [pc, #160]	; (8006880 <TIM_Base_SetConfig+0x128>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d013      	beq.n	800680a <TIM_Base_SetConfig+0xb2>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a27      	ldr	r2, [pc, #156]	; (8006884 <TIM_Base_SetConfig+0x12c>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d00f      	beq.n	800680a <TIM_Base_SetConfig+0xb2>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a26      	ldr	r2, [pc, #152]	; (8006888 <TIM_Base_SetConfig+0x130>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d00b      	beq.n	800680a <TIM_Base_SetConfig+0xb2>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a25      	ldr	r2, [pc, #148]	; (800688c <TIM_Base_SetConfig+0x134>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d007      	beq.n	800680a <TIM_Base_SetConfig+0xb2>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4a24      	ldr	r2, [pc, #144]	; (8006890 <TIM_Base_SetConfig+0x138>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d003      	beq.n	800680a <TIM_Base_SetConfig+0xb2>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a23      	ldr	r2, [pc, #140]	; (8006894 <TIM_Base_SetConfig+0x13c>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d108      	bne.n	800681c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006810:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	68db      	ldr	r3, [r3, #12]
 8006816:	68fa      	ldr	r2, [r7, #12]
 8006818:	4313      	orrs	r3, r2
 800681a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	695b      	ldr	r3, [r3, #20]
 8006826:	4313      	orrs	r3, r2
 8006828:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	68fa      	ldr	r2, [r7, #12]
 800682e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	689a      	ldr	r2, [r3, #8]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4a0a      	ldr	r2, [pc, #40]	; (800686c <TIM_Base_SetConfig+0x114>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d003      	beq.n	8006850 <TIM_Base_SetConfig+0xf8>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a0c      	ldr	r2, [pc, #48]	; (800687c <TIM_Base_SetConfig+0x124>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d103      	bne.n	8006858 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	691a      	ldr	r2, [r3, #16]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2201      	movs	r2, #1
 800685c:	615a      	str	r2, [r3, #20]
}
 800685e:	bf00      	nop
 8006860:	3714      	adds	r7, #20
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr
 800686a:	bf00      	nop
 800686c:	40010000 	.word	0x40010000
 8006870:	40000400 	.word	0x40000400
 8006874:	40000800 	.word	0x40000800
 8006878:	40000c00 	.word	0x40000c00
 800687c:	40010400 	.word	0x40010400
 8006880:	40014000 	.word	0x40014000
 8006884:	40014400 	.word	0x40014400
 8006888:	40014800 	.word	0x40014800
 800688c:	40001800 	.word	0x40001800
 8006890:	40001c00 	.word	0x40001c00
 8006894:	40002000 	.word	0x40002000

08006898 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006898:	b480      	push	{r7}
 800689a:	b087      	sub	sp, #28
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a1b      	ldr	r3, [r3, #32]
 80068a6:	f023 0201 	bic.w	r2, r3, #1
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6a1b      	ldr	r3, [r3, #32]
 80068b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	699b      	ldr	r3, [r3, #24]
 80068be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f023 0303 	bic.w	r3, r3, #3
 80068ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	68fa      	ldr	r2, [r7, #12]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	f023 0302 	bic.w	r3, r3, #2
 80068e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	689b      	ldr	r3, [r3, #8]
 80068e6:	697a      	ldr	r2, [r7, #20]
 80068e8:	4313      	orrs	r3, r2
 80068ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a20      	ldr	r2, [pc, #128]	; (8006970 <TIM_OC1_SetConfig+0xd8>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d003      	beq.n	80068fc <TIM_OC1_SetConfig+0x64>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a1f      	ldr	r2, [pc, #124]	; (8006974 <TIM_OC1_SetConfig+0xdc>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d10c      	bne.n	8006916 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	f023 0308 	bic.w	r3, r3, #8
 8006902:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	68db      	ldr	r3, [r3, #12]
 8006908:	697a      	ldr	r2, [r7, #20]
 800690a:	4313      	orrs	r3, r2
 800690c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	f023 0304 	bic.w	r3, r3, #4
 8006914:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a15      	ldr	r2, [pc, #84]	; (8006970 <TIM_OC1_SetConfig+0xd8>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d003      	beq.n	8006926 <TIM_OC1_SetConfig+0x8e>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a14      	ldr	r2, [pc, #80]	; (8006974 <TIM_OC1_SetConfig+0xdc>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d111      	bne.n	800694a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800692c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006934:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	695b      	ldr	r3, [r3, #20]
 800693a:	693a      	ldr	r2, [r7, #16]
 800693c:	4313      	orrs	r3, r2
 800693e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	699b      	ldr	r3, [r3, #24]
 8006944:	693a      	ldr	r2, [r7, #16]
 8006946:	4313      	orrs	r3, r2
 8006948:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	693a      	ldr	r2, [r7, #16]
 800694e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	68fa      	ldr	r2, [r7, #12]
 8006954:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	685a      	ldr	r2, [r3, #4]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	697a      	ldr	r2, [r7, #20]
 8006962:	621a      	str	r2, [r3, #32]
}
 8006964:	bf00      	nop
 8006966:	371c      	adds	r7, #28
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr
 8006970:	40010000 	.word	0x40010000
 8006974:	40010400 	.word	0x40010400

08006978 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006978:	b480      	push	{r7}
 800697a:	b087      	sub	sp, #28
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6a1b      	ldr	r3, [r3, #32]
 8006986:	f023 0210 	bic.w	r2, r3, #16
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6a1b      	ldr	r3, [r3, #32]
 8006992:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	699b      	ldr	r3, [r3, #24]
 800699e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	021b      	lsls	r3, r3, #8
 80069b6:	68fa      	ldr	r2, [r7, #12]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	f023 0320 	bic.w	r3, r3, #32
 80069c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	011b      	lsls	r3, r3, #4
 80069ca:	697a      	ldr	r2, [r7, #20]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	4a22      	ldr	r2, [pc, #136]	; (8006a5c <TIM_OC2_SetConfig+0xe4>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d003      	beq.n	80069e0 <TIM_OC2_SetConfig+0x68>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	4a21      	ldr	r2, [pc, #132]	; (8006a60 <TIM_OC2_SetConfig+0xe8>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d10d      	bne.n	80069fc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	68db      	ldr	r3, [r3, #12]
 80069ec:	011b      	lsls	r3, r3, #4
 80069ee:	697a      	ldr	r2, [r7, #20]
 80069f0:	4313      	orrs	r3, r2
 80069f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069fa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a17      	ldr	r2, [pc, #92]	; (8006a5c <TIM_OC2_SetConfig+0xe4>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d003      	beq.n	8006a0c <TIM_OC2_SetConfig+0x94>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a16      	ldr	r2, [pc, #88]	; (8006a60 <TIM_OC2_SetConfig+0xe8>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d113      	bne.n	8006a34 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	695b      	ldr	r3, [r3, #20]
 8006a20:	009b      	lsls	r3, r3, #2
 8006a22:	693a      	ldr	r2, [r7, #16]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	699b      	ldr	r3, [r3, #24]
 8006a2c:	009b      	lsls	r3, r3, #2
 8006a2e:	693a      	ldr	r2, [r7, #16]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	693a      	ldr	r2, [r7, #16]
 8006a38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	68fa      	ldr	r2, [r7, #12]
 8006a3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	685a      	ldr	r2, [r3, #4]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	697a      	ldr	r2, [r7, #20]
 8006a4c:	621a      	str	r2, [r3, #32]
}
 8006a4e:	bf00      	nop
 8006a50:	371c      	adds	r7, #28
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr
 8006a5a:	bf00      	nop
 8006a5c:	40010000 	.word	0x40010000
 8006a60:	40010400 	.word	0x40010400

08006a64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b087      	sub	sp, #28
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a1b      	ldr	r3, [r3, #32]
 8006a72:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6a1b      	ldr	r3, [r3, #32]
 8006a7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	69db      	ldr	r3, [r3, #28]
 8006a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f023 0303 	bic.w	r3, r3, #3
 8006a9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68fa      	ldr	r2, [r7, #12]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006aac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	021b      	lsls	r3, r3, #8
 8006ab4:	697a      	ldr	r2, [r7, #20]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	4a21      	ldr	r2, [pc, #132]	; (8006b44 <TIM_OC3_SetConfig+0xe0>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d003      	beq.n	8006aca <TIM_OC3_SetConfig+0x66>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	4a20      	ldr	r2, [pc, #128]	; (8006b48 <TIM_OC3_SetConfig+0xe4>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d10d      	bne.n	8006ae6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ad0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	021b      	lsls	r3, r3, #8
 8006ad8:	697a      	ldr	r2, [r7, #20]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ae4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4a16      	ldr	r2, [pc, #88]	; (8006b44 <TIM_OC3_SetConfig+0xe0>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d003      	beq.n	8006af6 <TIM_OC3_SetConfig+0x92>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a15      	ldr	r2, [pc, #84]	; (8006b48 <TIM_OC3_SetConfig+0xe4>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d113      	bne.n	8006b1e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006afc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	695b      	ldr	r3, [r3, #20]
 8006b0a:	011b      	lsls	r3, r3, #4
 8006b0c:	693a      	ldr	r2, [r7, #16]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	699b      	ldr	r3, [r3, #24]
 8006b16:	011b      	lsls	r3, r3, #4
 8006b18:	693a      	ldr	r2, [r7, #16]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	693a      	ldr	r2, [r7, #16]
 8006b22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	68fa      	ldr	r2, [r7, #12]
 8006b28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	685a      	ldr	r2, [r3, #4]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	697a      	ldr	r2, [r7, #20]
 8006b36:	621a      	str	r2, [r3, #32]
}
 8006b38:	bf00      	nop
 8006b3a:	371c      	adds	r7, #28
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr
 8006b44:	40010000 	.word	0x40010000
 8006b48:	40010400 	.word	0x40010400

08006b4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b087      	sub	sp, #28
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6a1b      	ldr	r3, [r3, #32]
 8006b5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6a1b      	ldr	r3, [r3, #32]
 8006b66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	69db      	ldr	r3, [r3, #28]
 8006b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	021b      	lsls	r3, r3, #8
 8006b8a:	68fa      	ldr	r2, [r7, #12]
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	031b      	lsls	r3, r3, #12
 8006b9e:	693a      	ldr	r2, [r7, #16]
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	4a12      	ldr	r2, [pc, #72]	; (8006bf0 <TIM_OC4_SetConfig+0xa4>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d003      	beq.n	8006bb4 <TIM_OC4_SetConfig+0x68>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4a11      	ldr	r2, [pc, #68]	; (8006bf4 <TIM_OC4_SetConfig+0xa8>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d109      	bne.n	8006bc8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006bba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	695b      	ldr	r3, [r3, #20]
 8006bc0:	019b      	lsls	r3, r3, #6
 8006bc2:	697a      	ldr	r2, [r7, #20]
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	697a      	ldr	r2, [r7, #20]
 8006bcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	68fa      	ldr	r2, [r7, #12]
 8006bd2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	685a      	ldr	r2, [r3, #4]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	693a      	ldr	r2, [r7, #16]
 8006be0:	621a      	str	r2, [r3, #32]
}
 8006be2:	bf00      	nop
 8006be4:	371c      	adds	r7, #28
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr
 8006bee:	bf00      	nop
 8006bf0:	40010000 	.word	0x40010000
 8006bf4:	40010400 	.word	0x40010400

08006bf8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b087      	sub	sp, #28
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	60f8      	str	r0, [r7, #12]
 8006c00:	60b9      	str	r1, [r7, #8]
 8006c02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	6a1b      	ldr	r3, [r3, #32]
 8006c08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	6a1b      	ldr	r3, [r3, #32]
 8006c0e:	f023 0201 	bic.w	r2, r3, #1
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	699b      	ldr	r3, [r3, #24]
 8006c1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	011b      	lsls	r3, r3, #4
 8006c28:	693a      	ldr	r2, [r7, #16]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	f023 030a 	bic.w	r3, r3, #10
 8006c34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c36:	697a      	ldr	r2, [r7, #20]
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	693a      	ldr	r2, [r7, #16]
 8006c42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	697a      	ldr	r2, [r7, #20]
 8006c48:	621a      	str	r2, [r3, #32]
}
 8006c4a:	bf00      	nop
 8006c4c:	371c      	adds	r7, #28
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr

08006c56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c56:	b480      	push	{r7}
 8006c58:	b087      	sub	sp, #28
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	60f8      	str	r0, [r7, #12]
 8006c5e:	60b9      	str	r1, [r7, #8]
 8006c60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	6a1b      	ldr	r3, [r3, #32]
 8006c66:	f023 0210 	bic.w	r2, r3, #16
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	699b      	ldr	r3, [r3, #24]
 8006c72:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	6a1b      	ldr	r3, [r3, #32]
 8006c78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c80:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	031b      	lsls	r3, r3, #12
 8006c86:	697a      	ldr	r2, [r7, #20]
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006c92:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	011b      	lsls	r3, r3, #4
 8006c98:	693a      	ldr	r2, [r7, #16]
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	697a      	ldr	r2, [r7, #20]
 8006ca2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	693a      	ldr	r2, [r7, #16]
 8006ca8:	621a      	str	r2, [r3, #32]
}
 8006caa:	bf00      	nop
 8006cac:	371c      	adds	r7, #28
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb4:	4770      	bx	lr

08006cb6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006cb6:	b480      	push	{r7}
 8006cb8:	b085      	sub	sp, #20
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	6078      	str	r0, [r7, #4]
 8006cbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ccc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006cce:	683a      	ldr	r2, [r7, #0]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	f043 0307 	orr.w	r3, r3, #7
 8006cd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	68fa      	ldr	r2, [r7, #12]
 8006cde:	609a      	str	r2, [r3, #8]
}
 8006ce0:	bf00      	nop
 8006ce2:	3714      	adds	r7, #20
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b087      	sub	sp, #28
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	607a      	str	r2, [r7, #4]
 8006cf8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	021a      	lsls	r2, r3, #8
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	431a      	orrs	r2, r3
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	4313      	orrs	r3, r2
 8006d14:	697a      	ldr	r2, [r7, #20]
 8006d16:	4313      	orrs	r3, r2
 8006d18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	697a      	ldr	r2, [r7, #20]
 8006d1e:	609a      	str	r2, [r3, #8]
}
 8006d20:	bf00      	nop
 8006d22:	371c      	adds	r7, #28
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b085      	sub	sp, #20
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	d101      	bne.n	8006d44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d40:	2302      	movs	r3, #2
 8006d42:	e05a      	b.n	8006dfa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2201      	movs	r2, #1
 8006d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2202      	movs	r2, #2
 8006d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	68fa      	ldr	r2, [r7, #12]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	68fa      	ldr	r2, [r7, #12]
 8006d7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a21      	ldr	r2, [pc, #132]	; (8006e08 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d022      	beq.n	8006dce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d90:	d01d      	beq.n	8006dce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a1d      	ldr	r2, [pc, #116]	; (8006e0c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d018      	beq.n	8006dce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a1b      	ldr	r2, [pc, #108]	; (8006e10 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d013      	beq.n	8006dce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a1a      	ldr	r2, [pc, #104]	; (8006e14 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d00e      	beq.n	8006dce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a18      	ldr	r2, [pc, #96]	; (8006e18 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d009      	beq.n	8006dce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a17      	ldr	r2, [pc, #92]	; (8006e1c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d004      	beq.n	8006dce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a15      	ldr	r2, [pc, #84]	; (8006e20 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d10c      	bne.n	8006de8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006dd4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	68ba      	ldr	r2, [r7, #8]
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	68ba      	ldr	r2, [r7, #8]
 8006de6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2201      	movs	r2, #1
 8006dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2200      	movs	r2, #0
 8006df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3714      	adds	r7, #20
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr
 8006e06:	bf00      	nop
 8006e08:	40010000 	.word	0x40010000
 8006e0c:	40000400 	.word	0x40000400
 8006e10:	40000800 	.word	0x40000800
 8006e14:	40000c00 	.word	0x40000c00
 8006e18:	40010400 	.word	0x40010400
 8006e1c:	40014000 	.word	0x40014000
 8006e20:	40001800 	.word	0x40001800

08006e24 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b083      	sub	sp, #12
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e2c:	bf00      	nop
 8006e2e:	370c      	adds	r7, #12
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr

08006e38 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b083      	sub	sp, #12
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e40:	bf00      	nop
 8006e42:	370c      	adds	r7, #12
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b082      	sub	sp, #8
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d101      	bne.n	8006e5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e03f      	b.n	8006ede <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d106      	bne.n	8006e78 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f7fc f84e 	bl	8002f14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2224      	movs	r2, #36	; 0x24
 8006e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	68da      	ldr	r2, [r3, #12]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e8e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f000 fddb 	bl	8007a4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	691a      	ldr	r2, [r3, #16]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006ea4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	695a      	ldr	r2, [r3, #20]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006eb4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	68da      	ldr	r2, [r3, #12]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ec4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2220      	movs	r2, #32
 8006ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2220      	movs	r2, #32
 8006ed8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006edc:	2300      	movs	r3, #0
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3708      	adds	r7, #8
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}

08006ee6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ee6:	b580      	push	{r7, lr}
 8006ee8:	b08a      	sub	sp, #40	; 0x28
 8006eea:	af02      	add	r7, sp, #8
 8006eec:	60f8      	str	r0, [r7, #12]
 8006eee:	60b9      	str	r1, [r7, #8]
 8006ef0:	603b      	str	r3, [r7, #0]
 8006ef2:	4613      	mov	r3, r2
 8006ef4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f00:	b2db      	uxtb	r3, r3
 8006f02:	2b20      	cmp	r3, #32
 8006f04:	d17c      	bne.n	8007000 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d002      	beq.n	8006f12 <HAL_UART_Transmit+0x2c>
 8006f0c:	88fb      	ldrh	r3, [r7, #6]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d101      	bne.n	8006f16 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e075      	b.n	8007002 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d101      	bne.n	8006f24 <HAL_UART_Transmit+0x3e>
 8006f20:	2302      	movs	r3, #2
 8006f22:	e06e      	b.n	8007002 <HAL_UART_Transmit+0x11c>
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2221      	movs	r2, #33	; 0x21
 8006f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f3a:	f7fc f907 	bl	800314c <HAL_GetTick>
 8006f3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	88fa      	ldrh	r2, [r7, #6]
 8006f44:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	88fa      	ldrh	r2, [r7, #6]
 8006f4a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	689b      	ldr	r3, [r3, #8]
 8006f50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f54:	d108      	bne.n	8006f68 <HAL_UART_Transmit+0x82>
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	691b      	ldr	r3, [r3, #16]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d104      	bne.n	8006f68 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	61bb      	str	r3, [r7, #24]
 8006f66:	e003      	b.n	8006f70 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	2200      	movs	r2, #0
 8006f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006f78:	e02a      	b.n	8006fd0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	9300      	str	r3, [sp, #0]
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	2200      	movs	r2, #0
 8006f82:	2180      	movs	r1, #128	; 0x80
 8006f84:	68f8      	ldr	r0, [r7, #12]
 8006f86:	f000 fb1f 	bl	80075c8 <UART_WaitOnFlagUntilTimeout>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d001      	beq.n	8006f94 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006f90:	2303      	movs	r3, #3
 8006f92:	e036      	b.n	8007002 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006f94:	69fb      	ldr	r3, [r7, #28]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d10b      	bne.n	8006fb2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f9a:	69bb      	ldr	r3, [r7, #24]
 8006f9c:	881b      	ldrh	r3, [r3, #0]
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fa8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	3302      	adds	r3, #2
 8006fae:	61bb      	str	r3, [r7, #24]
 8006fb0:	e007      	b.n	8006fc2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006fb2:	69fb      	ldr	r3, [r7, #28]
 8006fb4:	781a      	ldrb	r2, [r3, #0]
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006fbc:	69fb      	ldr	r3, [r7, #28]
 8006fbe:	3301      	adds	r3, #1
 8006fc0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006fc6:	b29b      	uxth	r3, r3
 8006fc8:	3b01      	subs	r3, #1
 8006fca:	b29a      	uxth	r2, r3
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006fd4:	b29b      	uxth	r3, r3
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d1cf      	bne.n	8006f7a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	9300      	str	r3, [sp, #0]
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	2140      	movs	r1, #64	; 0x40
 8006fe4:	68f8      	ldr	r0, [r7, #12]
 8006fe6:	f000 faef 	bl	80075c8 <UART_WaitOnFlagUntilTimeout>
 8006fea:	4603      	mov	r3, r0
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d001      	beq.n	8006ff4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006ff0:	2303      	movs	r3, #3
 8006ff2:	e006      	b.n	8007002 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2220      	movs	r2, #32
 8006ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	e000      	b.n	8007002 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007000:	2302      	movs	r3, #2
  }
}
 8007002:	4618      	mov	r0, r3
 8007004:	3720      	adds	r7, #32
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}

0800700a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800700a:	b580      	push	{r7, lr}
 800700c:	b084      	sub	sp, #16
 800700e:	af00      	add	r7, sp, #0
 8007010:	60f8      	str	r0, [r7, #12]
 8007012:	60b9      	str	r1, [r7, #8]
 8007014:	4613      	mov	r3, r2
 8007016:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800701e:	b2db      	uxtb	r3, r3
 8007020:	2b20      	cmp	r3, #32
 8007022:	d11d      	bne.n	8007060 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d002      	beq.n	8007030 <HAL_UART_Receive_IT+0x26>
 800702a:	88fb      	ldrh	r3, [r7, #6]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d101      	bne.n	8007034 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007030:	2301      	movs	r3, #1
 8007032:	e016      	b.n	8007062 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800703a:	2b01      	cmp	r3, #1
 800703c:	d101      	bne.n	8007042 <HAL_UART_Receive_IT+0x38>
 800703e:	2302      	movs	r3, #2
 8007040:	e00f      	b.n	8007062 <HAL_UART_Receive_IT+0x58>
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2201      	movs	r2, #1
 8007046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2200      	movs	r2, #0
 800704e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007050:	88fb      	ldrh	r3, [r7, #6]
 8007052:	461a      	mov	r2, r3
 8007054:	68b9      	ldr	r1, [r7, #8]
 8007056:	68f8      	ldr	r0, [r7, #12]
 8007058:	f000 fb24 	bl	80076a4 <UART_Start_Receive_IT>
 800705c:	4603      	mov	r3, r0
 800705e:	e000      	b.n	8007062 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007060:	2302      	movs	r3, #2
  }
}
 8007062:	4618      	mov	r0, r3
 8007064:	3710      	adds	r7, #16
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}
	...

0800706c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b0ba      	sub	sp, #232	; 0xe8
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	68db      	ldr	r3, [r3, #12]
 8007084:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	695b      	ldr	r3, [r3, #20]
 800708e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007092:	2300      	movs	r3, #0
 8007094:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007098:	2300      	movs	r3, #0
 800709a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800709e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070a2:	f003 030f 	and.w	r3, r3, #15
 80070a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80070aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d10f      	bne.n	80070d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80070b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070b6:	f003 0320 	and.w	r3, r3, #32
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d009      	beq.n	80070d2 <HAL_UART_IRQHandler+0x66>
 80070be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070c2:	f003 0320 	and.w	r3, r3, #32
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d003      	beq.n	80070d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f000 fc03 	bl	80078d6 <UART_Receive_IT>
      return;
 80070d0:	e256      	b.n	8007580 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80070d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	f000 80de 	beq.w	8007298 <HAL_UART_IRQHandler+0x22c>
 80070dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80070e0:	f003 0301 	and.w	r3, r3, #1
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d106      	bne.n	80070f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80070e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070ec:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	f000 80d1 	beq.w	8007298 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80070f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070fa:	f003 0301 	and.w	r3, r3, #1
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00b      	beq.n	800711a <HAL_UART_IRQHandler+0xae>
 8007102:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800710a:	2b00      	cmp	r3, #0
 800710c:	d005      	beq.n	800711a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007112:	f043 0201 	orr.w	r2, r3, #1
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800711a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800711e:	f003 0304 	and.w	r3, r3, #4
 8007122:	2b00      	cmp	r3, #0
 8007124:	d00b      	beq.n	800713e <HAL_UART_IRQHandler+0xd2>
 8007126:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800712a:	f003 0301 	and.w	r3, r3, #1
 800712e:	2b00      	cmp	r3, #0
 8007130:	d005      	beq.n	800713e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007136:	f043 0202 	orr.w	r2, r3, #2
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800713e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007142:	f003 0302 	and.w	r3, r3, #2
 8007146:	2b00      	cmp	r3, #0
 8007148:	d00b      	beq.n	8007162 <HAL_UART_IRQHandler+0xf6>
 800714a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800714e:	f003 0301 	and.w	r3, r3, #1
 8007152:	2b00      	cmp	r3, #0
 8007154:	d005      	beq.n	8007162 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800715a:	f043 0204 	orr.w	r2, r3, #4
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007166:	f003 0308 	and.w	r3, r3, #8
 800716a:	2b00      	cmp	r3, #0
 800716c:	d011      	beq.n	8007192 <HAL_UART_IRQHandler+0x126>
 800716e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007172:	f003 0320 	and.w	r3, r3, #32
 8007176:	2b00      	cmp	r3, #0
 8007178:	d105      	bne.n	8007186 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800717a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800717e:	f003 0301 	and.w	r3, r3, #1
 8007182:	2b00      	cmp	r3, #0
 8007184:	d005      	beq.n	8007192 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800718a:	f043 0208 	orr.w	r2, r3, #8
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007196:	2b00      	cmp	r3, #0
 8007198:	f000 81ed 	beq.w	8007576 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800719c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071a0:	f003 0320 	and.w	r3, r3, #32
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d008      	beq.n	80071ba <HAL_UART_IRQHandler+0x14e>
 80071a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071ac:	f003 0320 	and.w	r3, r3, #32
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d002      	beq.n	80071ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f000 fb8e 	bl	80078d6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	695b      	ldr	r3, [r3, #20]
 80071c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071c4:	2b40      	cmp	r3, #64	; 0x40
 80071c6:	bf0c      	ite	eq
 80071c8:	2301      	moveq	r3, #1
 80071ca:	2300      	movne	r3, #0
 80071cc:	b2db      	uxtb	r3, r3
 80071ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071d6:	f003 0308 	and.w	r3, r3, #8
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d103      	bne.n	80071e6 <HAL_UART_IRQHandler+0x17a>
 80071de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d04f      	beq.n	8007286 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f000 fa96 	bl	8007718 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	695b      	ldr	r3, [r3, #20]
 80071f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071f6:	2b40      	cmp	r3, #64	; 0x40
 80071f8:	d141      	bne.n	800727e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	3314      	adds	r3, #20
 8007200:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007204:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007208:	e853 3f00 	ldrex	r3, [r3]
 800720c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007210:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007214:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007218:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	3314      	adds	r3, #20
 8007222:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007226:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800722a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800722e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007232:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007236:	e841 2300 	strex	r3, r2, [r1]
 800723a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800723e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007242:	2b00      	cmp	r3, #0
 8007244:	d1d9      	bne.n	80071fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800724a:	2b00      	cmp	r3, #0
 800724c:	d013      	beq.n	8007276 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007252:	4a7d      	ldr	r2, [pc, #500]	; (8007448 <HAL_UART_IRQHandler+0x3dc>)
 8007254:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800725a:	4618      	mov	r0, r3
 800725c:	f7fc fe40 	bl	8003ee0 <HAL_DMA_Abort_IT>
 8007260:	4603      	mov	r3, r0
 8007262:	2b00      	cmp	r3, #0
 8007264:	d016      	beq.n	8007294 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800726a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800726c:	687a      	ldr	r2, [r7, #4]
 800726e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007270:	4610      	mov	r0, r2
 8007272:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007274:	e00e      	b.n	8007294 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f000 f990 	bl	800759c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800727c:	e00a      	b.n	8007294 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f000 f98c 	bl	800759c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007284:	e006      	b.n	8007294 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f000 f988 	bl	800759c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2200      	movs	r2, #0
 8007290:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007292:	e170      	b.n	8007576 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007294:	bf00      	nop
    return;
 8007296:	e16e      	b.n	8007576 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800729c:	2b01      	cmp	r3, #1
 800729e:	f040 814a 	bne.w	8007536 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80072a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072a6:	f003 0310 	and.w	r3, r3, #16
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	f000 8143 	beq.w	8007536 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80072b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072b4:	f003 0310 	and.w	r3, r3, #16
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	f000 813c 	beq.w	8007536 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80072be:	2300      	movs	r3, #0
 80072c0:	60bb      	str	r3, [r7, #8]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	60bb      	str	r3, [r7, #8]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	60bb      	str	r3, [r7, #8]
 80072d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	695b      	ldr	r3, [r3, #20]
 80072da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072de:	2b40      	cmp	r3, #64	; 0x40
 80072e0:	f040 80b4 	bne.w	800744c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80072f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	f000 8140 	beq.w	800757a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80072fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007302:	429a      	cmp	r2, r3
 8007304:	f080 8139 	bcs.w	800757a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800730e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007314:	69db      	ldr	r3, [r3, #28]
 8007316:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800731a:	f000 8088 	beq.w	800742e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	330c      	adds	r3, #12
 8007324:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007328:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800732c:	e853 3f00 	ldrex	r3, [r3]
 8007330:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007334:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007338:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800733c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	330c      	adds	r3, #12
 8007346:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800734a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800734e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007352:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007356:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800735a:	e841 2300 	strex	r3, r2, [r1]
 800735e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007362:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007366:	2b00      	cmp	r3, #0
 8007368:	d1d9      	bne.n	800731e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	3314      	adds	r3, #20
 8007370:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007372:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007374:	e853 3f00 	ldrex	r3, [r3]
 8007378:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800737a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800737c:	f023 0301 	bic.w	r3, r3, #1
 8007380:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	3314      	adds	r3, #20
 800738a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800738e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007392:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007394:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007396:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800739a:	e841 2300 	strex	r3, r2, [r1]
 800739e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80073a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1e1      	bne.n	800736a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	3314      	adds	r3, #20
 80073ac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80073b0:	e853 3f00 	ldrex	r3, [r3]
 80073b4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80073b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	3314      	adds	r3, #20
 80073c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80073ca:	66fa      	str	r2, [r7, #108]	; 0x6c
 80073cc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ce:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80073d0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80073d2:	e841 2300 	strex	r3, r2, [r1]
 80073d6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80073d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d1e3      	bne.n	80073a6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2220      	movs	r2, #32
 80073e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2200      	movs	r2, #0
 80073ea:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	330c      	adds	r3, #12
 80073f2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073f6:	e853 3f00 	ldrex	r3, [r3]
 80073fa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80073fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073fe:	f023 0310 	bic.w	r3, r3, #16
 8007402:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	330c      	adds	r3, #12
 800740c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007410:	65ba      	str	r2, [r7, #88]	; 0x58
 8007412:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007414:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007416:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007418:	e841 2300 	strex	r3, r2, [r1]
 800741c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800741e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007420:	2b00      	cmp	r3, #0
 8007422:	d1e3      	bne.n	80073ec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007428:	4618      	mov	r0, r3
 800742a:	f7fc fce9 	bl	8003e00 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007436:	b29b      	uxth	r3, r3
 8007438:	1ad3      	subs	r3, r2, r3
 800743a:	b29b      	uxth	r3, r3
 800743c:	4619      	mov	r1, r3
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 f8b6 	bl	80075b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007444:	e099      	b.n	800757a <HAL_UART_IRQHandler+0x50e>
 8007446:	bf00      	nop
 8007448:	080077df 	.word	0x080077df
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007454:	b29b      	uxth	r3, r3
 8007456:	1ad3      	subs	r3, r2, r3
 8007458:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007460:	b29b      	uxth	r3, r3
 8007462:	2b00      	cmp	r3, #0
 8007464:	f000 808b 	beq.w	800757e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007468:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800746c:	2b00      	cmp	r3, #0
 800746e:	f000 8086 	beq.w	800757e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	330c      	adds	r3, #12
 8007478:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800747a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800747c:	e853 3f00 	ldrex	r3, [r3]
 8007480:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007482:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007484:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007488:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	330c      	adds	r3, #12
 8007492:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007496:	647a      	str	r2, [r7, #68]	; 0x44
 8007498:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800749a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800749c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800749e:	e841 2300 	strex	r3, r2, [r1]
 80074a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80074a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d1e3      	bne.n	8007472 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	3314      	adds	r3, #20
 80074b0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b4:	e853 3f00 	ldrex	r3, [r3]
 80074b8:	623b      	str	r3, [r7, #32]
   return(result);
 80074ba:	6a3b      	ldr	r3, [r7, #32]
 80074bc:	f023 0301 	bic.w	r3, r3, #1
 80074c0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	3314      	adds	r3, #20
 80074ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80074ce:	633a      	str	r2, [r7, #48]	; 0x30
 80074d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80074d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074d6:	e841 2300 	strex	r3, r2, [r1]
 80074da:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80074dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d1e3      	bne.n	80074aa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2220      	movs	r2, #32
 80074e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	330c      	adds	r3, #12
 80074f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	e853 3f00 	ldrex	r3, [r3]
 80074fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f023 0310 	bic.w	r3, r3, #16
 8007506:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	330c      	adds	r3, #12
 8007510:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007514:	61fa      	str	r2, [r7, #28]
 8007516:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007518:	69b9      	ldr	r1, [r7, #24]
 800751a:	69fa      	ldr	r2, [r7, #28]
 800751c:	e841 2300 	strex	r3, r2, [r1]
 8007520:	617b      	str	r3, [r7, #20]
   return(result);
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d1e3      	bne.n	80074f0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007528:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800752c:	4619      	mov	r1, r3
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f000 f83e 	bl	80075b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007534:	e023      	b.n	800757e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800753a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800753e:	2b00      	cmp	r3, #0
 8007540:	d009      	beq.n	8007556 <HAL_UART_IRQHandler+0x4ea>
 8007542:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800754a:	2b00      	cmp	r3, #0
 800754c:	d003      	beq.n	8007556 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 f959 	bl	8007806 <UART_Transmit_IT>
    return;
 8007554:	e014      	b.n	8007580 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800755a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800755e:	2b00      	cmp	r3, #0
 8007560:	d00e      	beq.n	8007580 <HAL_UART_IRQHandler+0x514>
 8007562:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800756a:	2b00      	cmp	r3, #0
 800756c:	d008      	beq.n	8007580 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 f999 	bl	80078a6 <UART_EndTransmit_IT>
    return;
 8007574:	e004      	b.n	8007580 <HAL_UART_IRQHandler+0x514>
    return;
 8007576:	bf00      	nop
 8007578:	e002      	b.n	8007580 <HAL_UART_IRQHandler+0x514>
      return;
 800757a:	bf00      	nop
 800757c:	e000      	b.n	8007580 <HAL_UART_IRQHandler+0x514>
      return;
 800757e:	bf00      	nop
  }
}
 8007580:	37e8      	adds	r7, #232	; 0xe8
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop

08007588 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007588:	b480      	push	{r7}
 800758a:	b083      	sub	sp, #12
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007590:	bf00      	nop
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr

0800759c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800759c:	b480      	push	{r7}
 800759e:	b083      	sub	sp, #12
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80075a4:	bf00      	nop
 80075a6:	370c      	adds	r7, #12
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr

080075b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	460b      	mov	r3, r1
 80075ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80075bc:	bf00      	nop
 80075be:	370c      	adds	r7, #12
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr

080075c8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b090      	sub	sp, #64	; 0x40
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	60f8      	str	r0, [r7, #12]
 80075d0:	60b9      	str	r1, [r7, #8]
 80075d2:	603b      	str	r3, [r7, #0]
 80075d4:	4613      	mov	r3, r2
 80075d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075d8:	e050      	b.n	800767c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075e0:	d04c      	beq.n	800767c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80075e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d007      	beq.n	80075f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80075e8:	f7fb fdb0 	bl	800314c <HAL_GetTick>
 80075ec:	4602      	mov	r2, r0
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	1ad3      	subs	r3, r2, r3
 80075f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80075f4:	429a      	cmp	r2, r3
 80075f6:	d241      	bcs.n	800767c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	330c      	adds	r3, #12
 80075fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007602:	e853 3f00 	ldrex	r3, [r3]
 8007606:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800760a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800760e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	330c      	adds	r3, #12
 8007616:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007618:	637a      	str	r2, [r7, #52]	; 0x34
 800761a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800761c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800761e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007620:	e841 2300 	strex	r3, r2, [r1]
 8007624:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007628:	2b00      	cmp	r3, #0
 800762a:	d1e5      	bne.n	80075f8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	3314      	adds	r3, #20
 8007632:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	e853 3f00 	ldrex	r3, [r3]
 800763a:	613b      	str	r3, [r7, #16]
   return(result);
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	f023 0301 	bic.w	r3, r3, #1
 8007642:	63bb      	str	r3, [r7, #56]	; 0x38
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	3314      	adds	r3, #20
 800764a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800764c:	623a      	str	r2, [r7, #32]
 800764e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007650:	69f9      	ldr	r1, [r7, #28]
 8007652:	6a3a      	ldr	r2, [r7, #32]
 8007654:	e841 2300 	strex	r3, r2, [r1]
 8007658:	61bb      	str	r3, [r7, #24]
   return(result);
 800765a:	69bb      	ldr	r3, [r7, #24]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d1e5      	bne.n	800762c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2220      	movs	r2, #32
 8007664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	2220      	movs	r2, #32
 800766c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2200      	movs	r2, #0
 8007674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007678:	2303      	movs	r3, #3
 800767a:	e00f      	b.n	800769c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	4013      	ands	r3, r2
 8007686:	68ba      	ldr	r2, [r7, #8]
 8007688:	429a      	cmp	r2, r3
 800768a:	bf0c      	ite	eq
 800768c:	2301      	moveq	r3, #1
 800768e:	2300      	movne	r3, #0
 8007690:	b2db      	uxtb	r3, r3
 8007692:	461a      	mov	r2, r3
 8007694:	79fb      	ldrb	r3, [r7, #7]
 8007696:	429a      	cmp	r2, r3
 8007698:	d09f      	beq.n	80075da <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800769a:	2300      	movs	r3, #0
}
 800769c:	4618      	mov	r0, r3
 800769e:	3740      	adds	r7, #64	; 0x40
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b085      	sub	sp, #20
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	60f8      	str	r0, [r7, #12]
 80076ac:	60b9      	str	r1, [r7, #8]
 80076ae:	4613      	mov	r3, r2
 80076b0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	68ba      	ldr	r2, [r7, #8]
 80076b6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	88fa      	ldrh	r2, [r7, #6]
 80076bc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	88fa      	ldrh	r2, [r7, #6]
 80076c2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	2200      	movs	r2, #0
 80076c8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	2222      	movs	r2, #34	; 0x22
 80076ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	2200      	movs	r2, #0
 80076d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	68da      	ldr	r2, [r3, #12]
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076e8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	695a      	ldr	r2, [r3, #20]
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f042 0201 	orr.w	r2, r2, #1
 80076f8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	68da      	ldr	r2, [r3, #12]
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f042 0220 	orr.w	r2, r2, #32
 8007708:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800770a:	2300      	movs	r3, #0
}
 800770c:	4618      	mov	r0, r3
 800770e:	3714      	adds	r7, #20
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr

08007718 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007718:	b480      	push	{r7}
 800771a:	b095      	sub	sp, #84	; 0x54
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	330c      	adds	r3, #12
 8007726:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007728:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800772a:	e853 3f00 	ldrex	r3, [r3]
 800772e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007732:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007736:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	330c      	adds	r3, #12
 800773e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007740:	643a      	str	r2, [r7, #64]	; 0x40
 8007742:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007744:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007746:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007748:	e841 2300 	strex	r3, r2, [r1]
 800774c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800774e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007750:	2b00      	cmp	r3, #0
 8007752:	d1e5      	bne.n	8007720 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	3314      	adds	r3, #20
 800775a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800775c:	6a3b      	ldr	r3, [r7, #32]
 800775e:	e853 3f00 	ldrex	r3, [r3]
 8007762:	61fb      	str	r3, [r7, #28]
   return(result);
 8007764:	69fb      	ldr	r3, [r7, #28]
 8007766:	f023 0301 	bic.w	r3, r3, #1
 800776a:	64bb      	str	r3, [r7, #72]	; 0x48
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	3314      	adds	r3, #20
 8007772:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007774:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007776:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007778:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800777a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800777c:	e841 2300 	strex	r3, r2, [r1]
 8007780:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007784:	2b00      	cmp	r3, #0
 8007786:	d1e5      	bne.n	8007754 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800778c:	2b01      	cmp	r3, #1
 800778e:	d119      	bne.n	80077c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	330c      	adds	r3, #12
 8007796:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	e853 3f00 	ldrex	r3, [r3]
 800779e:	60bb      	str	r3, [r7, #8]
   return(result);
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	f023 0310 	bic.w	r3, r3, #16
 80077a6:	647b      	str	r3, [r7, #68]	; 0x44
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	330c      	adds	r3, #12
 80077ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80077b0:	61ba      	str	r2, [r7, #24]
 80077b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b4:	6979      	ldr	r1, [r7, #20]
 80077b6:	69ba      	ldr	r2, [r7, #24]
 80077b8:	e841 2300 	strex	r3, r2, [r1]
 80077bc:	613b      	str	r3, [r7, #16]
   return(result);
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d1e5      	bne.n	8007790 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2220      	movs	r2, #32
 80077c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2200      	movs	r2, #0
 80077d0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80077d2:	bf00      	nop
 80077d4:	3754      	adds	r7, #84	; 0x54
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr

080077de <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80077de:	b580      	push	{r7, lr}
 80077e0:	b084      	sub	sp, #16
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2200      	movs	r2, #0
 80077f0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2200      	movs	r2, #0
 80077f6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80077f8:	68f8      	ldr	r0, [r7, #12]
 80077fa:	f7ff fecf 	bl	800759c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077fe:	bf00      	nop
 8007800:	3710      	adds	r7, #16
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}

08007806 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007806:	b480      	push	{r7}
 8007808:	b085      	sub	sp, #20
 800780a:	af00      	add	r7, sp, #0
 800780c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007814:	b2db      	uxtb	r3, r3
 8007816:	2b21      	cmp	r3, #33	; 0x21
 8007818:	d13e      	bne.n	8007898 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	689b      	ldr	r3, [r3, #8]
 800781e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007822:	d114      	bne.n	800784e <UART_Transmit_IT+0x48>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	691b      	ldr	r3, [r3, #16]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d110      	bne.n	800784e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6a1b      	ldr	r3, [r3, #32]
 8007830:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	881b      	ldrh	r3, [r3, #0]
 8007836:	461a      	mov	r2, r3
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007840:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6a1b      	ldr	r3, [r3, #32]
 8007846:	1c9a      	adds	r2, r3, #2
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	621a      	str	r2, [r3, #32]
 800784c:	e008      	b.n	8007860 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6a1b      	ldr	r3, [r3, #32]
 8007852:	1c59      	adds	r1, r3, #1
 8007854:	687a      	ldr	r2, [r7, #4]
 8007856:	6211      	str	r1, [r2, #32]
 8007858:	781a      	ldrb	r2, [r3, #0]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007864:	b29b      	uxth	r3, r3
 8007866:	3b01      	subs	r3, #1
 8007868:	b29b      	uxth	r3, r3
 800786a:	687a      	ldr	r2, [r7, #4]
 800786c:	4619      	mov	r1, r3
 800786e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007870:	2b00      	cmp	r3, #0
 8007872:	d10f      	bne.n	8007894 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	68da      	ldr	r2, [r3, #12]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007882:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	68da      	ldr	r2, [r3, #12]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007892:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007894:	2300      	movs	r3, #0
 8007896:	e000      	b.n	800789a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007898:	2302      	movs	r3, #2
  }
}
 800789a:	4618      	mov	r0, r3
 800789c:	3714      	adds	r7, #20
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr

080078a6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80078a6:	b580      	push	{r7, lr}
 80078a8:	b082      	sub	sp, #8
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	68da      	ldr	r2, [r3, #12]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078bc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2220      	movs	r2, #32
 80078c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f7ff fe5e 	bl	8007588 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80078cc:	2300      	movs	r3, #0
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3708      	adds	r7, #8
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}

080078d6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80078d6:	b580      	push	{r7, lr}
 80078d8:	b08c      	sub	sp, #48	; 0x30
 80078da:	af00      	add	r7, sp, #0
 80078dc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80078e4:	b2db      	uxtb	r3, r3
 80078e6:	2b22      	cmp	r3, #34	; 0x22
 80078e8:	f040 80ab 	bne.w	8007a42 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078f4:	d117      	bne.n	8007926 <UART_Receive_IT+0x50>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	691b      	ldr	r3, [r3, #16]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d113      	bne.n	8007926 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80078fe:	2300      	movs	r3, #0
 8007900:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007906:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	685b      	ldr	r3, [r3, #4]
 800790e:	b29b      	uxth	r3, r3
 8007910:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007914:	b29a      	uxth	r2, r3
 8007916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007918:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800791e:	1c9a      	adds	r2, r3, #2
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	629a      	str	r2, [r3, #40]	; 0x28
 8007924:	e026      	b.n	8007974 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800792a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800792c:	2300      	movs	r3, #0
 800792e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007938:	d007      	beq.n	800794a <UART_Receive_IT+0x74>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	689b      	ldr	r3, [r3, #8]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d10a      	bne.n	8007958 <UART_Receive_IT+0x82>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	691b      	ldr	r3, [r3, #16]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d106      	bne.n	8007958 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	b2da      	uxtb	r2, r3
 8007952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007954:	701a      	strb	r2, [r3, #0]
 8007956:	e008      	b.n	800796a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	b2db      	uxtb	r3, r3
 8007960:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007964:	b2da      	uxtb	r2, r3
 8007966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007968:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800796e:	1c5a      	adds	r2, r3, #1
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007978:	b29b      	uxth	r3, r3
 800797a:	3b01      	subs	r3, #1
 800797c:	b29b      	uxth	r3, r3
 800797e:	687a      	ldr	r2, [r7, #4]
 8007980:	4619      	mov	r1, r3
 8007982:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007984:	2b00      	cmp	r3, #0
 8007986:	d15a      	bne.n	8007a3e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	68da      	ldr	r2, [r3, #12]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f022 0220 	bic.w	r2, r2, #32
 8007996:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	68da      	ldr	r2, [r3, #12]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80079a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	695a      	ldr	r2, [r3, #20]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f022 0201 	bic.w	r2, r2, #1
 80079b6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2220      	movs	r2, #32
 80079bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079c4:	2b01      	cmp	r3, #1
 80079c6:	d135      	bne.n	8007a34 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2200      	movs	r2, #0
 80079cc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	330c      	adds	r3, #12
 80079d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	e853 3f00 	ldrex	r3, [r3]
 80079dc:	613b      	str	r3, [r7, #16]
   return(result);
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	f023 0310 	bic.w	r3, r3, #16
 80079e4:	627b      	str	r3, [r7, #36]	; 0x24
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	330c      	adds	r3, #12
 80079ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079ee:	623a      	str	r2, [r7, #32]
 80079f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f2:	69f9      	ldr	r1, [r7, #28]
 80079f4:	6a3a      	ldr	r2, [r7, #32]
 80079f6:	e841 2300 	strex	r3, r2, [r1]
 80079fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1e5      	bne.n	80079ce <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f003 0310 	and.w	r3, r3, #16
 8007a0c:	2b10      	cmp	r3, #16
 8007a0e:	d10a      	bne.n	8007a26 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007a10:	2300      	movs	r3, #0
 8007a12:	60fb      	str	r3, [r7, #12]
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	60fb      	str	r3, [r7, #12]
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	60fb      	str	r3, [r7, #12]
 8007a24:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007a2a:	4619      	mov	r1, r3
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	f7ff fdbf 	bl	80075b0 <HAL_UARTEx_RxEventCallback>
 8007a32:	e002      	b.n	8007a3a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f7fb f9bf 	bl	8002db8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	e002      	b.n	8007a44 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	e000      	b.n	8007a44 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007a42:	2302      	movs	r3, #2
  }
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	3730      	adds	r7, #48	; 0x30
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a50:	b09f      	sub	sp, #124	; 0x7c
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	691b      	ldr	r3, [r3, #16]
 8007a5c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007a60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a62:	68d9      	ldr	r1, [r3, #12]
 8007a64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	ea40 0301 	orr.w	r3, r0, r1
 8007a6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007a6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a70:	689a      	ldr	r2, [r3, #8]
 8007a72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a74:	691b      	ldr	r3, [r3, #16]
 8007a76:	431a      	orrs	r2, r3
 8007a78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a7a:	695b      	ldr	r3, [r3, #20]
 8007a7c:	431a      	orrs	r2, r3
 8007a7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a80:	69db      	ldr	r3, [r3, #28]
 8007a82:	4313      	orrs	r3, r2
 8007a84:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007a86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	68db      	ldr	r3, [r3, #12]
 8007a8c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007a90:	f021 010c 	bic.w	r1, r1, #12
 8007a94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a96:	681a      	ldr	r2, [r3, #0]
 8007a98:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007a9a:	430b      	orrs	r3, r1
 8007a9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007a9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	695b      	ldr	r3, [r3, #20]
 8007aa4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007aa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007aaa:	6999      	ldr	r1, [r3, #24]
 8007aac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007aae:	681a      	ldr	r2, [r3, #0]
 8007ab0:	ea40 0301 	orr.w	r3, r0, r1
 8007ab4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007ab6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	4bc5      	ldr	r3, [pc, #788]	; (8007dd0 <UART_SetConfig+0x384>)
 8007abc:	429a      	cmp	r2, r3
 8007abe:	d004      	beq.n	8007aca <UART_SetConfig+0x7e>
 8007ac0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	4bc3      	ldr	r3, [pc, #780]	; (8007dd4 <UART_SetConfig+0x388>)
 8007ac6:	429a      	cmp	r2, r3
 8007ac8:	d103      	bne.n	8007ad2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007aca:	f7fd fc09 	bl	80052e0 <HAL_RCC_GetPCLK2Freq>
 8007ace:	6778      	str	r0, [r7, #116]	; 0x74
 8007ad0:	e002      	b.n	8007ad8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007ad2:	f7fd fbf1 	bl	80052b8 <HAL_RCC_GetPCLK1Freq>
 8007ad6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ad8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ada:	69db      	ldr	r3, [r3, #28]
 8007adc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ae0:	f040 80b6 	bne.w	8007c50 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007ae4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ae6:	461c      	mov	r4, r3
 8007ae8:	f04f 0500 	mov.w	r5, #0
 8007aec:	4622      	mov	r2, r4
 8007aee:	462b      	mov	r3, r5
 8007af0:	1891      	adds	r1, r2, r2
 8007af2:	6439      	str	r1, [r7, #64]	; 0x40
 8007af4:	415b      	adcs	r3, r3
 8007af6:	647b      	str	r3, [r7, #68]	; 0x44
 8007af8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007afc:	1912      	adds	r2, r2, r4
 8007afe:	eb45 0303 	adc.w	r3, r5, r3
 8007b02:	f04f 0000 	mov.w	r0, #0
 8007b06:	f04f 0100 	mov.w	r1, #0
 8007b0a:	00d9      	lsls	r1, r3, #3
 8007b0c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007b10:	00d0      	lsls	r0, r2, #3
 8007b12:	4602      	mov	r2, r0
 8007b14:	460b      	mov	r3, r1
 8007b16:	1911      	adds	r1, r2, r4
 8007b18:	6639      	str	r1, [r7, #96]	; 0x60
 8007b1a:	416b      	adcs	r3, r5
 8007b1c:	667b      	str	r3, [r7, #100]	; 0x64
 8007b1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b20:	685b      	ldr	r3, [r3, #4]
 8007b22:	461a      	mov	r2, r3
 8007b24:	f04f 0300 	mov.w	r3, #0
 8007b28:	1891      	adds	r1, r2, r2
 8007b2a:	63b9      	str	r1, [r7, #56]	; 0x38
 8007b2c:	415b      	adcs	r3, r3
 8007b2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007b30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007b34:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007b38:	f7f8 ffc0 	bl	8000abc <__aeabi_uldivmod>
 8007b3c:	4602      	mov	r2, r0
 8007b3e:	460b      	mov	r3, r1
 8007b40:	4ba5      	ldr	r3, [pc, #660]	; (8007dd8 <UART_SetConfig+0x38c>)
 8007b42:	fba3 2302 	umull	r2, r3, r3, r2
 8007b46:	095b      	lsrs	r3, r3, #5
 8007b48:	011e      	lsls	r6, r3, #4
 8007b4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007b4c:	461c      	mov	r4, r3
 8007b4e:	f04f 0500 	mov.w	r5, #0
 8007b52:	4622      	mov	r2, r4
 8007b54:	462b      	mov	r3, r5
 8007b56:	1891      	adds	r1, r2, r2
 8007b58:	6339      	str	r1, [r7, #48]	; 0x30
 8007b5a:	415b      	adcs	r3, r3
 8007b5c:	637b      	str	r3, [r7, #52]	; 0x34
 8007b5e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007b62:	1912      	adds	r2, r2, r4
 8007b64:	eb45 0303 	adc.w	r3, r5, r3
 8007b68:	f04f 0000 	mov.w	r0, #0
 8007b6c:	f04f 0100 	mov.w	r1, #0
 8007b70:	00d9      	lsls	r1, r3, #3
 8007b72:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007b76:	00d0      	lsls	r0, r2, #3
 8007b78:	4602      	mov	r2, r0
 8007b7a:	460b      	mov	r3, r1
 8007b7c:	1911      	adds	r1, r2, r4
 8007b7e:	65b9      	str	r1, [r7, #88]	; 0x58
 8007b80:	416b      	adcs	r3, r5
 8007b82:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	461a      	mov	r2, r3
 8007b8a:	f04f 0300 	mov.w	r3, #0
 8007b8e:	1891      	adds	r1, r2, r2
 8007b90:	62b9      	str	r1, [r7, #40]	; 0x28
 8007b92:	415b      	adcs	r3, r3
 8007b94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007b9a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007b9e:	f7f8 ff8d 	bl	8000abc <__aeabi_uldivmod>
 8007ba2:	4602      	mov	r2, r0
 8007ba4:	460b      	mov	r3, r1
 8007ba6:	4b8c      	ldr	r3, [pc, #560]	; (8007dd8 <UART_SetConfig+0x38c>)
 8007ba8:	fba3 1302 	umull	r1, r3, r3, r2
 8007bac:	095b      	lsrs	r3, r3, #5
 8007bae:	2164      	movs	r1, #100	; 0x64
 8007bb0:	fb01 f303 	mul.w	r3, r1, r3
 8007bb4:	1ad3      	subs	r3, r2, r3
 8007bb6:	00db      	lsls	r3, r3, #3
 8007bb8:	3332      	adds	r3, #50	; 0x32
 8007bba:	4a87      	ldr	r2, [pc, #540]	; (8007dd8 <UART_SetConfig+0x38c>)
 8007bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8007bc0:	095b      	lsrs	r3, r3, #5
 8007bc2:	005b      	lsls	r3, r3, #1
 8007bc4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007bc8:	441e      	add	r6, r3
 8007bca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007bcc:	4618      	mov	r0, r3
 8007bce:	f04f 0100 	mov.w	r1, #0
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	1894      	adds	r4, r2, r2
 8007bd8:	623c      	str	r4, [r7, #32]
 8007bda:	415b      	adcs	r3, r3
 8007bdc:	627b      	str	r3, [r7, #36]	; 0x24
 8007bde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007be2:	1812      	adds	r2, r2, r0
 8007be4:	eb41 0303 	adc.w	r3, r1, r3
 8007be8:	f04f 0400 	mov.w	r4, #0
 8007bec:	f04f 0500 	mov.w	r5, #0
 8007bf0:	00dd      	lsls	r5, r3, #3
 8007bf2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007bf6:	00d4      	lsls	r4, r2, #3
 8007bf8:	4622      	mov	r2, r4
 8007bfa:	462b      	mov	r3, r5
 8007bfc:	1814      	adds	r4, r2, r0
 8007bfe:	653c      	str	r4, [r7, #80]	; 0x50
 8007c00:	414b      	adcs	r3, r1
 8007c02:	657b      	str	r3, [r7, #84]	; 0x54
 8007c04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	461a      	mov	r2, r3
 8007c0a:	f04f 0300 	mov.w	r3, #0
 8007c0e:	1891      	adds	r1, r2, r2
 8007c10:	61b9      	str	r1, [r7, #24]
 8007c12:	415b      	adcs	r3, r3
 8007c14:	61fb      	str	r3, [r7, #28]
 8007c16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007c1a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007c1e:	f7f8 ff4d 	bl	8000abc <__aeabi_uldivmod>
 8007c22:	4602      	mov	r2, r0
 8007c24:	460b      	mov	r3, r1
 8007c26:	4b6c      	ldr	r3, [pc, #432]	; (8007dd8 <UART_SetConfig+0x38c>)
 8007c28:	fba3 1302 	umull	r1, r3, r3, r2
 8007c2c:	095b      	lsrs	r3, r3, #5
 8007c2e:	2164      	movs	r1, #100	; 0x64
 8007c30:	fb01 f303 	mul.w	r3, r1, r3
 8007c34:	1ad3      	subs	r3, r2, r3
 8007c36:	00db      	lsls	r3, r3, #3
 8007c38:	3332      	adds	r3, #50	; 0x32
 8007c3a:	4a67      	ldr	r2, [pc, #412]	; (8007dd8 <UART_SetConfig+0x38c>)
 8007c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8007c40:	095b      	lsrs	r3, r3, #5
 8007c42:	f003 0207 	and.w	r2, r3, #7
 8007c46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4432      	add	r2, r6
 8007c4c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007c4e:	e0b9      	b.n	8007dc4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007c50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007c52:	461c      	mov	r4, r3
 8007c54:	f04f 0500 	mov.w	r5, #0
 8007c58:	4622      	mov	r2, r4
 8007c5a:	462b      	mov	r3, r5
 8007c5c:	1891      	adds	r1, r2, r2
 8007c5e:	6139      	str	r1, [r7, #16]
 8007c60:	415b      	adcs	r3, r3
 8007c62:	617b      	str	r3, [r7, #20]
 8007c64:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007c68:	1912      	adds	r2, r2, r4
 8007c6a:	eb45 0303 	adc.w	r3, r5, r3
 8007c6e:	f04f 0000 	mov.w	r0, #0
 8007c72:	f04f 0100 	mov.w	r1, #0
 8007c76:	00d9      	lsls	r1, r3, #3
 8007c78:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007c7c:	00d0      	lsls	r0, r2, #3
 8007c7e:	4602      	mov	r2, r0
 8007c80:	460b      	mov	r3, r1
 8007c82:	eb12 0804 	adds.w	r8, r2, r4
 8007c86:	eb43 0905 	adc.w	r9, r3, r5
 8007c8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f04f 0100 	mov.w	r1, #0
 8007c94:	f04f 0200 	mov.w	r2, #0
 8007c98:	f04f 0300 	mov.w	r3, #0
 8007c9c:	008b      	lsls	r3, r1, #2
 8007c9e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007ca2:	0082      	lsls	r2, r0, #2
 8007ca4:	4640      	mov	r0, r8
 8007ca6:	4649      	mov	r1, r9
 8007ca8:	f7f8 ff08 	bl	8000abc <__aeabi_uldivmod>
 8007cac:	4602      	mov	r2, r0
 8007cae:	460b      	mov	r3, r1
 8007cb0:	4b49      	ldr	r3, [pc, #292]	; (8007dd8 <UART_SetConfig+0x38c>)
 8007cb2:	fba3 2302 	umull	r2, r3, r3, r2
 8007cb6:	095b      	lsrs	r3, r3, #5
 8007cb8:	011e      	lsls	r6, r3, #4
 8007cba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f04f 0100 	mov.w	r1, #0
 8007cc2:	4602      	mov	r2, r0
 8007cc4:	460b      	mov	r3, r1
 8007cc6:	1894      	adds	r4, r2, r2
 8007cc8:	60bc      	str	r4, [r7, #8]
 8007cca:	415b      	adcs	r3, r3
 8007ccc:	60fb      	str	r3, [r7, #12]
 8007cce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007cd2:	1812      	adds	r2, r2, r0
 8007cd4:	eb41 0303 	adc.w	r3, r1, r3
 8007cd8:	f04f 0400 	mov.w	r4, #0
 8007cdc:	f04f 0500 	mov.w	r5, #0
 8007ce0:	00dd      	lsls	r5, r3, #3
 8007ce2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007ce6:	00d4      	lsls	r4, r2, #3
 8007ce8:	4622      	mov	r2, r4
 8007cea:	462b      	mov	r3, r5
 8007cec:	1814      	adds	r4, r2, r0
 8007cee:	64bc      	str	r4, [r7, #72]	; 0x48
 8007cf0:	414b      	adcs	r3, r1
 8007cf2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007cf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	f04f 0100 	mov.w	r1, #0
 8007cfe:	f04f 0200 	mov.w	r2, #0
 8007d02:	f04f 0300 	mov.w	r3, #0
 8007d06:	008b      	lsls	r3, r1, #2
 8007d08:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007d0c:	0082      	lsls	r2, r0, #2
 8007d0e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007d12:	f7f8 fed3 	bl	8000abc <__aeabi_uldivmod>
 8007d16:	4602      	mov	r2, r0
 8007d18:	460b      	mov	r3, r1
 8007d1a:	4b2f      	ldr	r3, [pc, #188]	; (8007dd8 <UART_SetConfig+0x38c>)
 8007d1c:	fba3 1302 	umull	r1, r3, r3, r2
 8007d20:	095b      	lsrs	r3, r3, #5
 8007d22:	2164      	movs	r1, #100	; 0x64
 8007d24:	fb01 f303 	mul.w	r3, r1, r3
 8007d28:	1ad3      	subs	r3, r2, r3
 8007d2a:	011b      	lsls	r3, r3, #4
 8007d2c:	3332      	adds	r3, #50	; 0x32
 8007d2e:	4a2a      	ldr	r2, [pc, #168]	; (8007dd8 <UART_SetConfig+0x38c>)
 8007d30:	fba2 2303 	umull	r2, r3, r2, r3
 8007d34:	095b      	lsrs	r3, r3, #5
 8007d36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007d3a:	441e      	add	r6, r3
 8007d3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007d3e:	4618      	mov	r0, r3
 8007d40:	f04f 0100 	mov.w	r1, #0
 8007d44:	4602      	mov	r2, r0
 8007d46:	460b      	mov	r3, r1
 8007d48:	1894      	adds	r4, r2, r2
 8007d4a:	603c      	str	r4, [r7, #0]
 8007d4c:	415b      	adcs	r3, r3
 8007d4e:	607b      	str	r3, [r7, #4]
 8007d50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d54:	1812      	adds	r2, r2, r0
 8007d56:	eb41 0303 	adc.w	r3, r1, r3
 8007d5a:	f04f 0400 	mov.w	r4, #0
 8007d5e:	f04f 0500 	mov.w	r5, #0
 8007d62:	00dd      	lsls	r5, r3, #3
 8007d64:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007d68:	00d4      	lsls	r4, r2, #3
 8007d6a:	4622      	mov	r2, r4
 8007d6c:	462b      	mov	r3, r5
 8007d6e:	eb12 0a00 	adds.w	sl, r2, r0
 8007d72:	eb43 0b01 	adc.w	fp, r3, r1
 8007d76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f04f 0100 	mov.w	r1, #0
 8007d80:	f04f 0200 	mov.w	r2, #0
 8007d84:	f04f 0300 	mov.w	r3, #0
 8007d88:	008b      	lsls	r3, r1, #2
 8007d8a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007d8e:	0082      	lsls	r2, r0, #2
 8007d90:	4650      	mov	r0, sl
 8007d92:	4659      	mov	r1, fp
 8007d94:	f7f8 fe92 	bl	8000abc <__aeabi_uldivmod>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	460b      	mov	r3, r1
 8007d9c:	4b0e      	ldr	r3, [pc, #56]	; (8007dd8 <UART_SetConfig+0x38c>)
 8007d9e:	fba3 1302 	umull	r1, r3, r3, r2
 8007da2:	095b      	lsrs	r3, r3, #5
 8007da4:	2164      	movs	r1, #100	; 0x64
 8007da6:	fb01 f303 	mul.w	r3, r1, r3
 8007daa:	1ad3      	subs	r3, r2, r3
 8007dac:	011b      	lsls	r3, r3, #4
 8007dae:	3332      	adds	r3, #50	; 0x32
 8007db0:	4a09      	ldr	r2, [pc, #36]	; (8007dd8 <UART_SetConfig+0x38c>)
 8007db2:	fba2 2303 	umull	r2, r3, r2, r3
 8007db6:	095b      	lsrs	r3, r3, #5
 8007db8:	f003 020f 	and.w	r2, r3, #15
 8007dbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4432      	add	r2, r6
 8007dc2:	609a      	str	r2, [r3, #8]
}
 8007dc4:	bf00      	nop
 8007dc6:	377c      	adds	r7, #124	; 0x7c
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dce:	bf00      	nop
 8007dd0:	40011000 	.word	0x40011000
 8007dd4:	40011400 	.word	0x40011400
 8007dd8:	51eb851f 	.word	0x51eb851f

08007ddc <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8007ddc:	b480      	push	{r7}
 8007dde:	b085      	sub	sp, #20
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
 8007de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8007de6:	2300      	movs	r3, #0
 8007de8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	681a      	ldr	r2, [r3, #0]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007df4:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8007df6:	68fa      	ldr	r2, [r7, #12]
 8007df8:	4b20      	ldr	r3, [pc, #128]	; (8007e7c <FSMC_NORSRAM_Init+0xa0>)
 8007dfa:	4013      	ands	r3, r2
 8007dfc:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007e06:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8007e0c:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8007e12:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8007e18:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8007e1e:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8007e24:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8007e2a:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8007e30:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8007e36:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8007e3c:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8007e42:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8007e48:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007e4a:	68fa      	ldr	r2, [r7, #12]
 8007e4c:	4313      	orrs	r3, r2
 8007e4e:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	689b      	ldr	r3, [r3, #8]
 8007e54:	2b08      	cmp	r3, #8
 8007e56:	d103      	bne.n	8007e60 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e5e:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	68f9      	ldr	r1, [r7, #12]
 8007e68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007e6c:	2300      	movs	r3, #0
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3714      	adds	r7, #20
 8007e72:	46bd      	mov	sp, r7
 8007e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e78:	4770      	bx	lr
 8007e7a:	bf00      	nop
 8007e7c:	fff00080 	.word	0xfff00080

08007e80 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b087      	sub	sp, #28
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	60f8      	str	r0, [r7, #12]
 8007e88:	60b9      	str	r1, [r7, #8]
 8007e8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	1c5a      	adds	r2, r3, #1
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e9a:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8007ea2:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007ea4:	68bb      	ldr	r3, [r7, #8]
 8007ea6:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007eae:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	689b      	ldr	r3, [r3, #8]
 8007eb4:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8007eb6:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	68db      	ldr	r3, [r3, #12]
 8007ebc:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8007ebe:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	691b      	ldr	r3, [r3, #16]
 8007ec4:	3b01      	subs	r3, #1
 8007ec6:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007ec8:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	695b      	ldr	r3, [r3, #20]
 8007ece:	3b02      	subs	r3, #2
 8007ed0:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8007ed2:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	697a      	ldr	r2, [r7, #20]
 8007edc:	4313      	orrs	r3, r2
 8007ede:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	1c5a      	adds	r2, r3, #1
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	6979      	ldr	r1, [r7, #20]
 8007ee8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007eec:	2300      	movs	r3, #0
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	371c      	adds	r7, #28
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef8:	4770      	bx	lr
	...

08007efc <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b087      	sub	sp, #28
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	60f8      	str	r0, [r7, #12]
 8007f04:	60b9      	str	r1, [r7, #8]
 8007f06:	607a      	str	r2, [r7, #4]
 8007f08:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007f14:	d122      	bne.n	8007f5c <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	687a      	ldr	r2, [r7, #4]
 8007f1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f1e:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8007f20:	697a      	ldr	r2, [r7, #20]
 8007f22:	4b15      	ldr	r3, [pc, #84]	; (8007f78 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8007f24:	4013      	ands	r3, r2
 8007f26:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	685b      	ldr	r3, [r3, #4]
 8007f30:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007f32:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8007f3a:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	68db      	ldr	r3, [r3, #12]
 8007f40:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8007f42:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007f48:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007f4a:	697a      	ldr	r2, [r7, #20]
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	687a      	ldr	r2, [r7, #4]
 8007f54:	6979      	ldr	r1, [r7, #20]
 8007f56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007f5a:	e005      	b.n	8007f68 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	687a      	ldr	r2, [r7, #4]
 8007f60:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8007f64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8007f68:	2300      	movs	r3, #0
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	371c      	adds	r7, #28
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f74:	4770      	bx	lr
 8007f76:	bf00      	nop
 8007f78:	cff00000 	.word	0xcff00000

08007f7c <__errno>:
 8007f7c:	4b01      	ldr	r3, [pc, #4]	; (8007f84 <__errno+0x8>)
 8007f7e:	6818      	ldr	r0, [r3, #0]
 8007f80:	4770      	bx	lr
 8007f82:	bf00      	nop
 8007f84:	20000014 	.word	0x20000014

08007f88 <__libc_init_array>:
 8007f88:	b570      	push	{r4, r5, r6, lr}
 8007f8a:	4d0d      	ldr	r5, [pc, #52]	; (8007fc0 <__libc_init_array+0x38>)
 8007f8c:	4c0d      	ldr	r4, [pc, #52]	; (8007fc4 <__libc_init_array+0x3c>)
 8007f8e:	1b64      	subs	r4, r4, r5
 8007f90:	10a4      	asrs	r4, r4, #2
 8007f92:	2600      	movs	r6, #0
 8007f94:	42a6      	cmp	r6, r4
 8007f96:	d109      	bne.n	8007fac <__libc_init_array+0x24>
 8007f98:	4d0b      	ldr	r5, [pc, #44]	; (8007fc8 <__libc_init_array+0x40>)
 8007f9a:	4c0c      	ldr	r4, [pc, #48]	; (8007fcc <__libc_init_array+0x44>)
 8007f9c:	f000 fc62 	bl	8008864 <_init>
 8007fa0:	1b64      	subs	r4, r4, r5
 8007fa2:	10a4      	asrs	r4, r4, #2
 8007fa4:	2600      	movs	r6, #0
 8007fa6:	42a6      	cmp	r6, r4
 8007fa8:	d105      	bne.n	8007fb6 <__libc_init_array+0x2e>
 8007faa:	bd70      	pop	{r4, r5, r6, pc}
 8007fac:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fb0:	4798      	blx	r3
 8007fb2:	3601      	adds	r6, #1
 8007fb4:	e7ee      	b.n	8007f94 <__libc_init_array+0xc>
 8007fb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fba:	4798      	blx	r3
 8007fbc:	3601      	adds	r6, #1
 8007fbe:	e7f2      	b.n	8007fa6 <__libc_init_array+0x1e>
 8007fc0:	0800b8ec 	.word	0x0800b8ec
 8007fc4:	0800b8ec 	.word	0x0800b8ec
 8007fc8:	0800b8ec 	.word	0x0800b8ec
 8007fcc:	0800b8f0 	.word	0x0800b8f0

08007fd0 <memset>:
 8007fd0:	4402      	add	r2, r0
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d100      	bne.n	8007fda <memset+0xa>
 8007fd8:	4770      	bx	lr
 8007fda:	f803 1b01 	strb.w	r1, [r3], #1
 8007fde:	e7f9      	b.n	8007fd4 <memset+0x4>

08007fe0 <sniprintf>:
 8007fe0:	b40c      	push	{r2, r3}
 8007fe2:	b530      	push	{r4, r5, lr}
 8007fe4:	4b17      	ldr	r3, [pc, #92]	; (8008044 <sniprintf+0x64>)
 8007fe6:	1e0c      	subs	r4, r1, #0
 8007fe8:	681d      	ldr	r5, [r3, #0]
 8007fea:	b09d      	sub	sp, #116	; 0x74
 8007fec:	da08      	bge.n	8008000 <sniprintf+0x20>
 8007fee:	238b      	movs	r3, #139	; 0x8b
 8007ff0:	602b      	str	r3, [r5, #0]
 8007ff2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ff6:	b01d      	add	sp, #116	; 0x74
 8007ff8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ffc:	b002      	add	sp, #8
 8007ffe:	4770      	bx	lr
 8008000:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008004:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008008:	bf14      	ite	ne
 800800a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800800e:	4623      	moveq	r3, r4
 8008010:	9304      	str	r3, [sp, #16]
 8008012:	9307      	str	r3, [sp, #28]
 8008014:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008018:	9002      	str	r0, [sp, #8]
 800801a:	9006      	str	r0, [sp, #24]
 800801c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008020:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008022:	ab21      	add	r3, sp, #132	; 0x84
 8008024:	a902      	add	r1, sp, #8
 8008026:	4628      	mov	r0, r5
 8008028:	9301      	str	r3, [sp, #4]
 800802a:	f000 f869 	bl	8008100 <_svfiprintf_r>
 800802e:	1c43      	adds	r3, r0, #1
 8008030:	bfbc      	itt	lt
 8008032:	238b      	movlt	r3, #139	; 0x8b
 8008034:	602b      	strlt	r3, [r5, #0]
 8008036:	2c00      	cmp	r4, #0
 8008038:	d0dd      	beq.n	8007ff6 <sniprintf+0x16>
 800803a:	9b02      	ldr	r3, [sp, #8]
 800803c:	2200      	movs	r2, #0
 800803e:	701a      	strb	r2, [r3, #0]
 8008040:	e7d9      	b.n	8007ff6 <sniprintf+0x16>
 8008042:	bf00      	nop
 8008044:	20000014 	.word	0x20000014

08008048 <__ssputs_r>:
 8008048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800804c:	688e      	ldr	r6, [r1, #8]
 800804e:	429e      	cmp	r6, r3
 8008050:	4682      	mov	sl, r0
 8008052:	460c      	mov	r4, r1
 8008054:	4690      	mov	r8, r2
 8008056:	461f      	mov	r7, r3
 8008058:	d838      	bhi.n	80080cc <__ssputs_r+0x84>
 800805a:	898a      	ldrh	r2, [r1, #12]
 800805c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008060:	d032      	beq.n	80080c8 <__ssputs_r+0x80>
 8008062:	6825      	ldr	r5, [r4, #0]
 8008064:	6909      	ldr	r1, [r1, #16]
 8008066:	eba5 0901 	sub.w	r9, r5, r1
 800806a:	6965      	ldr	r5, [r4, #20]
 800806c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008070:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008074:	3301      	adds	r3, #1
 8008076:	444b      	add	r3, r9
 8008078:	106d      	asrs	r5, r5, #1
 800807a:	429d      	cmp	r5, r3
 800807c:	bf38      	it	cc
 800807e:	461d      	movcc	r5, r3
 8008080:	0553      	lsls	r3, r2, #21
 8008082:	d531      	bpl.n	80080e8 <__ssputs_r+0xa0>
 8008084:	4629      	mov	r1, r5
 8008086:	f000 fb47 	bl	8008718 <_malloc_r>
 800808a:	4606      	mov	r6, r0
 800808c:	b950      	cbnz	r0, 80080a4 <__ssputs_r+0x5c>
 800808e:	230c      	movs	r3, #12
 8008090:	f8ca 3000 	str.w	r3, [sl]
 8008094:	89a3      	ldrh	r3, [r4, #12]
 8008096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800809a:	81a3      	strh	r3, [r4, #12]
 800809c:	f04f 30ff 	mov.w	r0, #4294967295
 80080a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080a4:	6921      	ldr	r1, [r4, #16]
 80080a6:	464a      	mov	r2, r9
 80080a8:	f000 fabe 	bl	8008628 <memcpy>
 80080ac:	89a3      	ldrh	r3, [r4, #12]
 80080ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80080b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080b6:	81a3      	strh	r3, [r4, #12]
 80080b8:	6126      	str	r6, [r4, #16]
 80080ba:	6165      	str	r5, [r4, #20]
 80080bc:	444e      	add	r6, r9
 80080be:	eba5 0509 	sub.w	r5, r5, r9
 80080c2:	6026      	str	r6, [r4, #0]
 80080c4:	60a5      	str	r5, [r4, #8]
 80080c6:	463e      	mov	r6, r7
 80080c8:	42be      	cmp	r6, r7
 80080ca:	d900      	bls.n	80080ce <__ssputs_r+0x86>
 80080cc:	463e      	mov	r6, r7
 80080ce:	4632      	mov	r2, r6
 80080d0:	6820      	ldr	r0, [r4, #0]
 80080d2:	4641      	mov	r1, r8
 80080d4:	f000 fab6 	bl	8008644 <memmove>
 80080d8:	68a3      	ldr	r3, [r4, #8]
 80080da:	6822      	ldr	r2, [r4, #0]
 80080dc:	1b9b      	subs	r3, r3, r6
 80080de:	4432      	add	r2, r6
 80080e0:	60a3      	str	r3, [r4, #8]
 80080e2:	6022      	str	r2, [r4, #0]
 80080e4:	2000      	movs	r0, #0
 80080e6:	e7db      	b.n	80080a0 <__ssputs_r+0x58>
 80080e8:	462a      	mov	r2, r5
 80080ea:	f000 fb6f 	bl	80087cc <_realloc_r>
 80080ee:	4606      	mov	r6, r0
 80080f0:	2800      	cmp	r0, #0
 80080f2:	d1e1      	bne.n	80080b8 <__ssputs_r+0x70>
 80080f4:	6921      	ldr	r1, [r4, #16]
 80080f6:	4650      	mov	r0, sl
 80080f8:	f000 fabe 	bl	8008678 <_free_r>
 80080fc:	e7c7      	b.n	800808e <__ssputs_r+0x46>
	...

08008100 <_svfiprintf_r>:
 8008100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008104:	4698      	mov	r8, r3
 8008106:	898b      	ldrh	r3, [r1, #12]
 8008108:	061b      	lsls	r3, r3, #24
 800810a:	b09d      	sub	sp, #116	; 0x74
 800810c:	4607      	mov	r7, r0
 800810e:	460d      	mov	r5, r1
 8008110:	4614      	mov	r4, r2
 8008112:	d50e      	bpl.n	8008132 <_svfiprintf_r+0x32>
 8008114:	690b      	ldr	r3, [r1, #16]
 8008116:	b963      	cbnz	r3, 8008132 <_svfiprintf_r+0x32>
 8008118:	2140      	movs	r1, #64	; 0x40
 800811a:	f000 fafd 	bl	8008718 <_malloc_r>
 800811e:	6028      	str	r0, [r5, #0]
 8008120:	6128      	str	r0, [r5, #16]
 8008122:	b920      	cbnz	r0, 800812e <_svfiprintf_r+0x2e>
 8008124:	230c      	movs	r3, #12
 8008126:	603b      	str	r3, [r7, #0]
 8008128:	f04f 30ff 	mov.w	r0, #4294967295
 800812c:	e0d1      	b.n	80082d2 <_svfiprintf_r+0x1d2>
 800812e:	2340      	movs	r3, #64	; 0x40
 8008130:	616b      	str	r3, [r5, #20]
 8008132:	2300      	movs	r3, #0
 8008134:	9309      	str	r3, [sp, #36]	; 0x24
 8008136:	2320      	movs	r3, #32
 8008138:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800813c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008140:	2330      	movs	r3, #48	; 0x30
 8008142:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80082ec <_svfiprintf_r+0x1ec>
 8008146:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800814a:	f04f 0901 	mov.w	r9, #1
 800814e:	4623      	mov	r3, r4
 8008150:	469a      	mov	sl, r3
 8008152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008156:	b10a      	cbz	r2, 800815c <_svfiprintf_r+0x5c>
 8008158:	2a25      	cmp	r2, #37	; 0x25
 800815a:	d1f9      	bne.n	8008150 <_svfiprintf_r+0x50>
 800815c:	ebba 0b04 	subs.w	fp, sl, r4
 8008160:	d00b      	beq.n	800817a <_svfiprintf_r+0x7a>
 8008162:	465b      	mov	r3, fp
 8008164:	4622      	mov	r2, r4
 8008166:	4629      	mov	r1, r5
 8008168:	4638      	mov	r0, r7
 800816a:	f7ff ff6d 	bl	8008048 <__ssputs_r>
 800816e:	3001      	adds	r0, #1
 8008170:	f000 80aa 	beq.w	80082c8 <_svfiprintf_r+0x1c8>
 8008174:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008176:	445a      	add	r2, fp
 8008178:	9209      	str	r2, [sp, #36]	; 0x24
 800817a:	f89a 3000 	ldrb.w	r3, [sl]
 800817e:	2b00      	cmp	r3, #0
 8008180:	f000 80a2 	beq.w	80082c8 <_svfiprintf_r+0x1c8>
 8008184:	2300      	movs	r3, #0
 8008186:	f04f 32ff 	mov.w	r2, #4294967295
 800818a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800818e:	f10a 0a01 	add.w	sl, sl, #1
 8008192:	9304      	str	r3, [sp, #16]
 8008194:	9307      	str	r3, [sp, #28]
 8008196:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800819a:	931a      	str	r3, [sp, #104]	; 0x68
 800819c:	4654      	mov	r4, sl
 800819e:	2205      	movs	r2, #5
 80081a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081a4:	4851      	ldr	r0, [pc, #324]	; (80082ec <_svfiprintf_r+0x1ec>)
 80081a6:	f7f8 f81b 	bl	80001e0 <memchr>
 80081aa:	9a04      	ldr	r2, [sp, #16]
 80081ac:	b9d8      	cbnz	r0, 80081e6 <_svfiprintf_r+0xe6>
 80081ae:	06d0      	lsls	r0, r2, #27
 80081b0:	bf44      	itt	mi
 80081b2:	2320      	movmi	r3, #32
 80081b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081b8:	0711      	lsls	r1, r2, #28
 80081ba:	bf44      	itt	mi
 80081bc:	232b      	movmi	r3, #43	; 0x2b
 80081be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081c2:	f89a 3000 	ldrb.w	r3, [sl]
 80081c6:	2b2a      	cmp	r3, #42	; 0x2a
 80081c8:	d015      	beq.n	80081f6 <_svfiprintf_r+0xf6>
 80081ca:	9a07      	ldr	r2, [sp, #28]
 80081cc:	4654      	mov	r4, sl
 80081ce:	2000      	movs	r0, #0
 80081d0:	f04f 0c0a 	mov.w	ip, #10
 80081d4:	4621      	mov	r1, r4
 80081d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081da:	3b30      	subs	r3, #48	; 0x30
 80081dc:	2b09      	cmp	r3, #9
 80081de:	d94e      	bls.n	800827e <_svfiprintf_r+0x17e>
 80081e0:	b1b0      	cbz	r0, 8008210 <_svfiprintf_r+0x110>
 80081e2:	9207      	str	r2, [sp, #28]
 80081e4:	e014      	b.n	8008210 <_svfiprintf_r+0x110>
 80081e6:	eba0 0308 	sub.w	r3, r0, r8
 80081ea:	fa09 f303 	lsl.w	r3, r9, r3
 80081ee:	4313      	orrs	r3, r2
 80081f0:	9304      	str	r3, [sp, #16]
 80081f2:	46a2      	mov	sl, r4
 80081f4:	e7d2      	b.n	800819c <_svfiprintf_r+0x9c>
 80081f6:	9b03      	ldr	r3, [sp, #12]
 80081f8:	1d19      	adds	r1, r3, #4
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	9103      	str	r1, [sp, #12]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	bfbb      	ittet	lt
 8008202:	425b      	neglt	r3, r3
 8008204:	f042 0202 	orrlt.w	r2, r2, #2
 8008208:	9307      	strge	r3, [sp, #28]
 800820a:	9307      	strlt	r3, [sp, #28]
 800820c:	bfb8      	it	lt
 800820e:	9204      	strlt	r2, [sp, #16]
 8008210:	7823      	ldrb	r3, [r4, #0]
 8008212:	2b2e      	cmp	r3, #46	; 0x2e
 8008214:	d10c      	bne.n	8008230 <_svfiprintf_r+0x130>
 8008216:	7863      	ldrb	r3, [r4, #1]
 8008218:	2b2a      	cmp	r3, #42	; 0x2a
 800821a:	d135      	bne.n	8008288 <_svfiprintf_r+0x188>
 800821c:	9b03      	ldr	r3, [sp, #12]
 800821e:	1d1a      	adds	r2, r3, #4
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	9203      	str	r2, [sp, #12]
 8008224:	2b00      	cmp	r3, #0
 8008226:	bfb8      	it	lt
 8008228:	f04f 33ff 	movlt.w	r3, #4294967295
 800822c:	3402      	adds	r4, #2
 800822e:	9305      	str	r3, [sp, #20]
 8008230:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80082fc <_svfiprintf_r+0x1fc>
 8008234:	7821      	ldrb	r1, [r4, #0]
 8008236:	2203      	movs	r2, #3
 8008238:	4650      	mov	r0, sl
 800823a:	f7f7 ffd1 	bl	80001e0 <memchr>
 800823e:	b140      	cbz	r0, 8008252 <_svfiprintf_r+0x152>
 8008240:	2340      	movs	r3, #64	; 0x40
 8008242:	eba0 000a 	sub.w	r0, r0, sl
 8008246:	fa03 f000 	lsl.w	r0, r3, r0
 800824a:	9b04      	ldr	r3, [sp, #16]
 800824c:	4303      	orrs	r3, r0
 800824e:	3401      	adds	r4, #1
 8008250:	9304      	str	r3, [sp, #16]
 8008252:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008256:	4826      	ldr	r0, [pc, #152]	; (80082f0 <_svfiprintf_r+0x1f0>)
 8008258:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800825c:	2206      	movs	r2, #6
 800825e:	f7f7 ffbf 	bl	80001e0 <memchr>
 8008262:	2800      	cmp	r0, #0
 8008264:	d038      	beq.n	80082d8 <_svfiprintf_r+0x1d8>
 8008266:	4b23      	ldr	r3, [pc, #140]	; (80082f4 <_svfiprintf_r+0x1f4>)
 8008268:	bb1b      	cbnz	r3, 80082b2 <_svfiprintf_r+0x1b2>
 800826a:	9b03      	ldr	r3, [sp, #12]
 800826c:	3307      	adds	r3, #7
 800826e:	f023 0307 	bic.w	r3, r3, #7
 8008272:	3308      	adds	r3, #8
 8008274:	9303      	str	r3, [sp, #12]
 8008276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008278:	4433      	add	r3, r6
 800827a:	9309      	str	r3, [sp, #36]	; 0x24
 800827c:	e767      	b.n	800814e <_svfiprintf_r+0x4e>
 800827e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008282:	460c      	mov	r4, r1
 8008284:	2001      	movs	r0, #1
 8008286:	e7a5      	b.n	80081d4 <_svfiprintf_r+0xd4>
 8008288:	2300      	movs	r3, #0
 800828a:	3401      	adds	r4, #1
 800828c:	9305      	str	r3, [sp, #20]
 800828e:	4619      	mov	r1, r3
 8008290:	f04f 0c0a 	mov.w	ip, #10
 8008294:	4620      	mov	r0, r4
 8008296:	f810 2b01 	ldrb.w	r2, [r0], #1
 800829a:	3a30      	subs	r2, #48	; 0x30
 800829c:	2a09      	cmp	r2, #9
 800829e:	d903      	bls.n	80082a8 <_svfiprintf_r+0x1a8>
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d0c5      	beq.n	8008230 <_svfiprintf_r+0x130>
 80082a4:	9105      	str	r1, [sp, #20]
 80082a6:	e7c3      	b.n	8008230 <_svfiprintf_r+0x130>
 80082a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80082ac:	4604      	mov	r4, r0
 80082ae:	2301      	movs	r3, #1
 80082b0:	e7f0      	b.n	8008294 <_svfiprintf_r+0x194>
 80082b2:	ab03      	add	r3, sp, #12
 80082b4:	9300      	str	r3, [sp, #0]
 80082b6:	462a      	mov	r2, r5
 80082b8:	4b0f      	ldr	r3, [pc, #60]	; (80082f8 <_svfiprintf_r+0x1f8>)
 80082ba:	a904      	add	r1, sp, #16
 80082bc:	4638      	mov	r0, r7
 80082be:	f3af 8000 	nop.w
 80082c2:	1c42      	adds	r2, r0, #1
 80082c4:	4606      	mov	r6, r0
 80082c6:	d1d6      	bne.n	8008276 <_svfiprintf_r+0x176>
 80082c8:	89ab      	ldrh	r3, [r5, #12]
 80082ca:	065b      	lsls	r3, r3, #25
 80082cc:	f53f af2c 	bmi.w	8008128 <_svfiprintf_r+0x28>
 80082d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082d2:	b01d      	add	sp, #116	; 0x74
 80082d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082d8:	ab03      	add	r3, sp, #12
 80082da:	9300      	str	r3, [sp, #0]
 80082dc:	462a      	mov	r2, r5
 80082de:	4b06      	ldr	r3, [pc, #24]	; (80082f8 <_svfiprintf_r+0x1f8>)
 80082e0:	a904      	add	r1, sp, #16
 80082e2:	4638      	mov	r0, r7
 80082e4:	f000 f87a 	bl	80083dc <_printf_i>
 80082e8:	e7eb      	b.n	80082c2 <_svfiprintf_r+0x1c2>
 80082ea:	bf00      	nop
 80082ec:	0800b8b0 	.word	0x0800b8b0
 80082f0:	0800b8ba 	.word	0x0800b8ba
 80082f4:	00000000 	.word	0x00000000
 80082f8:	08008049 	.word	0x08008049
 80082fc:	0800b8b6 	.word	0x0800b8b6

08008300 <_printf_common>:
 8008300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008304:	4616      	mov	r6, r2
 8008306:	4699      	mov	r9, r3
 8008308:	688a      	ldr	r2, [r1, #8]
 800830a:	690b      	ldr	r3, [r1, #16]
 800830c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008310:	4293      	cmp	r3, r2
 8008312:	bfb8      	it	lt
 8008314:	4613      	movlt	r3, r2
 8008316:	6033      	str	r3, [r6, #0]
 8008318:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800831c:	4607      	mov	r7, r0
 800831e:	460c      	mov	r4, r1
 8008320:	b10a      	cbz	r2, 8008326 <_printf_common+0x26>
 8008322:	3301      	adds	r3, #1
 8008324:	6033      	str	r3, [r6, #0]
 8008326:	6823      	ldr	r3, [r4, #0]
 8008328:	0699      	lsls	r1, r3, #26
 800832a:	bf42      	ittt	mi
 800832c:	6833      	ldrmi	r3, [r6, #0]
 800832e:	3302      	addmi	r3, #2
 8008330:	6033      	strmi	r3, [r6, #0]
 8008332:	6825      	ldr	r5, [r4, #0]
 8008334:	f015 0506 	ands.w	r5, r5, #6
 8008338:	d106      	bne.n	8008348 <_printf_common+0x48>
 800833a:	f104 0a19 	add.w	sl, r4, #25
 800833e:	68e3      	ldr	r3, [r4, #12]
 8008340:	6832      	ldr	r2, [r6, #0]
 8008342:	1a9b      	subs	r3, r3, r2
 8008344:	42ab      	cmp	r3, r5
 8008346:	dc26      	bgt.n	8008396 <_printf_common+0x96>
 8008348:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800834c:	1e13      	subs	r3, r2, #0
 800834e:	6822      	ldr	r2, [r4, #0]
 8008350:	bf18      	it	ne
 8008352:	2301      	movne	r3, #1
 8008354:	0692      	lsls	r2, r2, #26
 8008356:	d42b      	bmi.n	80083b0 <_printf_common+0xb0>
 8008358:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800835c:	4649      	mov	r1, r9
 800835e:	4638      	mov	r0, r7
 8008360:	47c0      	blx	r8
 8008362:	3001      	adds	r0, #1
 8008364:	d01e      	beq.n	80083a4 <_printf_common+0xa4>
 8008366:	6823      	ldr	r3, [r4, #0]
 8008368:	68e5      	ldr	r5, [r4, #12]
 800836a:	6832      	ldr	r2, [r6, #0]
 800836c:	f003 0306 	and.w	r3, r3, #6
 8008370:	2b04      	cmp	r3, #4
 8008372:	bf08      	it	eq
 8008374:	1aad      	subeq	r5, r5, r2
 8008376:	68a3      	ldr	r3, [r4, #8]
 8008378:	6922      	ldr	r2, [r4, #16]
 800837a:	bf0c      	ite	eq
 800837c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008380:	2500      	movne	r5, #0
 8008382:	4293      	cmp	r3, r2
 8008384:	bfc4      	itt	gt
 8008386:	1a9b      	subgt	r3, r3, r2
 8008388:	18ed      	addgt	r5, r5, r3
 800838a:	2600      	movs	r6, #0
 800838c:	341a      	adds	r4, #26
 800838e:	42b5      	cmp	r5, r6
 8008390:	d11a      	bne.n	80083c8 <_printf_common+0xc8>
 8008392:	2000      	movs	r0, #0
 8008394:	e008      	b.n	80083a8 <_printf_common+0xa8>
 8008396:	2301      	movs	r3, #1
 8008398:	4652      	mov	r2, sl
 800839a:	4649      	mov	r1, r9
 800839c:	4638      	mov	r0, r7
 800839e:	47c0      	blx	r8
 80083a0:	3001      	adds	r0, #1
 80083a2:	d103      	bne.n	80083ac <_printf_common+0xac>
 80083a4:	f04f 30ff 	mov.w	r0, #4294967295
 80083a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083ac:	3501      	adds	r5, #1
 80083ae:	e7c6      	b.n	800833e <_printf_common+0x3e>
 80083b0:	18e1      	adds	r1, r4, r3
 80083b2:	1c5a      	adds	r2, r3, #1
 80083b4:	2030      	movs	r0, #48	; 0x30
 80083b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80083ba:	4422      	add	r2, r4
 80083bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80083c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80083c4:	3302      	adds	r3, #2
 80083c6:	e7c7      	b.n	8008358 <_printf_common+0x58>
 80083c8:	2301      	movs	r3, #1
 80083ca:	4622      	mov	r2, r4
 80083cc:	4649      	mov	r1, r9
 80083ce:	4638      	mov	r0, r7
 80083d0:	47c0      	blx	r8
 80083d2:	3001      	adds	r0, #1
 80083d4:	d0e6      	beq.n	80083a4 <_printf_common+0xa4>
 80083d6:	3601      	adds	r6, #1
 80083d8:	e7d9      	b.n	800838e <_printf_common+0x8e>
	...

080083dc <_printf_i>:
 80083dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083e0:	460c      	mov	r4, r1
 80083e2:	4691      	mov	r9, r2
 80083e4:	7e27      	ldrb	r7, [r4, #24]
 80083e6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80083e8:	2f78      	cmp	r7, #120	; 0x78
 80083ea:	4680      	mov	r8, r0
 80083ec:	469a      	mov	sl, r3
 80083ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80083f2:	d807      	bhi.n	8008404 <_printf_i+0x28>
 80083f4:	2f62      	cmp	r7, #98	; 0x62
 80083f6:	d80a      	bhi.n	800840e <_printf_i+0x32>
 80083f8:	2f00      	cmp	r7, #0
 80083fa:	f000 80d8 	beq.w	80085ae <_printf_i+0x1d2>
 80083fe:	2f58      	cmp	r7, #88	; 0x58
 8008400:	f000 80a3 	beq.w	800854a <_printf_i+0x16e>
 8008404:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008408:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800840c:	e03a      	b.n	8008484 <_printf_i+0xa8>
 800840e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008412:	2b15      	cmp	r3, #21
 8008414:	d8f6      	bhi.n	8008404 <_printf_i+0x28>
 8008416:	a001      	add	r0, pc, #4	; (adr r0, 800841c <_printf_i+0x40>)
 8008418:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800841c:	08008475 	.word	0x08008475
 8008420:	08008489 	.word	0x08008489
 8008424:	08008405 	.word	0x08008405
 8008428:	08008405 	.word	0x08008405
 800842c:	08008405 	.word	0x08008405
 8008430:	08008405 	.word	0x08008405
 8008434:	08008489 	.word	0x08008489
 8008438:	08008405 	.word	0x08008405
 800843c:	08008405 	.word	0x08008405
 8008440:	08008405 	.word	0x08008405
 8008444:	08008405 	.word	0x08008405
 8008448:	08008595 	.word	0x08008595
 800844c:	080084b9 	.word	0x080084b9
 8008450:	08008577 	.word	0x08008577
 8008454:	08008405 	.word	0x08008405
 8008458:	08008405 	.word	0x08008405
 800845c:	080085b7 	.word	0x080085b7
 8008460:	08008405 	.word	0x08008405
 8008464:	080084b9 	.word	0x080084b9
 8008468:	08008405 	.word	0x08008405
 800846c:	08008405 	.word	0x08008405
 8008470:	0800857f 	.word	0x0800857f
 8008474:	680b      	ldr	r3, [r1, #0]
 8008476:	1d1a      	adds	r2, r3, #4
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	600a      	str	r2, [r1, #0]
 800847c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008480:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008484:	2301      	movs	r3, #1
 8008486:	e0a3      	b.n	80085d0 <_printf_i+0x1f4>
 8008488:	6825      	ldr	r5, [r4, #0]
 800848a:	6808      	ldr	r0, [r1, #0]
 800848c:	062e      	lsls	r6, r5, #24
 800848e:	f100 0304 	add.w	r3, r0, #4
 8008492:	d50a      	bpl.n	80084aa <_printf_i+0xce>
 8008494:	6805      	ldr	r5, [r0, #0]
 8008496:	600b      	str	r3, [r1, #0]
 8008498:	2d00      	cmp	r5, #0
 800849a:	da03      	bge.n	80084a4 <_printf_i+0xc8>
 800849c:	232d      	movs	r3, #45	; 0x2d
 800849e:	426d      	negs	r5, r5
 80084a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084a4:	485e      	ldr	r0, [pc, #376]	; (8008620 <_printf_i+0x244>)
 80084a6:	230a      	movs	r3, #10
 80084a8:	e019      	b.n	80084de <_printf_i+0x102>
 80084aa:	f015 0f40 	tst.w	r5, #64	; 0x40
 80084ae:	6805      	ldr	r5, [r0, #0]
 80084b0:	600b      	str	r3, [r1, #0]
 80084b2:	bf18      	it	ne
 80084b4:	b22d      	sxthne	r5, r5
 80084b6:	e7ef      	b.n	8008498 <_printf_i+0xbc>
 80084b8:	680b      	ldr	r3, [r1, #0]
 80084ba:	6825      	ldr	r5, [r4, #0]
 80084bc:	1d18      	adds	r0, r3, #4
 80084be:	6008      	str	r0, [r1, #0]
 80084c0:	0628      	lsls	r0, r5, #24
 80084c2:	d501      	bpl.n	80084c8 <_printf_i+0xec>
 80084c4:	681d      	ldr	r5, [r3, #0]
 80084c6:	e002      	b.n	80084ce <_printf_i+0xf2>
 80084c8:	0669      	lsls	r1, r5, #25
 80084ca:	d5fb      	bpl.n	80084c4 <_printf_i+0xe8>
 80084cc:	881d      	ldrh	r5, [r3, #0]
 80084ce:	4854      	ldr	r0, [pc, #336]	; (8008620 <_printf_i+0x244>)
 80084d0:	2f6f      	cmp	r7, #111	; 0x6f
 80084d2:	bf0c      	ite	eq
 80084d4:	2308      	moveq	r3, #8
 80084d6:	230a      	movne	r3, #10
 80084d8:	2100      	movs	r1, #0
 80084da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80084de:	6866      	ldr	r6, [r4, #4]
 80084e0:	60a6      	str	r6, [r4, #8]
 80084e2:	2e00      	cmp	r6, #0
 80084e4:	bfa2      	ittt	ge
 80084e6:	6821      	ldrge	r1, [r4, #0]
 80084e8:	f021 0104 	bicge.w	r1, r1, #4
 80084ec:	6021      	strge	r1, [r4, #0]
 80084ee:	b90d      	cbnz	r5, 80084f4 <_printf_i+0x118>
 80084f0:	2e00      	cmp	r6, #0
 80084f2:	d04d      	beq.n	8008590 <_printf_i+0x1b4>
 80084f4:	4616      	mov	r6, r2
 80084f6:	fbb5 f1f3 	udiv	r1, r5, r3
 80084fa:	fb03 5711 	mls	r7, r3, r1, r5
 80084fe:	5dc7      	ldrb	r7, [r0, r7]
 8008500:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008504:	462f      	mov	r7, r5
 8008506:	42bb      	cmp	r3, r7
 8008508:	460d      	mov	r5, r1
 800850a:	d9f4      	bls.n	80084f6 <_printf_i+0x11a>
 800850c:	2b08      	cmp	r3, #8
 800850e:	d10b      	bne.n	8008528 <_printf_i+0x14c>
 8008510:	6823      	ldr	r3, [r4, #0]
 8008512:	07df      	lsls	r7, r3, #31
 8008514:	d508      	bpl.n	8008528 <_printf_i+0x14c>
 8008516:	6923      	ldr	r3, [r4, #16]
 8008518:	6861      	ldr	r1, [r4, #4]
 800851a:	4299      	cmp	r1, r3
 800851c:	bfde      	ittt	le
 800851e:	2330      	movle	r3, #48	; 0x30
 8008520:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008524:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008528:	1b92      	subs	r2, r2, r6
 800852a:	6122      	str	r2, [r4, #16]
 800852c:	f8cd a000 	str.w	sl, [sp]
 8008530:	464b      	mov	r3, r9
 8008532:	aa03      	add	r2, sp, #12
 8008534:	4621      	mov	r1, r4
 8008536:	4640      	mov	r0, r8
 8008538:	f7ff fee2 	bl	8008300 <_printf_common>
 800853c:	3001      	adds	r0, #1
 800853e:	d14c      	bne.n	80085da <_printf_i+0x1fe>
 8008540:	f04f 30ff 	mov.w	r0, #4294967295
 8008544:	b004      	add	sp, #16
 8008546:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800854a:	4835      	ldr	r0, [pc, #212]	; (8008620 <_printf_i+0x244>)
 800854c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008550:	6823      	ldr	r3, [r4, #0]
 8008552:	680e      	ldr	r6, [r1, #0]
 8008554:	061f      	lsls	r7, r3, #24
 8008556:	f856 5b04 	ldr.w	r5, [r6], #4
 800855a:	600e      	str	r6, [r1, #0]
 800855c:	d514      	bpl.n	8008588 <_printf_i+0x1ac>
 800855e:	07d9      	lsls	r1, r3, #31
 8008560:	bf44      	itt	mi
 8008562:	f043 0320 	orrmi.w	r3, r3, #32
 8008566:	6023      	strmi	r3, [r4, #0]
 8008568:	b91d      	cbnz	r5, 8008572 <_printf_i+0x196>
 800856a:	6823      	ldr	r3, [r4, #0]
 800856c:	f023 0320 	bic.w	r3, r3, #32
 8008570:	6023      	str	r3, [r4, #0]
 8008572:	2310      	movs	r3, #16
 8008574:	e7b0      	b.n	80084d8 <_printf_i+0xfc>
 8008576:	6823      	ldr	r3, [r4, #0]
 8008578:	f043 0320 	orr.w	r3, r3, #32
 800857c:	6023      	str	r3, [r4, #0]
 800857e:	2378      	movs	r3, #120	; 0x78
 8008580:	4828      	ldr	r0, [pc, #160]	; (8008624 <_printf_i+0x248>)
 8008582:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008586:	e7e3      	b.n	8008550 <_printf_i+0x174>
 8008588:	065e      	lsls	r6, r3, #25
 800858a:	bf48      	it	mi
 800858c:	b2ad      	uxthmi	r5, r5
 800858e:	e7e6      	b.n	800855e <_printf_i+0x182>
 8008590:	4616      	mov	r6, r2
 8008592:	e7bb      	b.n	800850c <_printf_i+0x130>
 8008594:	680b      	ldr	r3, [r1, #0]
 8008596:	6826      	ldr	r6, [r4, #0]
 8008598:	6960      	ldr	r0, [r4, #20]
 800859a:	1d1d      	adds	r5, r3, #4
 800859c:	600d      	str	r5, [r1, #0]
 800859e:	0635      	lsls	r5, r6, #24
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	d501      	bpl.n	80085a8 <_printf_i+0x1cc>
 80085a4:	6018      	str	r0, [r3, #0]
 80085a6:	e002      	b.n	80085ae <_printf_i+0x1d2>
 80085a8:	0671      	lsls	r1, r6, #25
 80085aa:	d5fb      	bpl.n	80085a4 <_printf_i+0x1c8>
 80085ac:	8018      	strh	r0, [r3, #0]
 80085ae:	2300      	movs	r3, #0
 80085b0:	6123      	str	r3, [r4, #16]
 80085b2:	4616      	mov	r6, r2
 80085b4:	e7ba      	b.n	800852c <_printf_i+0x150>
 80085b6:	680b      	ldr	r3, [r1, #0]
 80085b8:	1d1a      	adds	r2, r3, #4
 80085ba:	600a      	str	r2, [r1, #0]
 80085bc:	681e      	ldr	r6, [r3, #0]
 80085be:	6862      	ldr	r2, [r4, #4]
 80085c0:	2100      	movs	r1, #0
 80085c2:	4630      	mov	r0, r6
 80085c4:	f7f7 fe0c 	bl	80001e0 <memchr>
 80085c8:	b108      	cbz	r0, 80085ce <_printf_i+0x1f2>
 80085ca:	1b80      	subs	r0, r0, r6
 80085cc:	6060      	str	r0, [r4, #4]
 80085ce:	6863      	ldr	r3, [r4, #4]
 80085d0:	6123      	str	r3, [r4, #16]
 80085d2:	2300      	movs	r3, #0
 80085d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085d8:	e7a8      	b.n	800852c <_printf_i+0x150>
 80085da:	6923      	ldr	r3, [r4, #16]
 80085dc:	4632      	mov	r2, r6
 80085de:	4649      	mov	r1, r9
 80085e0:	4640      	mov	r0, r8
 80085e2:	47d0      	blx	sl
 80085e4:	3001      	adds	r0, #1
 80085e6:	d0ab      	beq.n	8008540 <_printf_i+0x164>
 80085e8:	6823      	ldr	r3, [r4, #0]
 80085ea:	079b      	lsls	r3, r3, #30
 80085ec:	d413      	bmi.n	8008616 <_printf_i+0x23a>
 80085ee:	68e0      	ldr	r0, [r4, #12]
 80085f0:	9b03      	ldr	r3, [sp, #12]
 80085f2:	4298      	cmp	r0, r3
 80085f4:	bfb8      	it	lt
 80085f6:	4618      	movlt	r0, r3
 80085f8:	e7a4      	b.n	8008544 <_printf_i+0x168>
 80085fa:	2301      	movs	r3, #1
 80085fc:	4632      	mov	r2, r6
 80085fe:	4649      	mov	r1, r9
 8008600:	4640      	mov	r0, r8
 8008602:	47d0      	blx	sl
 8008604:	3001      	adds	r0, #1
 8008606:	d09b      	beq.n	8008540 <_printf_i+0x164>
 8008608:	3501      	adds	r5, #1
 800860a:	68e3      	ldr	r3, [r4, #12]
 800860c:	9903      	ldr	r1, [sp, #12]
 800860e:	1a5b      	subs	r3, r3, r1
 8008610:	42ab      	cmp	r3, r5
 8008612:	dcf2      	bgt.n	80085fa <_printf_i+0x21e>
 8008614:	e7eb      	b.n	80085ee <_printf_i+0x212>
 8008616:	2500      	movs	r5, #0
 8008618:	f104 0619 	add.w	r6, r4, #25
 800861c:	e7f5      	b.n	800860a <_printf_i+0x22e>
 800861e:	bf00      	nop
 8008620:	0800b8c1 	.word	0x0800b8c1
 8008624:	0800b8d2 	.word	0x0800b8d2

08008628 <memcpy>:
 8008628:	440a      	add	r2, r1
 800862a:	4291      	cmp	r1, r2
 800862c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008630:	d100      	bne.n	8008634 <memcpy+0xc>
 8008632:	4770      	bx	lr
 8008634:	b510      	push	{r4, lr}
 8008636:	f811 4b01 	ldrb.w	r4, [r1], #1
 800863a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800863e:	4291      	cmp	r1, r2
 8008640:	d1f9      	bne.n	8008636 <memcpy+0xe>
 8008642:	bd10      	pop	{r4, pc}

08008644 <memmove>:
 8008644:	4288      	cmp	r0, r1
 8008646:	b510      	push	{r4, lr}
 8008648:	eb01 0402 	add.w	r4, r1, r2
 800864c:	d902      	bls.n	8008654 <memmove+0x10>
 800864e:	4284      	cmp	r4, r0
 8008650:	4623      	mov	r3, r4
 8008652:	d807      	bhi.n	8008664 <memmove+0x20>
 8008654:	1e43      	subs	r3, r0, #1
 8008656:	42a1      	cmp	r1, r4
 8008658:	d008      	beq.n	800866c <memmove+0x28>
 800865a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800865e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008662:	e7f8      	b.n	8008656 <memmove+0x12>
 8008664:	4402      	add	r2, r0
 8008666:	4601      	mov	r1, r0
 8008668:	428a      	cmp	r2, r1
 800866a:	d100      	bne.n	800866e <memmove+0x2a>
 800866c:	bd10      	pop	{r4, pc}
 800866e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008672:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008676:	e7f7      	b.n	8008668 <memmove+0x24>

08008678 <_free_r>:
 8008678:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800867a:	2900      	cmp	r1, #0
 800867c:	d048      	beq.n	8008710 <_free_r+0x98>
 800867e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008682:	9001      	str	r0, [sp, #4]
 8008684:	2b00      	cmp	r3, #0
 8008686:	f1a1 0404 	sub.w	r4, r1, #4
 800868a:	bfb8      	it	lt
 800868c:	18e4      	addlt	r4, r4, r3
 800868e:	f000 f8d3 	bl	8008838 <__malloc_lock>
 8008692:	4a20      	ldr	r2, [pc, #128]	; (8008714 <_free_r+0x9c>)
 8008694:	9801      	ldr	r0, [sp, #4]
 8008696:	6813      	ldr	r3, [r2, #0]
 8008698:	4615      	mov	r5, r2
 800869a:	b933      	cbnz	r3, 80086aa <_free_r+0x32>
 800869c:	6063      	str	r3, [r4, #4]
 800869e:	6014      	str	r4, [r2, #0]
 80086a0:	b003      	add	sp, #12
 80086a2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80086a6:	f000 b8cd 	b.w	8008844 <__malloc_unlock>
 80086aa:	42a3      	cmp	r3, r4
 80086ac:	d90b      	bls.n	80086c6 <_free_r+0x4e>
 80086ae:	6821      	ldr	r1, [r4, #0]
 80086b0:	1862      	adds	r2, r4, r1
 80086b2:	4293      	cmp	r3, r2
 80086b4:	bf04      	itt	eq
 80086b6:	681a      	ldreq	r2, [r3, #0]
 80086b8:	685b      	ldreq	r3, [r3, #4]
 80086ba:	6063      	str	r3, [r4, #4]
 80086bc:	bf04      	itt	eq
 80086be:	1852      	addeq	r2, r2, r1
 80086c0:	6022      	streq	r2, [r4, #0]
 80086c2:	602c      	str	r4, [r5, #0]
 80086c4:	e7ec      	b.n	80086a0 <_free_r+0x28>
 80086c6:	461a      	mov	r2, r3
 80086c8:	685b      	ldr	r3, [r3, #4]
 80086ca:	b10b      	cbz	r3, 80086d0 <_free_r+0x58>
 80086cc:	42a3      	cmp	r3, r4
 80086ce:	d9fa      	bls.n	80086c6 <_free_r+0x4e>
 80086d0:	6811      	ldr	r1, [r2, #0]
 80086d2:	1855      	adds	r5, r2, r1
 80086d4:	42a5      	cmp	r5, r4
 80086d6:	d10b      	bne.n	80086f0 <_free_r+0x78>
 80086d8:	6824      	ldr	r4, [r4, #0]
 80086da:	4421      	add	r1, r4
 80086dc:	1854      	adds	r4, r2, r1
 80086de:	42a3      	cmp	r3, r4
 80086e0:	6011      	str	r1, [r2, #0]
 80086e2:	d1dd      	bne.n	80086a0 <_free_r+0x28>
 80086e4:	681c      	ldr	r4, [r3, #0]
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	6053      	str	r3, [r2, #4]
 80086ea:	4421      	add	r1, r4
 80086ec:	6011      	str	r1, [r2, #0]
 80086ee:	e7d7      	b.n	80086a0 <_free_r+0x28>
 80086f0:	d902      	bls.n	80086f8 <_free_r+0x80>
 80086f2:	230c      	movs	r3, #12
 80086f4:	6003      	str	r3, [r0, #0]
 80086f6:	e7d3      	b.n	80086a0 <_free_r+0x28>
 80086f8:	6825      	ldr	r5, [r4, #0]
 80086fa:	1961      	adds	r1, r4, r5
 80086fc:	428b      	cmp	r3, r1
 80086fe:	bf04      	itt	eq
 8008700:	6819      	ldreq	r1, [r3, #0]
 8008702:	685b      	ldreq	r3, [r3, #4]
 8008704:	6063      	str	r3, [r4, #4]
 8008706:	bf04      	itt	eq
 8008708:	1949      	addeq	r1, r1, r5
 800870a:	6021      	streq	r1, [r4, #0]
 800870c:	6054      	str	r4, [r2, #4]
 800870e:	e7c7      	b.n	80086a0 <_free_r+0x28>
 8008710:	b003      	add	sp, #12
 8008712:	bd30      	pop	{r4, r5, pc}
 8008714:	200000b0 	.word	0x200000b0

08008718 <_malloc_r>:
 8008718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800871a:	1ccd      	adds	r5, r1, #3
 800871c:	f025 0503 	bic.w	r5, r5, #3
 8008720:	3508      	adds	r5, #8
 8008722:	2d0c      	cmp	r5, #12
 8008724:	bf38      	it	cc
 8008726:	250c      	movcc	r5, #12
 8008728:	2d00      	cmp	r5, #0
 800872a:	4606      	mov	r6, r0
 800872c:	db01      	blt.n	8008732 <_malloc_r+0x1a>
 800872e:	42a9      	cmp	r1, r5
 8008730:	d903      	bls.n	800873a <_malloc_r+0x22>
 8008732:	230c      	movs	r3, #12
 8008734:	6033      	str	r3, [r6, #0]
 8008736:	2000      	movs	r0, #0
 8008738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800873a:	f000 f87d 	bl	8008838 <__malloc_lock>
 800873e:	4921      	ldr	r1, [pc, #132]	; (80087c4 <_malloc_r+0xac>)
 8008740:	680a      	ldr	r2, [r1, #0]
 8008742:	4614      	mov	r4, r2
 8008744:	b99c      	cbnz	r4, 800876e <_malloc_r+0x56>
 8008746:	4f20      	ldr	r7, [pc, #128]	; (80087c8 <_malloc_r+0xb0>)
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	b923      	cbnz	r3, 8008756 <_malloc_r+0x3e>
 800874c:	4621      	mov	r1, r4
 800874e:	4630      	mov	r0, r6
 8008750:	f000 f862 	bl	8008818 <_sbrk_r>
 8008754:	6038      	str	r0, [r7, #0]
 8008756:	4629      	mov	r1, r5
 8008758:	4630      	mov	r0, r6
 800875a:	f000 f85d 	bl	8008818 <_sbrk_r>
 800875e:	1c43      	adds	r3, r0, #1
 8008760:	d123      	bne.n	80087aa <_malloc_r+0x92>
 8008762:	230c      	movs	r3, #12
 8008764:	6033      	str	r3, [r6, #0]
 8008766:	4630      	mov	r0, r6
 8008768:	f000 f86c 	bl	8008844 <__malloc_unlock>
 800876c:	e7e3      	b.n	8008736 <_malloc_r+0x1e>
 800876e:	6823      	ldr	r3, [r4, #0]
 8008770:	1b5b      	subs	r3, r3, r5
 8008772:	d417      	bmi.n	80087a4 <_malloc_r+0x8c>
 8008774:	2b0b      	cmp	r3, #11
 8008776:	d903      	bls.n	8008780 <_malloc_r+0x68>
 8008778:	6023      	str	r3, [r4, #0]
 800877a:	441c      	add	r4, r3
 800877c:	6025      	str	r5, [r4, #0]
 800877e:	e004      	b.n	800878a <_malloc_r+0x72>
 8008780:	6863      	ldr	r3, [r4, #4]
 8008782:	42a2      	cmp	r2, r4
 8008784:	bf0c      	ite	eq
 8008786:	600b      	streq	r3, [r1, #0]
 8008788:	6053      	strne	r3, [r2, #4]
 800878a:	4630      	mov	r0, r6
 800878c:	f000 f85a 	bl	8008844 <__malloc_unlock>
 8008790:	f104 000b 	add.w	r0, r4, #11
 8008794:	1d23      	adds	r3, r4, #4
 8008796:	f020 0007 	bic.w	r0, r0, #7
 800879a:	1ac2      	subs	r2, r0, r3
 800879c:	d0cc      	beq.n	8008738 <_malloc_r+0x20>
 800879e:	1a1b      	subs	r3, r3, r0
 80087a0:	50a3      	str	r3, [r4, r2]
 80087a2:	e7c9      	b.n	8008738 <_malloc_r+0x20>
 80087a4:	4622      	mov	r2, r4
 80087a6:	6864      	ldr	r4, [r4, #4]
 80087a8:	e7cc      	b.n	8008744 <_malloc_r+0x2c>
 80087aa:	1cc4      	adds	r4, r0, #3
 80087ac:	f024 0403 	bic.w	r4, r4, #3
 80087b0:	42a0      	cmp	r0, r4
 80087b2:	d0e3      	beq.n	800877c <_malloc_r+0x64>
 80087b4:	1a21      	subs	r1, r4, r0
 80087b6:	4630      	mov	r0, r6
 80087b8:	f000 f82e 	bl	8008818 <_sbrk_r>
 80087bc:	3001      	adds	r0, #1
 80087be:	d1dd      	bne.n	800877c <_malloc_r+0x64>
 80087c0:	e7cf      	b.n	8008762 <_malloc_r+0x4a>
 80087c2:	bf00      	nop
 80087c4:	200000b0 	.word	0x200000b0
 80087c8:	200000b4 	.word	0x200000b4

080087cc <_realloc_r>:
 80087cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ce:	4607      	mov	r7, r0
 80087d0:	4614      	mov	r4, r2
 80087d2:	460e      	mov	r6, r1
 80087d4:	b921      	cbnz	r1, 80087e0 <_realloc_r+0x14>
 80087d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80087da:	4611      	mov	r1, r2
 80087dc:	f7ff bf9c 	b.w	8008718 <_malloc_r>
 80087e0:	b922      	cbnz	r2, 80087ec <_realloc_r+0x20>
 80087e2:	f7ff ff49 	bl	8008678 <_free_r>
 80087e6:	4625      	mov	r5, r4
 80087e8:	4628      	mov	r0, r5
 80087ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087ec:	f000 f830 	bl	8008850 <_malloc_usable_size_r>
 80087f0:	42a0      	cmp	r0, r4
 80087f2:	d20f      	bcs.n	8008814 <_realloc_r+0x48>
 80087f4:	4621      	mov	r1, r4
 80087f6:	4638      	mov	r0, r7
 80087f8:	f7ff ff8e 	bl	8008718 <_malloc_r>
 80087fc:	4605      	mov	r5, r0
 80087fe:	2800      	cmp	r0, #0
 8008800:	d0f2      	beq.n	80087e8 <_realloc_r+0x1c>
 8008802:	4631      	mov	r1, r6
 8008804:	4622      	mov	r2, r4
 8008806:	f7ff ff0f 	bl	8008628 <memcpy>
 800880a:	4631      	mov	r1, r6
 800880c:	4638      	mov	r0, r7
 800880e:	f7ff ff33 	bl	8008678 <_free_r>
 8008812:	e7e9      	b.n	80087e8 <_realloc_r+0x1c>
 8008814:	4635      	mov	r5, r6
 8008816:	e7e7      	b.n	80087e8 <_realloc_r+0x1c>

08008818 <_sbrk_r>:
 8008818:	b538      	push	{r3, r4, r5, lr}
 800881a:	4d06      	ldr	r5, [pc, #24]	; (8008834 <_sbrk_r+0x1c>)
 800881c:	2300      	movs	r3, #0
 800881e:	4604      	mov	r4, r0
 8008820:	4608      	mov	r0, r1
 8008822:	602b      	str	r3, [r5, #0]
 8008824:	f7fa f8e2 	bl	80029ec <_sbrk>
 8008828:	1c43      	adds	r3, r0, #1
 800882a:	d102      	bne.n	8008832 <_sbrk_r+0x1a>
 800882c:	682b      	ldr	r3, [r5, #0]
 800882e:	b103      	cbz	r3, 8008832 <_sbrk_r+0x1a>
 8008830:	6023      	str	r3, [r4, #0]
 8008832:	bd38      	pop	{r3, r4, r5, pc}
 8008834:	20000428 	.word	0x20000428

08008838 <__malloc_lock>:
 8008838:	4801      	ldr	r0, [pc, #4]	; (8008840 <__malloc_lock+0x8>)
 800883a:	f000 b811 	b.w	8008860 <__retarget_lock_acquire_recursive>
 800883e:	bf00      	nop
 8008840:	20000430 	.word	0x20000430

08008844 <__malloc_unlock>:
 8008844:	4801      	ldr	r0, [pc, #4]	; (800884c <__malloc_unlock+0x8>)
 8008846:	f000 b80c 	b.w	8008862 <__retarget_lock_release_recursive>
 800884a:	bf00      	nop
 800884c:	20000430 	.word	0x20000430

08008850 <_malloc_usable_size_r>:
 8008850:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008854:	1f18      	subs	r0, r3, #4
 8008856:	2b00      	cmp	r3, #0
 8008858:	bfbc      	itt	lt
 800885a:	580b      	ldrlt	r3, [r1, r0]
 800885c:	18c0      	addlt	r0, r0, r3
 800885e:	4770      	bx	lr

08008860 <__retarget_lock_acquire_recursive>:
 8008860:	4770      	bx	lr

08008862 <__retarget_lock_release_recursive>:
 8008862:	4770      	bx	lr

08008864 <_init>:
 8008864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008866:	bf00      	nop
 8008868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800886a:	bc08      	pop	{r3}
 800886c:	469e      	mov	lr, r3
 800886e:	4770      	bx	lr

08008870 <_fini>:
 8008870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008872:	bf00      	nop
 8008874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008876:	bc08      	pop	{r3}
 8008878:	469e      	mov	lr, r3
 800887a:	4770      	bx	lr
