$date
	Tue Nov 21 16:07:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module last_tb $end
$var wire 3 ! w [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 3 ' w [2:0] $end
$var wire 1 ( x $end
$scope module stg0 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ) t $end
$var reg 1 * q $end
$upscope $end
$scope module stg1 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 + t $end
$var reg 1 , q $end
$upscope $end
$scope module stg2 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 - t $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
1+
0*
0)
0(
b0 '
1&
0%
0$
1#
0"
b0 !
$end
#10
1"
1%
#20
1)
0"
0%
0#
0&
1$
1(
#30
0)
1*
1,
b110 !
b110 '
1"
1%
#40
1)
0"
0%
0$
0(
#50
0)
0,
0*
b0 !
b0 '
1"
1%
#60
1)
0"
0%
1$
1(
#70
0)
1*
1,
b110 !
b110 '
1"
1%
#80
1)
0"
0%
0$
0(
#90
0)
0,
0*
b0 !
b0 '
1"
1%
#100
1)
0"
0%
1$
1(
#110
0)
1*
1,
b110 !
b110 '
1"
1%
#120
1)
0"
0%
0$
0(
#130
0)
0,
0*
b0 !
b0 '
1"
1%
#140
0"
0%
