LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY final_sseg IS
PORT (
  bcd  : IN  STD_LOGIC_VECTOR(3 DOWNTO 0);
  leds : OUT STD_LOGIC_VECTOR(1 TO 7)
);
END final_sseg;

ARCHITECTURE Behavior OF final_sseg IS
BEGIN
  PROCESS (result_even)
  BEGIN
    CASE result_even IS
      WHEN '1' => leds <= "0100001"; -- 'n'
      WHEN '0' => leds <= "0001000"; -- 'y'
      WHEN OTHERS => leds <= "1111111"; -- all off/error
    END CASE;
  END PROCESS;
END Behavior;