[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920747 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920747 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920747 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13119434 heartbeat IPC: 0.9805 cumulative IPC: 0.9805 (Simulation time: 00 hr 01 min 59 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22218756 heartbeat IPC: 1.099 cumulative IPC: 1.036 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30083376 heartbeat IPC: 1.272 cumulative IPC: 1.104 (Simulation time: 00 hr 04 min 14 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 36229811 cumulative IPC: 1.104 (Simulation time: 00 hr 05 min 26 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 36229811 cumulative IPC: 1.104 (Simulation time: 00 hr 05 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.104 instructions: 40000000 cycles: 36229811
CPU 0 Branch Prediction Accuracy: 94.12% MPKI: 13.07 Average ROB Occupancy at Mispredict: 37.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.28
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331491 HIT:     329943 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331491 HIT:     329943 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 325.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875279 HIT:     831472 MISS:      43807 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711630 HIT:     678986 MISS:      32644 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43564 HIT:      35470 MISS:       8094 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116867 HIT:     116815 MISS:         52 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        201 MISS:       3017 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.58 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4513623 HIT:    4100835 MISS:     412788 MSHR_MERGE:     106179
cpu0->cpu0_L1I LOAD         ACCESS:    4513623 HIT:    4100835 MISS:     412788 MSHR_MERGE:     106179
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.102 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14341994 HIT:   13731162 MISS:     610832 MSHR_MERGE:     159029
cpu0->cpu0_L1D LOAD         ACCESS:    8004682 HIT:    7512304 MISS:     492378 MSHR_MERGE:      87357
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6333844 HIT:    6218615 MISS:     115229 MSHR_MERGE:      71665
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3468 HIT:        243 MISS:       3225 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3956600 HIT:    3856982 MISS:      99618 MSHR_MERGE:      62551
cpu0->cpu0_ITLB LOAD         ACCESS:    3956600 HIT:    3856982 MISS:      99618 MSHR_MERGE:      62551
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.795 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13609293 HIT:   13232527 MISS:     376766 MSHR_MERGE:      82342
cpu0->cpu0_DTLB LOAD         ACCESS:   13609293 HIT:   13232527 MISS:     376766 MSHR_MERGE:      82342
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.619 cycles
cpu0->LLC TOTAL        ACCESS:      57819 HIT:      42242 MISS:      15577 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32644 HIT:      23857 MISS:       8787 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8094 HIT:       5333 MISS:       2761 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14064 HIT:      11450 MISS:       2614 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3017 HIT:       1602 MISS:       1415 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 140.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        679
  ROW_BUFFER_MISS:      12284
  AVG DBUS CONGESTED CYCLE: 16.02
Channel 0 WQ ROW_BUFFER_HIT:        342
  ROW_BUFFER_MISS:       2138
  FULL:          0
Channel 0 REFRESHES ISSUED:       3019
