// Seed: 3998949375
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout id_20;
  inout id_19;
  output id_18;
  output id_17;
  output id_16;
  input id_15;
  inout id_14;
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_20 = 1 - id_6 ? id_3 : id_10;
  assign id_14 = id_10;
  logic   id_21 = id_14;
  supply0 id_22;
  type_27 id_23 (
      .id_0 (id_5),
      .id_1 (),
      .id_2 (1'b0),
      .id_3 (1),
      .id_4 (1),
      .id_5 (),
      .id_6 (id_1),
      .id_7 (id_1),
      .id_8 (1 == id_13),
      .id_9 (id_20),
      .id_10(id_2),
      .id_11(),
      .id_12(1'h0),
      .id_13(1 - 1'b0),
      .id_14(id_19),
      .id_15(id_2),
      .id_16(1),
      .id_17(""),
      .id_18(id_12),
      .id_19(1)
  );
  type_28(
      1, id_4[1] * 1'd0, id_22[1 : 1]
  );
  assign id_1 = 1;
endmodule
