

================================================================
== Synthesis Summary Report of 'top_module'
================================================================
+ General Information: 
    * Date:           Tue Apr 16 19:24:03 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        Project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |    Modules    | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |            |     |
    |    & Loops    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ top_module   |     -|  0.83|        0|   0.000|         -|        1|     -|        no|     -|   -|  993 (~0%)|   7261 (3%)|    -|
    | + hart        |     -|  2.99|        0|   0.000|         -|        0|     -|        no|     -|   -|          -|  2076 (~0%)|    -|
    |  + OP_AL_32I  |     -|  3.70|        0|   0.000|         -|        0|     -|        no|     -|   -|          -|  1548 (~0%)|    -|
    | + hart        |     -|  2.99|        0|   0.000|         -|        0|     -|        no|     -|   -|          -|  2076 (~0%)|    -|
    |  + OP_AL_32I  |     -|  3.70|        0|   0.000|         -|        0|     -|        no|     -|   -|          -|  1548 (~0%)|    -|
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 64       |
| inst1     | ap_none | 32       |
| inst2     | ap_none | 32       |
| pc        | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| pc       | in        | ap_int<32> |
| inst1    | in        | ap_int<32> |
| inst2    | in        | ap_int<32> |
| return   | out       |            |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| pc       | pc           | port    |
| inst1    | inst1        | port    |
| inst2    | inst2        | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------+-----+--------+-----------------+-----+--------+---------+
| Name                                      | DSP | Pragma | Variable        | Op  | Impl   | Latency |
+-------------------------------------------+-----+--------+-----------------+-----+--------+---------+
| + top_module                              | 0   |        |                 |     |        |         |
|   add_ln31_fu_23372_p2                    | -   |        | add_ln31        | add | fabric | 0       |
|  + hart (hart_ret1_hart_fu_19658)         | 0   |        |                 |     |        |         |
|    grp_fu_240_p2                          | -   |        | res_next_pc_V_1 | add | fabric | 0       |
|    p_Val2_s_fu_399_p2                     | -   |        | p_Val2_s        | add | fabric | 0       |
|    grp_fu_240_p2                          | -   |        | res_next_pc_V   | add | fabric | 0       |
|    res_result_V_3_fu_416_p2               | -   |        | res_result_V_3  | add | fabric | 0       |
|    add_ln32_fu_423_p2                     | -   |        | add_ln32        | add | fabric | 0       |
|   + OP_AL_32I (call_ret_OP_AL_32I_fu_229) | 0   |        |                 |     |        |         |
|     rd_val_V_fu_362_p2                    | -   |        | rd_val_V        | add | fabric | 0       |
|     grp_fu_275_p2                         | -   |        | sh_2            | sub | fabric | 0       |
|     grp_fu_275_p2                         | -   |        | sh_4            | sub | fabric | 0       |
|     grp_fu_275_p2                         | -   |        | sh_3            | sub | fabric | 0       |
|     rd_val_V_12_fu_414_p2                 | -   |        | rd_val_V_12     | sub | fabric | 0       |
|     grp_fu_275_p2                         | -   |        | sh_1            | sub | fabric | 0       |
|     grp_fu_275_p2                         | -   |        | sh              | sub | fabric | 0       |
|     rd_val_V_7_fu_471_p2                  | -   |        | rd_val_V_7      | add | fabric | 0       |
|  + hart (hart_ret_hart_fu_19668)          | 0   |        |                 |     |        |         |
|    grp_fu_240_p2                          | -   |        | res_next_pc_V_1 | add | fabric | 0       |
|    p_Val2_s_fu_399_p2                     | -   |        | p_Val2_s        | add | fabric | 0       |
|    grp_fu_240_p2                          | -   |        | res_next_pc_V   | add | fabric | 0       |
|    res_result_V_3_fu_416_p2               | -   |        | res_result_V_3  | add | fabric | 0       |
|    add_ln32_fu_423_p2                     | -   |        | add_ln32        | add | fabric | 0       |
|   + OP_AL_32I (call_ret_OP_AL_32I_fu_229) | 0   |        |                 |     |        |         |
|     rd_val_V_fu_362_p2                    | -   |        | rd_val_V        | add | fabric | 0       |
|     grp_fu_275_p2                         | -   |        | sh_2            | sub | fabric | 0       |
|     grp_fu_275_p2                         | -   |        | sh_4            | sub | fabric | 0       |
|     grp_fu_275_p2                         | -   |        | sh_3            | sub | fabric | 0       |
|     rd_val_V_12_fu_414_p2                 | -   |        | rd_val_V_12     | sub | fabric | 0       |
|     grp_fu_275_p2                         | -   |        | sh_1            | sub | fabric | 0       |
|     grp_fu_275_p2                         | -   |        | sh              | sub | fabric | 0       |
|     rd_val_V_7_fu_471_p2                  | -   |        | rd_val_V_7      | add | fabric | 0       |
+-------------------------------------------+-----+--------+-----------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------+------------------------------------+
| Type            | Options                         | Location                           |
+-----------------+---------------------------------+------------------------------------+
| array_partition | dim=1 type=complete variable=rf | top_module.cpp:7 in top_module, rf |
| inline          | off                             | top_module.cpp:13 in top_module    |
| inline          | off                             | top_module.cpp:15 in top_module    |
+-----------------+---------------------------------+------------------------------------+


