

================================================================
== Vitis HLS Report for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'
================================================================
* Date:           Fri Dec  9 11:05:06 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.704 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_66_2  |        0|        8|         3|          2|          2|  0 ~ 4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     163|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     142|    -|
|Register         |        -|     -|      90|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      90|     305|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_179_p2  |         +|   0|  0|  18|          11|           1|
    |add_ln66_fu_220_p2    |         +|   0|  0|  20|          13|           3|
    |add_ln70_fu_192_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln71_fu_209_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln72_fu_241_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln73_fu_256_p2    |         +|   0|  0|  19|          12|          12|
    |icmp_ln66_fu_173_p2   |      icmp|   0|  0|  11|          11|          11|
    |or_ln71_fu_203_p2     |        or|   0|  0|  12|          12|           1|
    |or_ln72_fu_236_p2     |        or|   0|  0|  12|          12|           2|
    |or_ln73_fu_251_p2     |        or|   0|  0|  12|          12|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 163|         120|          70|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |I_address0                   |  14|          3|   12|         36|
    |I_address1                   |  14|          3|   12|         36|
    |X_address0                   |  14|          3|   12|         36|
    |X_address1                   |  14|          3|   12|         36|
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load      |   9|          2|   11|         22|
    |ap_sig_allocacmp_y1_load     |   9|          2|   13|         26|
    |empty_79_fu_60               |   9|          2|   11|         22|
    |y1_fu_56                     |   9|          2|   13|         26|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 142|         31|  101|        251|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_79_fu_60               |  11|   0|   11|          0|
    |icmp_ln66_reg_286            |   1|   0|    1|          0|
    |trunc_ln70_reg_290           |  12|   0|   12|          0|
    |y1_fu_56                     |  13|   0|   13|          0|
    |zext_ln70_5_reg_296          |  12|   0|   64|         52|
    |zext_ln71_reg_306            |  12|   0|   64|         52|
    |zext_ln72_reg_316            |  12|   0|   64|         52|
    |zext_ln73_reg_326            |  12|   0|   64|         52|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  90|   0|  298|        208|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  fft_stage.2_Pipeline_VITIS_LOOP_66_2|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  fft_stage.2_Pipeline_VITIS_LOOP_66_2|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  fft_stage.2_Pipeline_VITIS_LOOP_66_2|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  fft_stage.2_Pipeline_VITIS_LOOP_66_2|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  fft_stage.2_Pipeline_VITIS_LOOP_66_2|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  fft_stage.2_Pipeline_VITIS_LOOP_66_2|  return value|
|empty       |   in|   11|     ap_none|                                 empty|        scalar|
|zext_ln70   |   in|   12|     ap_none|                             zext_ln70|        scalar|
|I_address0  |  out|   12|   ap_memory|                                     I|         array|
|I_ce0       |  out|    1|   ap_memory|                                     I|         array|
|I_q0        |   in|   32|   ap_memory|                                     I|         array|
|I_address1  |  out|   12|   ap_memory|                                     I|         array|
|I_ce1       |  out|    1|   ap_memory|                                     I|         array|
|I_q1        |   in|   32|   ap_memory|                                     I|         array|
|X_address0  |  out|   12|   ap_memory|                                     X|         array|
|X_ce0       |  out|    1|   ap_memory|                                     X|         array|
|X_we0       |  out|    1|   ap_memory|                                     X|         array|
|X_d0        |  out|   32|   ap_memory|                                     X|         array|
|X_address1  |  out|   12|   ap_memory|                                     X|         array|
|X_ce1       |  out|    1|   ap_memory|                                     X|         array|
|X_we1       |  out|    1|   ap_memory|                                     X|         array|
|X_d1        |  out|   32|   ap_memory|                                     X|         array|
+------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.31>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y1 = alloca i32 1"   --->   Operation 6 'alloca' 'y1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_79 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln70_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln70"   --->   Operation 10 'read' 'zext_ln70_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %empty_79"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %y1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc194"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_load = load i11 %empty_79"   --->   Operation 15 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln66 = icmp_eq  i11 %p_load, i11 %tmp" [src/fft.cpp:66]   --->   Operation 16 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.94ns)   --->   "%add_ln1027 = add i11 %p_load, i11 1"   --->   Operation 17 'add' 'add_ln1027' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.inc194.split, void %for.inc197.exitStub" [src/fft.cpp:66]   --->   Operation 18 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y1_load = load i13 %y1" [src/fft.cpp:70]   --->   Operation 19 'load' 'y1_load' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i13 %y1_load" [src/fft.cpp:70]   --->   Operation 20 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.96ns)   --->   "%add_ln70 = add i12 %zext_ln70_read, i12 %trunc_ln70" [src/fft.cpp:70]   --->   Operation 21 'add' 'add_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i12 %add_ln70" [src/fft.cpp:70]   --->   Operation 22 'zext' 'zext_ln70_5' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln70_5" [src/fft.cpp:70]   --->   Operation 23 'getelementptr' 'I_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.35ns)   --->   "%I_load = load i12 %I_addr" [src/fft.cpp:70]   --->   Operation 24 'load' 'I_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln71)   --->   "%or_ln71 = or i12 %trunc_ln70, i12 1" [src/fft.cpp:71]   --->   Operation 25 'or' 'or_ln71' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln71 = add i12 %zext_ln70_read, i12 %or_ln71" [src/fft.cpp:71]   --->   Operation 26 'add' 'add_ln71' <Predicate = (!icmp_ln66)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i12 %add_ln71" [src/fft.cpp:71]   --->   Operation 27 'zext' 'zext_ln71' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%I_addr_17 = getelementptr i32 %I, i64 0, i64 %zext_ln71" [src/fft.cpp:71]   --->   Operation 28 'getelementptr' 'I_addr_17' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.35ns)   --->   "%I_load_17 = load i12 %I_addr_17" [src/fft.cpp:71]   --->   Operation 29 'load' 'I_load_17' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 30 [1/1] (0.97ns)   --->   "%add_ln66 = add i13 %y1_load, i13 4" [src/fft.cpp:66]   --->   Operation 30 'add' 'add_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln66 = store i11 %add_ln1027, i11 %empty_79" [src/fft.cpp:66]   --->   Operation 31 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln66 = store i13 %add_ln66, i13 %y1" [src/fft.cpp:66]   --->   Operation 32 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.70>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%X_addr = getelementptr i32 %X, i64 0, i64 %zext_ln70_5" [src/fft.cpp:70]   --->   Operation 33 'getelementptr' 'X_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (1.35ns)   --->   "%I_load = load i12 %I_addr" [src/fft.cpp:70]   --->   Operation 34 'load' 'I_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 35 [1/1] (1.35ns)   --->   "%store_ln70 = store i32 %I_load, i12 %X_addr" [src/fft.cpp:70]   --->   Operation 35 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%X_addr_11 = getelementptr i32 %X, i64 0, i64 %zext_ln71" [src/fft.cpp:71]   --->   Operation 36 'getelementptr' 'X_addr_11' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (1.35ns)   --->   "%I_load_17 = load i12 %I_addr_17" [src/fft.cpp:71]   --->   Operation 37 'load' 'I_load_17' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 38 [1/1] (1.35ns)   --->   "%store_ln71 = store i32 %I_load_17, i12 %X_addr_11" [src/fft.cpp:71]   --->   Operation 38 'store' 'store_ln71' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln72)   --->   "%or_ln72 = or i12 %trunc_ln70, i12 2" [src/fft.cpp:72]   --->   Operation 39 'or' 'or_ln72' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln72 = add i12 %zext_ln70_read, i12 %or_ln72" [src/fft.cpp:72]   --->   Operation 40 'add' 'add_ln72' <Predicate = (!icmp_ln66)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i12 %add_ln72" [src/fft.cpp:72]   --->   Operation 41 'zext' 'zext_ln72' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%I_addr_18 = getelementptr i32 %I, i64 0, i64 %zext_ln72" [src/fft.cpp:72]   --->   Operation 42 'getelementptr' 'I_addr_18' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.35ns)   --->   "%I_load_18 = load i12 %I_addr_18" [src/fft.cpp:72]   --->   Operation 43 'load' 'I_load_18' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln73)   --->   "%or_ln73 = or i12 %trunc_ln70, i12 3" [src/fft.cpp:73]   --->   Operation 44 'or' 'or_ln73' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln73 = add i12 %zext_ln70_read, i12 %or_ln73" [src/fft.cpp:73]   --->   Operation 45 'add' 'add_ln73' <Predicate = (!icmp_ln66)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i12 %add_ln73" [src/fft.cpp:73]   --->   Operation 46 'zext' 'zext_ln73' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%I_addr_19 = getelementptr i32 %I, i64 0, i64 %zext_ln73" [src/fft.cpp:73]   --->   Operation 47 'getelementptr' 'I_addr_19' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.35ns)   --->   "%I_load_19 = load i12 %I_addr_19" [src/fft.cpp:73]   --->   Operation 48 'load' 'I_load_19' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18" [src/fft.cpp:69]   --->   Operation 49 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4, i64 2" [src/fft.cpp:68]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/fft.cpp:10]   --->   Operation 51 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%X_addr_12 = getelementptr i32 %X, i64 0, i64 %zext_ln72" [src/fft.cpp:72]   --->   Operation 52 'getelementptr' 'X_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (1.35ns)   --->   "%I_load_18 = load i12 %I_addr_18" [src/fft.cpp:72]   --->   Operation 53 'load' 'I_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 54 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 %I_load_18, i12 %X_addr_12" [src/fft.cpp:72]   --->   Operation 54 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%X_addr_13 = getelementptr i32 %X, i64 0, i64 %zext_ln73" [src/fft.cpp:73]   --->   Operation 55 'getelementptr' 'X_addr_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (1.35ns)   --->   "%I_load_19 = load i12 %I_addr_19" [src/fft.cpp:73]   --->   Operation 56 'load' 'I_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 57 [1/1] (1.35ns)   --->   "%store_ln73 = store i32 %I_load_19, i12 %X_addr_13" [src/fft.cpp:73]   --->   Operation 57 'store' 'store_ln73' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc194" [src/fft.cpp:66]   --->   Operation 58 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln70]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y1                     (alloca           ) [ 0100]
empty_79               (alloca           ) [ 0100]
specmemcore_ln0        (specmemcore      ) [ 0000]
specmemcore_ln0        (specmemcore      ) [ 0000]
zext_ln70_read         (read             ) [ 0010]
tmp                    (read             ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
p_load                 (load             ) [ 0000]
icmp_ln66              (icmp             ) [ 0110]
add_ln1027             (add              ) [ 0000]
br_ln66                (br               ) [ 0000]
y1_load                (load             ) [ 0000]
trunc_ln70             (trunc            ) [ 0010]
add_ln70               (add              ) [ 0000]
zext_ln70_5            (zext             ) [ 0010]
I_addr                 (getelementptr    ) [ 0010]
or_ln71                (or               ) [ 0000]
add_ln71               (add              ) [ 0000]
zext_ln71              (zext             ) [ 0010]
I_addr_17              (getelementptr    ) [ 0010]
add_ln66               (add              ) [ 0000]
store_ln66             (store            ) [ 0000]
store_ln66             (store            ) [ 0000]
X_addr                 (getelementptr    ) [ 0000]
I_load                 (load             ) [ 0000]
store_ln70             (store            ) [ 0000]
X_addr_11              (getelementptr    ) [ 0000]
I_load_17              (load             ) [ 0000]
store_ln71             (store            ) [ 0000]
or_ln72                (or               ) [ 0000]
add_ln72               (add              ) [ 0000]
zext_ln72              (zext             ) [ 0101]
I_addr_18              (getelementptr    ) [ 0101]
or_ln73                (or               ) [ 0000]
add_ln73               (add              ) [ 0000]
zext_ln73              (zext             ) [ 0101]
I_addr_19              (getelementptr    ) [ 0101]
specpipeline_ln69      (specpipeline     ) [ 0000]
speclooptripcount_ln68 (speclooptripcount) [ 0000]
specloopname_ln10      (specloopname     ) [ 0000]
X_addr_12              (getelementptr    ) [ 0000]
I_load_18              (load             ) [ 0000]
store_ln72             (store            ) [ 0000]
X_addr_13              (getelementptr    ) [ 0000]
I_load_19              (load             ) [ 0000]
store_ln73             (store            ) [ 0000]
br_ln66                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln70">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="I">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="y1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="empty_79_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_79/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln70_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="0" index="1" bw="12" slack="0"/>
<pin id="67" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln70_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="11" slack="0"/>
<pin id="73" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="I_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="12" slack="0"/>
<pin id="80" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="12" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="89" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="0"/>
<pin id="91" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="I_load/1 I_load_17/1 I_load_18/2 I_load_19/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="I_addr_17_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="12" slack="0"/>
<pin id="97" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_17/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="X_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="12" slack="1"/>
<pin id="105" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="113" dir="0" index="4" bw="12" slack="0"/>
<pin id="114" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="116" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 store_ln71/2 store_ln72/3 store_ln73/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="X_addr_11_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="12" slack="1"/>
<pin id="123" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_11/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="I_addr_18_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="12" slack="0"/>
<pin id="132" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_18/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="I_addr_19_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="12" slack="0"/>
<pin id="140" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_19/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="X_addr_12_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="12" slack="1"/>
<pin id="148" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_12/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="X_addr_13_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="12" slack="1"/>
<pin id="156" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_13/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="11" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="13" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln66_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="0" index="1" bw="11" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln1027_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="y1_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="13" slack="0"/>
<pin id="187" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y1_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln70_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="13" slack="0"/>
<pin id="190" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln70_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="0" index="1" bw="12" slack="0"/>
<pin id="195" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln70_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_5/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="or_ln71_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="12" slack="0"/>
<pin id="205" dir="0" index="1" bw="12" slack="0"/>
<pin id="206" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln71_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="0" index="1" bw="12" slack="0"/>
<pin id="212" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln71_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln66_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="13" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln66_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="0" index="1" bw="11" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln66_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="13" slack="0"/>
<pin id="233" dir="0" index="1" bw="13" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln72_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="1"/>
<pin id="238" dir="0" index="1" bw="12" slack="0"/>
<pin id="239" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln72_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="1"/>
<pin id="243" dir="0" index="1" bw="12" slack="0"/>
<pin id="244" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln72_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="or_ln73_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="1"/>
<pin id="253" dir="0" index="1" bw="12" slack="0"/>
<pin id="254" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln73_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="1"/>
<pin id="258" dir="0" index="1" bw="12" slack="0"/>
<pin id="259" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln73_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="12" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="y1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="13" slack="0"/>
<pin id="268" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="y1 "/>
</bind>
</comp>

<comp id="273" class="1005" name="empty_79_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="empty_79 "/>
</bind>
</comp>

<comp id="280" class="1005" name="zext_ln70_read_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="12" slack="1"/>
<pin id="282" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln70_read "/>
</bind>
</comp>

<comp id="286" class="1005" name="icmp_ln66_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="290" class="1005" name="trunc_ln70_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="1"/>
<pin id="292" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln70 "/>
</bind>
</comp>

<comp id="296" class="1005" name="zext_ln70_5_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln70_5 "/>
</bind>
</comp>

<comp id="301" class="1005" name="I_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="1"/>
<pin id="303" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="zext_ln71_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln71 "/>
</bind>
</comp>

<comp id="311" class="1005" name="I_addr_17_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="1"/>
<pin id="313" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_17 "/>
</bind>
</comp>

<comp id="316" class="1005" name="zext_ln72_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln72 "/>
</bind>
</comp>

<comp id="321" class="1005" name="I_addr_18_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="1"/>
<pin id="323" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_18 "/>
</bind>
</comp>

<comp id="326" class="1005" name="zext_ln73_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln73 "/>
</bind>
</comp>

<comp id="331" class="1005" name="I_addr_19_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="12" slack="1"/>
<pin id="333" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="92"><net_src comp="76" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="93" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="117"><net_src comp="83" pin="7"/><net_sink comp="108" pin=4"/></net>

<net id="118"><net_src comp="101" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="83" pin="3"/><net_sink comp="108" pin=1"/></net>

<net id="127"><net_src comp="119" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="70" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="170" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="64" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="207"><net_src comp="188" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="64" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="224"><net_src comp="185" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="179" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="220" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="241" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="269"><net_src comp="56" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="276"><net_src comp="60" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="283"><net_src comp="64" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="289"><net_src comp="173" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="188" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="299"><net_src comp="198" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="304"><net_src comp="76" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="309"><net_src comp="215" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="314"><net_src comp="93" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="319"><net_src comp="246" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="324"><net_src comp="128" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="329"><net_src comp="261" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="334"><net_src comp="136" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="83" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: I | {}
	Port: X | {2 3 }
 - Input state : 
	Port: fft_stage.2_Pipeline_VITIS_LOOP_66_2 : empty | {1 }
	Port: fft_stage.2_Pipeline_VITIS_LOOP_66_2 : zext_ln70 | {1 }
	Port: fft_stage.2_Pipeline_VITIS_LOOP_66_2 : I | {1 2 3 }
	Port: fft_stage.2_Pipeline_VITIS_LOOP_66_2 : X | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		p_load : 1
		icmp_ln66 : 2
		add_ln1027 : 2
		br_ln66 : 3
		y1_load : 1
		trunc_ln70 : 2
		add_ln70 : 3
		zext_ln70_5 : 4
		I_addr : 5
		I_load : 6
		or_ln71 : 3
		add_ln71 : 3
		zext_ln71 : 4
		I_addr_17 : 5
		I_load_17 : 6
		add_ln66 : 2
		store_ln66 : 3
		store_ln66 : 3
	State 2
		store_ln70 : 1
		store_ln71 : 1
		zext_ln72 : 1
		I_addr_18 : 2
		I_load_18 : 3
		zext_ln73 : 1
		I_addr_19 : 2
		I_load_19 : 3
	State 3
		store_ln72 : 1
		store_ln73 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln1027_fu_179     |    0    |    18   |
|          |      add_ln70_fu_192      |    0    |    19   |
|    add   |      add_ln71_fu_209      |    0    |    19   |
|          |      add_ln66_fu_220      |    0    |    20   |
|          |      add_ln72_fu_241      |    0    |    19   |
|          |      add_ln73_fu_256      |    0    |    19   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln66_fu_173     |    0    |    11   |
|----------|---------------------------|---------|---------|
|   read   | zext_ln70_read_read_fu_64 |    0    |    0    |
|          |       tmp_read_fu_70      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln70_fu_188     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln70_5_fu_198    |    0    |    0    |
|   zext   |      zext_ln71_fu_215     |    0    |    0    |
|          |      zext_ln72_fu_246     |    0    |    0    |
|          |      zext_ln73_fu_261     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       or_ln71_fu_203      |    0    |    0    |
|    or    |       or_ln72_fu_236      |    0    |    0    |
|          |       or_ln73_fu_251      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   125   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   I_addr_17_reg_311  |   12   |
|   I_addr_18_reg_321  |   12   |
|   I_addr_19_reg_331  |   12   |
|    I_addr_reg_301    |   12   |
|   empty_79_reg_273   |   11   |
|   icmp_ln66_reg_286  |    1   |
|  trunc_ln70_reg_290  |   12   |
|      y1_reg_266      |   13   |
|  zext_ln70_5_reg_296 |   64   |
|zext_ln70_read_reg_280|   12   |
|   zext_ln71_reg_306  |   64   |
|   zext_ln72_reg_316  |   64   |
|   zext_ln73_reg_326  |   64   |
+----------------------+--------+
|         Total        |   353  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83 |  p0  |   4  |  12  |   48   ||    20   |
|  grp_access_fu_83 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_108 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_108 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   72   ||  2.188  ||    58   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   125  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   58   |
|  Register |    -   |   353  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   353  |   183  |
+-----------+--------+--------+--------+
