/* Generated by Yosys 0.25+83 (git sha1 755b753e1, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os) */

/* top =  1  */
/* src = "d39_oonyeado_sevenseg/src/wrapper.v:2.9-12.18" */
module d39_oonyeado_sevenseg(io_in, io_out);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:3.26-3.31" */
  input [13:0] io_in;
  wire [13:0] io_in;
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:4.27-4.33" */
  output [13:0] io_out;
  wire [13:0] io_out;
  /* hdlname = "mchip gate1 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:102.12-106.4" */
  wire \mchip.gate1.b ;
  /* hdlname = "mchip gate11 out" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:28.17-28.20|d39_oonyeado_sevenseg/src/wokwi.v:133.11-137.4" */
  wire \mchip.gate11.out ;
  /* hdlname = "mchip gate15 out" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:28.17-28.20|d39_oonyeado_sevenseg/src/wokwi.v:153.11-157.4" */
  wire \mchip.gate15.out ;
  /* hdlname = "mchip gate19 out" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:28.17-28.20|d39_oonyeado_sevenseg/src/wokwi.v:173.11-177.4" */
  wire \mchip.gate19.out ;
  /* hdlname = "mchip gate22 out" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:28.17-28.20|d39_oonyeado_sevenseg/src/wokwi.v:188.11-192.4" */
  wire \mchip.gate22.out ;
  /* hdlname = "mchip gate26 out" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:28.17-28.20|d39_oonyeado_sevenseg/src/wokwi.v:208.11-212.4" */
  wire \mchip.gate26.out ;
  /* hdlname = "mchip gate30 out" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:28.17-28.20|d39_oonyeado_sevenseg/src/wokwi.v:228.11-232.4" */
  wire \mchip.gate30.out ;
  /* hdlname = "mchip gate32 out" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:28.17-28.20|d39_oonyeado_sevenseg/src/wokwi.v:248.11-252.4" */
  wire \mchip.gate32.out ;
  /* hdlname = "mchip gate37 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:278.12-282.4" */
  wire \mchip.gate37.a ;
  /* hdlname = "mchip gate37 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:278.12-282.4" */
  wire \mchip.gate37.b ;
  /* hdlname = "mchip gate39 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:288.12-292.4" */
  wire \mchip.gate39.a ;
  /* hdlname = "mchip gate40 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:293.12-297.4" */
  wire \mchip.gate40.b ;
  /* hdlname = "mchip gate41 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:298.12-302.4" */
  wire \mchip.gate41.a ;
  /* hdlname = "mchip gate41 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:298.12-302.4" */
  wire \mchip.gate41.b ;
  /* hdlname = "mchip gate43 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:308.12-312.4" */
  wire \mchip.gate43.b ;
  /* hdlname = "mchip gate45 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:318.12-322.4" */
  wire \mchip.gate45.a ;
  /* hdlname = "mchip gate46 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:323.12-327.4" */
  wire \mchip.gate46.b ;
  /* hdlname = "mchip gate47 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:328.12-332.4" */
  wire \mchip.gate47.b ;
  /* hdlname = "mchip gate48 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:333.12-337.4" */
  wire \mchip.gate48.b ;
  /* hdlname = "mchip gate49 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:338.12-342.4" */
  wire \mchip.gate49.b ;
  /* hdlname = "mchip gate5 in" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:53.16-53.18|d39_oonyeado_sevenseg/src/wokwi.v:112.12-115.4" */
  wire \mchip.gate5.in ;
  /* hdlname = "mchip gate50 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:343.12-347.4" */
  wire \mchip.gate50.b ;
  /* hdlname = "mchip gate53 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:358.12-362.4" */
  wire \mchip.gate53.a ;
  /* hdlname = "mchip gate55 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:428.12-432.4" */
  wire \mchip.gate55.a ;
  /* hdlname = "mchip gate55 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:428.12-432.4" */
  wire \mchip.gate55.b ;
  /* hdlname = "mchip gate56 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:433.12-437.4" */
  wire \mchip.gate56.a ;
  /* hdlname = "mchip gate56 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:433.12-437.4" */
  wire \mchip.gate56.b ;
  /* hdlname = "mchip gate58 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:373.12-377.4" */
  wire \mchip.gate58.b ;
  /* hdlname = "mchip gate59 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:378.12-382.4" */
  wire \mchip.gate59.a ;
  /* hdlname = "mchip gate60 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:383.12-387.4" */
  wire \mchip.gate60.a ;
  /* hdlname = "mchip gate60 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:383.12-387.4" */
  wire \mchip.gate60.b ;
  /* hdlname = "mchip gate64 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:403.12-407.4" */
  wire \mchip.gate64.b ;
  /* hdlname = "mchip gate65 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:408.12-412.4" */
  wire \mchip.gate65.b ;
  /* hdlname = "mchip gate66 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:413.12-417.4" */
  wire \mchip.gate66.b ;
  /* hdlname = "mchip gate67 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:418.12-422.4" */
  wire \mchip.gate67.a ;
  /* hdlname = "mchip gate68 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:438.12-442.4" */
  wire \mchip.gate68.a ;
  /* hdlname = "mchip gate69 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:423.12-427.4" */
  wire \mchip.gate69.a ;
  /* hdlname = "mchip gate7 in" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:53.16-53.18|d39_oonyeado_sevenseg/src/wokwi.v:116.12-119.4" */
  wire \mchip.gate7.in ;
  /* hdlname = "mchip gate72 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:453.12-457.4" */
  wire \mchip.gate72.a ;
  /* hdlname = "mchip gate73 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:458.12-462.4" */
  wire \mchip.gate73.a ;
  /* hdlname = "mchip gate74 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:463.12-467.4" */
  wire \mchip.gate74.a ;
  /* hdlname = "mchip gate74 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:463.12-467.4" */
  wire \mchip.gate74.b ;
  /* hdlname = "mchip gate75 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:468.12-472.4" */
  wire \mchip.gate75.a ;
  /* hdlname = "mchip gate76 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:473.12-477.4" */
  wire \mchip.gate76.a ;
  /* hdlname = "mchip gate76 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:473.12-477.4" */
  wire \mchip.gate76.b ;
  /* hdlname = "mchip gate77 b" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:18.16-18.17|d39_oonyeado_sevenseg/src/wokwi.v:478.12-482.4" */
  wire \mchip.gate77.b ;
  /* hdlname = "mchip gate78 a" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:17.16-17.17|d39_oonyeado_sevenseg/src/wokwi.v:483.12-487.4" */
  wire \mchip.gate78.a ;
  /* hdlname = "mchip gate8 in" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:53.16-53.18|d39_oonyeado_sevenseg/src/wokwi.v:120.12-123.4" */
  wire \mchip.gate8.in ;
  /* hdlname = "mchip gate9 in" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/cells.v:53.16-53.18|d39_oonyeado_sevenseg/src/wokwi.v:124.12-127.4" */
  wire \mchip.gate9.in ;
  /* hdlname = "mchip io_in" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/wokwi.v:6.15-6.20" */
  /* unused_bits = "0 1 2 3" */
  wire [7:0] \mchip.io_in ;
  /* hdlname = "mchip io_out" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/wokwi.v:7.16-7.22" */
  wire [7:0] \mchip.io_out ;
  /* hdlname = "mchip net1" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/wokwi.v:9.8-9.12" */
  wire \mchip.net1 ;
  /* hdlname = "mchip net10" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/wokwi.v:18.8-18.13" */
  wire \mchip.net10 ;
  /* hdlname = "mchip net11" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/wokwi.v:19.8-19.13" */
  wire \mchip.net11 ;
  /* hdlname = "mchip net12" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/wokwi.v:20.8-20.13" */
  wire \mchip.net12 ;
  /* hdlname = "mchip net2" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/wokwi.v:10.8-10.12" */
  wire \mchip.net2 ;
  /* hdlname = "mchip net3" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/wokwi.v:11.8-11.12" */
  wire \mchip.net3 ;
  /* hdlname = "mchip net4" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/wokwi.v:12.8-12.12" */
  wire \mchip.net4 ;
  /* hdlname = "mchip net5" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/wokwi.v:13.8-13.12" */
  wire \mchip.net5 ;
  /* hdlname = "mchip net6" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/wokwi.v:14.8-14.12" */
  wire \mchip.net6 ;
  /* hdlname = "mchip net7" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/wokwi.v:15.8-15.12" */
  wire \mchip.net7 ;
  /* hdlname = "mchip net8" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/wokwi.v:16.8-16.12" */
  wire \mchip.net8 ;
  /* hdlname = "mchip net84" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/wokwi.v:92.8-92.13" */
  wire \mchip.net84 ;
  /* hdlname = "mchip net9" */
  /* src = "d39_oonyeado_sevenseg/src/wrapper.v:7.44-10.14|d39_oonyeado_sevenseg/src/wokwi.v:17.8-17.12" */
  wire \mchip.net9 ;
  assign _000_ = ~(io_in[5] & io_in[6]);
  assign _001_ = io_in[4] | ~(io_in[7]);
  assign _002_ = ~(_001_ & _000_);
  assign _003_ = io_in[5] & ~(io_in[7]);
  assign _004_ = _003_ | _002_;
  assign _005_ = ~(io_in[4] | io_in[6]);
  assign _006_ = io_in[7] | ~(io_in[6]);
  assign _007_ = io_in[4] & ~(_006_);
  assign _008_ = io_in[7] & ~(io_in[6]);
  assign _009_ = _008_ & ~(io_in[5]);
  assign _010_ = _009_ | _007_;
  assign _011_ = _010_ | _005_;
  assign \mchip.gate32.out  = _011_ | _004_;
  assign _012_ = _008_ | ~(_006_);
  assign _013_ = io_in[4] & ~(io_in[5]);
  assign _014_ = _013_ | _012_;
  assign _015_ = io_in[4] & ~(io_in[7]);
  assign _016_ = ~(io_in[5] | io_in[7]);
  assign _017_ = _016_ | _015_;
  assign \mchip.gate30.out  = _017_ | _014_;
  assign _018_ = ~(io_in[5] | io_in[6]);
  assign _019_ = _018_ | _005_;
  assign _020_ = ~io_in[4];
  assign _021_ = io_in[7] & ~(io_in[5]);
  assign _022_ = _021_ & ~(_020_);
  assign _023_ = _022_ | _019_;
  assign _024_ = io_in[4] ? _003_ : _016_;
  assign \mchip.gate26.out  = _024_ | _023_;
  assign _025_ = io_in[5] & ~(io_in[4]);
  assign _026_ = io_in[5] & ~(io_in[6]);
  assign _027_ = _026_ | _025_;
  assign _028_ = io_in[4] & io_in[7];
  assign _029_ = _028_ | _027_;
  assign _030_ = ~(_006_ | io_in[5]);
  assign _031_ = _030_ | _008_;
  assign \mchip.gate22.out  = _031_ | _029_;
  assign _032_ = _025_ | _005_;
  assign _033_ = io_in[6] & io_in[7];
  assign _034_ = io_in[5] & io_in[7];
  assign _035_ = _034_ | _033_;
  assign \mchip.gate19.out  = _035_ | _032_;
  assign _036_ = _034_ | _008_;
  assign _037_ = io_in[6] & ~(io_in[4]);
  assign _038_ = _037_ | _036_;
  assign _039_ = ~(io_in[4] | io_in[5]);
  assign _040_ = _039_ | _030_;
  assign \mchip.gate15.out  = _040_ | _038_;
  assign _041_ = _020_ & ~(_000_);
  assign _042_ = _041_ | _021_;
  assign _043_ = io_in[5] | ~(io_in[6]);
  assign _044_ = io_in[4] & ~(_043_);
  assign _045_ = _044_ | _042_;
  assign _046_ = io_in[4] & io_in[5];
  assign _047_ = _046_ & ~(io_in[6]);
  assign _048_ = _005_ & ~(io_in[7]);
  assign _049_ = _048_ | _047_;
  assign \mchip.gate11.out  = _049_ | _045_;
  assign io_out = { 6'h00, \mchip.gate22.out , \mchip.gate15.out , \mchip.gate19.out , \mchip.gate11.out , \mchip.gate30.out , \mchip.gate26.out , \mchip.gate32.out , 1'h0 };
  assign \mchip.gate1.b  = io_in[6];
  assign \mchip.gate37.a  = io_in[4];
  assign \mchip.gate37.b  = io_in[5];
  assign \mchip.gate39.a  = io_in[6];
  assign \mchip.gate40.b  = io_in[4];
  assign \mchip.gate41.a  = io_in[6];
  assign \mchip.gate41.b  = io_in[5];
  assign \mchip.gate43.b  = io_in[6];
  assign \mchip.gate45.a  = io_in[7];
  assign \mchip.gate46.b  = io_in[4];
  assign \mchip.gate47.b  = io_in[5];
  assign \mchip.gate48.b  = io_in[4];
  assign \mchip.gate49.b  = io_in[6];
  assign \mchip.gate5.in  = io_in[7];
  assign \mchip.gate50.b  = io_in[4];
  assign \mchip.gate53.a  = io_in[7];
  assign \mchip.gate55.a  = io_in[7];
  assign \mchip.gate55.b  = io_in[5];
  assign \mchip.gate56.a  = io_in[7];
  assign \mchip.gate56.b  = io_in[6];
  assign \mchip.gate58.b  = io_in[5];
  assign \mchip.gate59.a  = io_in[7];
  assign \mchip.gate60.a  = io_in[6];
  assign \mchip.gate60.b  = io_in[5];
  assign \mchip.gate64.b  = io_in[4];
  assign \mchip.gate65.b  = io_in[4];
  assign \mchip.gate66.b  = io_in[6];
  assign \mchip.gate67.a  = io_in[7];
  assign \mchip.gate68.a  = io_in[5];
  assign \mchip.gate69.a  = io_in[7];
  assign \mchip.gate7.in  = io_in[6];
  assign \mchip.gate72.a  = io_in[6];
  assign \mchip.gate73.a  = io_in[7];
  assign \mchip.gate74.a  = io_in[7];
  assign \mchip.gate74.b  = io_in[5];
  assign \mchip.gate75.a  = io_in[7];
  assign \mchip.gate76.a  = io_in[7];
  assign \mchip.gate76.b  = io_in[4];
  assign \mchip.gate77.b  = io_in[5];
  assign \mchip.gate78.a  = io_in[5];
  assign \mchip.gate8.in  = io_in[5];
  assign \mchip.gate9.in  = io_in[4];
  assign \mchip.io_in  = io_in[7:0];
  assign \mchip.io_out  = { \mchip.gate22.out , \mchip.gate15.out , \mchip.gate19.out , \mchip.gate11.out , \mchip.gate30.out , \mchip.gate26.out , \mchip.gate32.out , 1'h0 };
  assign \mchip.net1  = io_in[4];
  assign \mchip.net10  = \mchip.gate15.out ;
  assign \mchip.net11  = \mchip.gate22.out ;
  assign \mchip.net12  = 1'h1;
  assign \mchip.net2  = io_in[5];
  assign \mchip.net3  = io_in[6];
  assign \mchip.net4  = io_in[7];
  assign \mchip.net5  = \mchip.gate32.out ;
  assign \mchip.net6  = \mchip.gate26.out ;
  assign \mchip.net7  = \mchip.gate30.out ;
  assign \mchip.net8  = \mchip.gate11.out ;
  assign \mchip.net84  = 1'h0;
  assign \mchip.net9  = \mchip.gate19.out ;
endmodule
