library ieee;
use ieee.std_logic_1164.all;
use work.std_arith.all;

entity cont4 is port (
	clk: in std_logic;
	Q: inout std_logic_vector(3 downto 0));

end cont4;

arquitecture arqcont of cont4 is 


begin 
		process(clk)
			begin
				if(clk'event and clk  = '1') then 
						Q<= Q + 1;

				end if;


end process;
end arqcont;
