# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do vuaparalela_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/VUA Paralela/vuaparalela.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela
# -- Compiling architecture synth of vuaparalela
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/VUA Paralela/testbench/testbench_vuaparalela.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_vuaparalela
# -- Compiling architecture sim of testbench_vuaparalela
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  testbench_vuaparalela
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench_vuaparalela 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_vuaparalela(sim)
# Loading work.vuaparalela(synth)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-3734) Index value 9 is out of range 8 downto 0.
#    Time: 0 ps  Iteration: 0  Process: /testbench_vuaparalela/line__41 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/VUA Paralela/testbench/testbench_vuaparalela.vhd
# Fatal error in ForLoop loop at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/VUA Paralela/testbench/testbench_vuaparalela.vhd line 58
# 
# HDL call sequence:
# Stopped at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/VUA Paralela/testbench/testbench_vuaparalela.vhd 58 ForLoop loop
# 
#  
do vuaparalela_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/VUA Paralela/vuaparalela.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vuaparalela
# -- Compiling architecture synth of vuaparalela
# 
# vcom -93 -work work {C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/VUA Paralela/testbench/testbench_vuaparalela.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_vuaparalela
# -- Compiling architecture sim of testbench_vuaparalela
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  testbench_vuaparalela
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench_vuaparalela 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_vuaparalela(sim)
# Loading work.vuaparalela(synth)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Failure: Just kidding -- 512tests completed successfully.
#    Time: 7675 ns  Iteration: 1  Process: /testbench_vuaparalela/line__79 File: C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/VUA Paralela/testbench/testbench_vuaparalela.vhd
# Break in Process line__79 at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/VUA Paralela/testbench/testbench_vuaparalela.vhd line 111
# Simulation Breakpoint: Break in Process line__79 at C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/VUA Paralela/testbench/testbench_vuaparalela.vhd line 111
# MACRO ./vuaparalela_run_msim_rtl_vhdl.do PAUSED at line 17
# Can't move the Now cursor.
# Can't move the Now cursor.
