/*
 * File:        halRegBckup.c
 * Description: This file contains the routines to backup the a list of
 *              registers before going to any of the power save modes.
 *
 * Copyright (c) 2008 QUALCOMM Incorporated.
 * All Rights Reserved.
 * Qualcomm Confidential and Proprietary
 *
 *
 * History:
 *
 * When       Who         What/Where/Why
 * -------------------------------------------------------------------
 * 08/28/2008 lawrie      Created
 *
 *
 */

#include "palApi.h"
#include "halDebug.h"
#include "halRateTable.h"
#include "halPwrSave.h"
#include "halRegBckup.h"
#include "halFw.h"
#include "halPMU.h"

#define QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(__n)      \
         ((QWLAN_RXP_FRAME_FILTER_CONFIG_REG + (__n*4)))

/* Function prototype */
static eHalStatus halRegBckup_NormalWriteRegister(tHalHandle hHal,
        tANI_U32 regAddr, tANI_U32 regValue);

tRegisterEntry PreBBRegList[] = {
#if PMU_RXP_SLPPULSE_MTO_WEIRD_SLEEP_WORKAROUND
    { (QWLAN_PMU_BEACON_PWR_SAVE_REG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
#endif
    /* This register is first in the sequence to ensure that ADU writing
     * the registers in BMU space is faster. This register can be even
     * after ACPU reinit sequence.
     */
    { (QWLAN_ADU_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

#ifndef HAL_WLAN_1P2_AON_SW_STAIRCASE
    /* Restore the registers which are required by ACPU first. Because
     * ACPU needs to be reinited first to workaround few HW issues.
     */
    { (QWLAN_MCU_FIQ_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_IRQ_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_MCPU_RESET_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00000004 },
    { (QWLAN_MCU_ACPU_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x02000000 },
    { (QWLAN_MCU_MCPU_RESET_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00000000 },

#ifdef HAL_WLAN_1P2_AON_IDEAL_FIX
    /* Set the AON low current mode and low power mode before adjusting its output voltage (AON staircase) */
    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL0_REG << 9) | (0xA1) },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x800000A0), 0x800000A0 },

    //Step with increased delay between LDO AON
    //. Internal LDO_AON should be set to 1.29(atb.ldo_aon_ctrl1.vsel_aon_5_0 ==> 21). By default it is 1.23
    //fixes Tx power control issue in 2.1 hw
    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL1_REG << 9) | (QWLAN_ATB_LDO_AON_CTRL1_TRIMGAIN_AON_3_2_DEFAULT | 25)/*1.2437499999999999*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000190), 0x80000190 },

    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL1_REG << 9) | (QWLAN_ATB_LDO_AON_CTRL1_TRIMGAIN_AON_3_2_DEFAULT | 24)/*1.2562499999999999*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000320), 0x80000320 },

    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL1_REG << 9) | (QWLAN_ATB_LDO_AON_CTRL1_TRIMGAIN_AON_3_2_DEFAULT | 23)/*1.2687499999999998*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000320), 0x80000320 },

    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL1_REG << 9) | (QWLAN_ATB_LDO_AON_CTRL1_TRIMGAIN_AON_3_2_DEFAULT | 22)/*1.2812499999999998*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000320), 0x80000320 },

    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL1_REG << 9) | (QWLAN_ATB_LDO_AON_CTRL1_TRIMGAIN_AON_3_2_DEFAULT | 21)/*1.29375*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000320), 0x80000320 },

    /* Disable low power mode "after" adjusting its output voltage (AON staircase) */
    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL0_REG << 9) | (0xA0) },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },

#else

    //Step with increased delay between LDO AON
    //. Internal LDO_AON should be set to 1.29(atb.ldo_aon_ctrl1.vsel_aon_5_0 ==> 21). By default it is 1.23
    //fixes Tx power control issue in 2.1 hw
    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL1_REG << 9) | (QWLAN_ATB_LDO_AON_CTRL1_TRIMGAIN_AON_3_2_DEFAULT | 25)/*1.2437499999999999*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000028), 0x80000028 },

    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL1_REG << 9) | (QWLAN_ATB_LDO_AON_CTRL1_TRIMGAIN_AON_3_2_DEFAULT | 24)/*1.2562499999999999*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000028), 0x80000028 },

    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL1_REG << 9) | (QWLAN_ATB_LDO_AON_CTRL1_TRIMGAIN_AON_3_2_DEFAULT | 23)/*1.2687499999999998*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000028), 0x80000028 },

    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL1_REG << 9) | (QWLAN_ATB_LDO_AON_CTRL1_TRIMGAIN_AON_3_2_DEFAULT | 22)/*1.2812499999999998*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000028), 0x80000028 },

    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL1_REG << 9) | (QWLAN_ATB_LDO_AON_CTRL1_TRIMGAIN_AON_3_2_DEFAULT | 21)/*1.29375*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000028), 0x80000028 },
#endif //HAL_WLAN_1P2_AON_IDEAL_FIX

#endif

#ifdef HAL_WLAN_1P2_AON_SW_STAIRCASE
    /* NOTE: To avoid the droop/spike in the 1.8/AON the following sequence has to be executed:-
     * 1. Switchable low current mode (Prevents the droop on 1.8V)
     * 2. ATB AON low current mode (Prevents the droop on 1.8V) and low power mode (Prevents the spike on 1.2AON)
     */
#ifdef HAL_WLAN_1P2_SW_STAIRCASE
    /* Set the Switchable low current mode + low power mode before adjusting its output voltage (AON staircase) */
    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_SW_CTRL0_REG << 9) | (0xA9) },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000190), 0x80000190 },
#else
    /* Set the Switchable low current mode to fix the 1p8 droop only */
    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_SW_CTRL0_REG << 9) | (0xA8) },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000190), 0x80000190 },
#endif

    /* Set the AON low current mode and low power mode before adjusting its output voltage (AON staircase) */
    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL0_REG << 9) | (0xA9) },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000320), 0x80000320 },

    // Gradually increase both LDO AON 1.2V and switchable 1.8V both in steps
    // Internal LDO_AON should be set to 1.29(atb.ldo_aon_ctrl1.vsel_aon_5_0 ==> 21). By default it is 1.23
    // fixes Tx power control issue in 2.1 hw
    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL1_REG << 9) | (QWLAN_ATB_LDO_AON_CTRL1_TRIMGAIN_AON_3_2_DEFAULT | 25)/*1.2437499999999999*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x800000A0), 0x800000A0 },
#ifdef HAL_WLAN_1P2_SW_STAIRCASE
    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_SW_CTRL1_REG << 9) | (QWLAN_ATB_LDO_SW_CTRL1_TRIMGAIN_SW_3_2_DEFAULT| 25)/*1.2437499999999999*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000190), 0x80000190 },
#endif

    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL1_REG << 9) | (QWLAN_ATB_LDO_AON_CTRL1_TRIMGAIN_AON_3_2_DEFAULT | 24)/*1.2562499999999999*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x800000A0), 0x800000A0 },
#ifdef HAL_WLAN_1P2_SW_STAIRCASE
    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_SW_CTRL1_REG << 9) | (QWLAN_ATB_LDO_SW_CTRL1_TRIMGAIN_SW_3_2_DEFAULT| 24)/*1.2562499999999999*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000320), 0x80000320 },
#endif

    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL1_REG << 9) | (QWLAN_ATB_LDO_AON_CTRL1_TRIMGAIN_AON_3_2_DEFAULT | 23)/*1.2687499999999998*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x800000A0), 0x800000A0 },
#ifdef HAL_WLAN_1P2_SW_STAIRCASE
    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_SW_CTRL1_REG << 9) | (QWLAN_ATB_LDO_SW_CTRL1_TRIMGAIN_SW_3_2_DEFAULT| 23)/*1.2687499999999998*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000320), 0x80000320 },
#endif

    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL1_REG << 9) | (QWLAN_ATB_LDO_AON_CTRL1_TRIMGAIN_AON_3_2_DEFAULT | 22)/*1.2812499999999998*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x800000A0), 0x800000A0 },
#ifdef HAL_WLAN_1P2_SW_STAIRCASE
    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_SW_CTRL1_REG << 9) | (QWLAN_ATB_LDO_SW_CTRL1_TRIMGAIN_SW_3_2_DEFAULT| 22)/*1.2812499999999998*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000320), 0x80000320 },
#endif

    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL1_REG << 9) | (QWLAN_ATB_LDO_AON_CTRL1_TRIMGAIN_AON_3_2_DEFAULT | 21)/*1.29375*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x800000A0), 0x800000A0 },
#ifdef HAL_WLAN_1P2_SW_STAIRCASE
    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_SW_CTRL1_REG << 9) | (QWLAN_ATB_LDO_SW_CTRL1_TRIMGAIN_SW_3_2_DEFAULT| 21)/*1.29375*/ },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000320), 0x80000320 },
#endif

    /* Set only the AON low current mode and disable low power mode "after" adjusting its output voltage (AON staircase) */
    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_AON_CTRL0_REG << 9) | (0xA8) },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000320), 0x80000320 },
#ifdef HAL_WLAN_1P2_SW_STAIRCASE
    /* Set the Switchable low current mode and disable low power mode "after" adjusting its output voltage (SW staircase) */
    { (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x0 },
    { (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  (QWLAN_ATB_LDO_SW_CTRL0_REG << 9) | (0xA8) },
    { (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  0x840e },
    { (0x80000190), 0x80000190 },
#endif

    /* Restore the registers which are required by ACPU first. Because
     * ACPU needs to be reinited first to workaround few HW issues.
     */
    { (QWLAN_MCU_FIQ_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_IRQ_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_MCPU_RESET_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00000004 },
    { (QWLAN_MCU_ACPU_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x02000000 },
    { (QWLAN_MCU_MCPU_RESET_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00000000 },
    { (0x80000190), 0x80000190 },
#endif

    /* This register is being backed up in the FW UART init routine.
     * This is because of the HW bug with UART interface. The UART interface
     * always reports BUSY after power up. This will lead to FW hang.
     */
//  { (QWLAN_SCU_SYS_SOFT_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x80 },
//    { (0x80000020), 0x80000020 },
    { (QWLAN_SCU_SYS_DISABLE_CLK_GATING_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000020 },
    { (QWLAN_MCU_MUTEX0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), QWLAN_MCU_MUTEX0_RESET_MASK | (QWLAN_HOSTFW_SYNC_MUTEX_MAX_COUNT << QWLAN_MCU_MUTEX0_MAXCOUNT_OFFSET)},
    { (QWLAN_MCU_MAC_CLK_GATING_ENABLE_REG| HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },    
    { (QWLAN_MTU_DIFS_LIMIT_0TO3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x1c1c2525 },
    { (QWLAN_MTU_DIFS_LIMIT_4TO7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x25491c1c },
    { (QWLAN_MTU_EIFS_PIFS_SLOT_LIMIT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x005a1309 },
    { (QWLAN_MTU_SW_MTU_BCN_SLOT_USEC_SIFS_LIMIT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x200a4a14 },
    { (QWLAN_MTU_SW_CW_MIN_CW_MAX_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x03ff000f },
    { (QWLAN_MTU_SW_CW_MIN_CW_MAX_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x03ff000f },
    { (QWLAN_MTU_SW_CW_MIN_CW_MAX_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00070003 },
    { (QWLAN_MTU_SW_CW_MIN_CW_MAX_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00070003 },
    { (QWLAN_MTU_SW_CW_MIN_CW_MAX_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00070003 },
    { (QWLAN_MTU_SW_CW_MIN_CW_MAX_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x000f0007 },
    { (QWLAN_MTU_SW_CW_MIN_CW_MAX_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x03ff000f },
    { (QWLAN_MTU_SW_CW_MIN_CW_MAX_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x03ff000f },
    { (QWLAN_MTU_VALID_BSSID_BITMAP_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00070001 },
    { (QWLAN_MTU_EARLY_INTERRUPT_LIMITS_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x30054904 },
    { (QWLAN_MTU_BKOF_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xff000000 },

    { (QWLAN_MTU_CCA_CONTROL_REG_REG    | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_CCA_CONTROL_REG2_REG   | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_CCA_FINAL_CONTROL_REG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_BKOF_CONTROL2_REG      | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_MTU_GLOBAL_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_MTU_GLOBAL_CONTROL2_REG    | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_BTC_CONFIG_REGISTERS_REG   | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_MTU_FOR_HMAC_CONTROLS_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_MTU_DTIM_CNT_AND_PERIOD_REG    | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_DTIM_THRSH_CNT_AND_LIMIT_REG   | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_TBTT_L_REG | HAL_REG_RSVD_BIT  | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_TBTT_H_REG | HAL_REG_RSVD_BIT  | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_M_TBTT_L_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_M_TBTT_H_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_BCN_BSSID_INTV_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_IBSS_BKOF_CNT_REG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_TPE_SW_11G_CTRL_INDEX_OFFSET_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0003fd84 },

    /*AHB registers which require setting other than default */
    { (QWLAN_CAHB_CAHB_RXP_PL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_CAHB_CAHB_DBR_PL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DAHB_DAHB_RXP_PL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DAHB_DAHB_TXP_PL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DAHB_DAHB_BMUW_PL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DAHB_DAHB_TPE_PL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DAHB_DAHB_RPE_PL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DAHB_DAHB_ADU_PL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DAHB_DAHB_SIF_PL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
};

/* Baseband Register */
tRegisterEntry BBRegList[] = {
    { (QWLAN_BMU_DISABLE_WQ_DA_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00010f80 },
    { (QWLAN_TPE_SW_STA_DESCR_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00010f80 },
    { (QWLAN_TPE_SW_TEMPLATE_BASE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00012c8c },
    { (QWLAN_TPE_SW_SOFTWARE_TX_ADDRESS_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00012dac },
    { (QWLAN_TPE_SW_BEACON_BASE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x000135ac },
    { (QWLAN_TPE_SW_MAX_MPDUS_IN_AMPDU_AND_MISC_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x7f000010 },
    { (QWLAN_TPE_SW_PM_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xb45a0000 },
    { (QWLAN_TPE_SW_MAX_MPDUS_IN_AMPDU_AND_MISC_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x7f000040 },
    { (QWLAN_TPE_SW_MAX_BYTES_AND_TX_TIME_IN_AMPDU_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x08000200 },
    { (QWLAN_TPE_EDCF_TXOP_0_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_TPE_EDCF_TXOP_2_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_TPE_EDCF_TXOP_4_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_TPE_EDCF_TXOP_6_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_TPE_STATISTIC_COUNTERS_CNTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_RPE_RPE_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RPE_FULLSTATE_STATIONS_QUEUES_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x000d0007 },
    { (QWLAN_RPE_MEM_BASE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00011f80 },
    { (QWLAN_RPE_ROUTING_FLAG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00ff0003 },
    { (QWLAN_RPE_ERR_INT_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0000001f },

    { (QWLAN_ADU_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0b004003 },
    { (QWLAN_ADU_CONTROL2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_UMA_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xa1f0600f },
    { (QWLAN_ADU_UMA_CTRL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_UMA_DESP_TABLE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_UMA_TX_DEFAULT_WMACADDR_U_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_UMA_TX_DEFAULT_WMACADDR_L_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_UMA_TX_COUNTERS3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_MCPU_WQ_THRSHLD_01_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_MCPU_WQ_THRSHLD_23_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_01_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_23_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_45_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_67_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_89_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_1011_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_1213_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_1415_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_1617_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_QID_THRSHLD_18_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_ADU_INTERRUPT_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00001fbf },

    { (QWLAN_DPU_DPU_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x40000006 },
    { (QWLAN_MCU_SOFT_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00000080 },
    { (QWLAN_MCU_SOFT_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00000000 },
    { (QWLAN_DPU_DPU_BASE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00010000 },
    { (QWLAN_DPU_DPU_KEYBASE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x000103c0 },
    { (QWLAN_DPU_DPU_MICKEYBASE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00010460 },
    { (QWLAN_DPU_DPU_RCBASE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00010500 },
    { (QWLAN_DPU_DPU_ERROR_WQ_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0000ff11 },
    { (QWLAN_DPU_DPU_ERROR_WQ_SELECT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xffffffff },
    { (QWLAN_BMU_DPU_WQ_ASSIGNMENT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0000feff },
    { (QWLAN_DPU_DPU_ERROR_WQ_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0000ff11 },
    { (QWLAN_DPU_DPU_ERROR_WQ_SELECT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xffffffbf },
    { (QWLAN_DPU_DPU_ROUTING_FLAG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0000000b },
    { (QWLAN_DPU_DPU_WOW_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DPU_DPU_WOW_TIMERS_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DPU_DPU_WOW_MAGIC_PACKET_HI_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DPU_DPU_WOW_MAGIC_PACKET_LO_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_DPU_DPU_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000026 },
    { (QWLAN_DPU_DPU_TKIP_MASK_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000080 },    
    { (QWLAN_DPU_DPU_BUG_FIX_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000004 },    
    { (QWLAN_DPU_DPU_INTERRUPT_MASK_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x800040},

    { (QWLAN_PMU_PMU_NEW_FUNC_EN_REG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { (QWLAN_RXP_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000200 },
    { (QWLAN_RXP_DMA_MAX_RSV_PDU_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000044 },
    { (QWLAN_RXP_MPDU_HEADER_START_OFFSET_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0000004c },
    { (QWLAN_RXP_STALL_TIMEOUT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00012000 },
    { (QWLAN_RXP_CONFIG2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x010381df },
    { (QWLAN_RXP_PUSH_WQ_CTRL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x03030303 },
    { (QWLAN_RXP_PUSH_WQ_CTRL2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00030303 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(0)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(1)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(2)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(3)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(4)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(5)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(6)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(7)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(8)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(9)  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(10) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(11) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(12) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(13) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(14) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(15) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(16) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(17) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(18) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(19) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(20) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(21) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(22) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(23) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(24) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(25) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(26) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(27) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(28) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(29) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(30) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(31) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(32) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(33) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(34) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(35) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(36) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(37) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(38) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(39) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(40) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(41) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(42) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(43) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(44) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(45) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(46) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(47) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(48) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(49) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(50) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(51) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(52) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(53) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(54) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(55) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(56) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(57) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(58) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(59) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(60) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(61) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(62) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_FRAME_FILTER_CONFIG_REGN(63) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_QID_MAPPING0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000008 },
    { (QWLAN_RXP_QID_MAPPING1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x03020100 },
    { (QWLAN_RXP_QID_MAPPING2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x07060504 },
    { (QWLAN_RXP_QID_MAPPING3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { (QWLAN_RXP_QID_MAPPING4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { (QWLAN_RXP_PMU_INTERFACE_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0000000f },
    { (QWLAN_RXP_CFG_FLT_TYPE_SUBTYPE_RX_DISABLE0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xffffffff },
    { (QWLAN_RXP_CFG_FLT_TYPE_SUBTYPE_RX_DISABLE1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0xffffffff },
    { (QWLAN_RXP_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000305 },
    { (QWLAN_TXP_TXP_CMDF_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00010014 },
    /*CR250066: To add QWLAN_TXP_TXP_BTC_ACTIVE_ABORT_ENABLE_REG*/
    { (QWLAN_TXP_TXP_BTC_ACTIVE_ABORT_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_RXP_SEARCH_ADDR1_PTR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_SEARCH_ADDR2_PTR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_SEARCH_ADDR3_PTR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_RXP_BEACON_TSF_TIM_EXTRACT_CTRL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_TSF_COMPENSATION1_VALUE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_TSF_COMPENSATION2_VALUE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_SSID_VALUES_B0_B3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_SSID_VALUES_B4_B7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_SSID_VALUES_B8_B11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_SSID_VALUES_B12_B15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_SSID_VALUES_B16_B19_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_SSID_VALUES_B20_B23_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_SSID_VALUES_B24_B27_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_SSID_VALUES_B28_B31_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_EXTRA_FRAME_FILTER_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_RXP_GROUPED_INTERRUPT_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_DEFAULT_HW_INSERT_DPU_PARAM_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_DPU_INDEX_AND_ROUTING_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_QID_TO_DPU_ROUTING_FLAG_MAPPING0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_QID_TO_DPU_ROUTING_FLAG_MAPPING1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_QID_TO_DPU_ROUTING_FLAG_MAPPING2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_QID_TO_DPU_ROUTING_FLAG_MAPPING3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_QID_TO_DPU_ROUTING_FLAG_MAPPING4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_ADDR2_MISS_CTRL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_EOSP_INT_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_MORE_DATA_CLEAR_INT_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_MIMO_PWR_SAVE_CTRL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_CONFIG4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_MIMO_PWR_SAVE_CTRL2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_BEACON_ADDR2_LOW_FIELD_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_BEACON_ADDR2_HIGH_FIELD_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_BEACON_ADDR3_LOW_FIELD_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_BEACON_ADDR3_HIGH_FIELD_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_RXP_CCA_AND_EXT_TIMEOUT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_RXP_CONFIG3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_MCU_MAC_MODULES_ROOT_CLK_ENABLES_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_MAC_MODULES_GOTO_IDLE_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_DBR_TRANSLATION_BASE_ADDR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_BTC_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_RF_ON_OFF_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_BTC_CTRL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_BTC_CTRL2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_BTC_CTRL3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_MTU_INT_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_COMBINED_INT_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_MAC_HOST_INT_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_MTU_HOST_INT_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_COMBINED_HOST_INT_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MCU_BMU_WQ_HOST_INT_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_BTCF_BTCF_DET_RATIO_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_BTCF_BTCF_DET_DSHIFT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_MCU_BMU_WQ_INT_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

    { (QWLAN_DXE_0_DMA_CSR_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00000004 },
    { (QWLAN_DXE_0_DMA_CSR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000004 },

    // DXE Channel 0
    { ((QWLAN_DXE_0_CH_DESCL_REG + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0e024100 },
    { ((QWLAN_DXE_0_CH_SADRH_REG + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_DADRH_REG + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_DESCH_REG + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_CTRL_REG  + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00140081 },
    { ((QWLAN_DXE_0_CH_CTRL_REG  + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00140a81 },
    { ((QWLAN_DXE_0_CH_SZ_REG    + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    // DXE Channel 1
    { ((QWLAN_DXE_0_CH_DESCL_REG + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00010f00 },
    { ((QWLAN_DXE_0_CH_SADRH_REG + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_DADRH_REG + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_DESCH_REG + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_CTRL_REG  + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00540001 },
    { ((QWLAN_DXE_0_CH_CTRL_REG  + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00540001 },
    { ((QWLAN_DXE_0_CH_SZ_REG    + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },

    { (QWLAN_DXE_0_DMA_CSR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00004001 },
    { (QWLAN_DXE_0_INT_MSK_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000003 },

    /* These registers were moved from the PreBBRegList to here, as it MIF errors
     * were noticed immediately after exiting from IMPS, the reason for the MIF error
     * is still not identified, but the error status mentioned master_id 0xb caused
     * invalid address access causing the MIF error interrupt */
    { (QWLAN_MTU_TIMER_6_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { (QWLAN_MTU_TIMER_7_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x0 },
    { (QWLAN_MTU_SW_MATCH_REGISTER_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_SW_MATCH_REGISTER_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_TIMER_CONTINUOUS_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },
    { (QWLAN_MTU_TIMER_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0 },

};


// List of volatile registers that need to be backed up by FW always before powering
// down the chip.
tRegisterEntry volatileRegList[] = {
    { (QWLAN_DPU_DPU_SEQUENCE_NO_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00 },
};


// Fill with dummy wait commands of one clock cycle
tRegisterEntry dummyRegList[] = {
    {HAL_REG_REINIT_WAIT_CMD|0x1, HAL_REG_REINIT_WAIT_CMD|0x1},
    {HAL_REG_REINIT_WAIT_CMD|0x1, HAL_REG_REINIT_WAIT_CMD|0x1},
    {HAL_REG_REINIT_WAIT_CMD|0x1, HAL_REG_REINIT_WAIT_CMD|0x1},
    {HAL_REG_REINIT_WAIT_CMD|0x1, HAL_REG_REINIT_WAIT_CMD|0x1},
    {HAL_REG_REINIT_WAIT_CMD|0x1, HAL_REG_REINIT_WAIT_CMD|0x1},
};

#if 0
tRegisterEntry DxeRegList[] = {
    // DXE registers
//  { (QWLAN_MCU_SOFT_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00000400 },
//    { (0x80000190), 0x80000190 },
//  { (QWLAN_MCU_SOFT_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 0x00000000 },
    { (QWLAN_DXE_0_DMA_CSR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00004001 },

    // DXE Channel 0
    { ((QWLAN_DXE_0_CH_DESCL_REG + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x0e024100 },
    { ((QWLAN_DXE_0_CH_SADRH_REG + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_DADRH_REG + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_DESCH_REG + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_SADRL_REG + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_DADRL_REG + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_CTRL_REG  + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00140a81 },
    { ((QWLAN_DXE_0_CH_SZ_REG    + (DXE_CH_REG_SIZE * 0)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },

    // DXE Channel 1
    { ((QWLAN_DXE_0_CH_DESCL_REG + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00010f00 },
    { ((QWLAN_DXE_0_CH_SADRH_REG + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_DADRH_REG + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_DESCH_REG + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_SADRL_REG + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_DADRL_REG + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },
    { ((QWLAN_DXE_0_CH_CTRL_REG  + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00540b6f },
    { ((QWLAN_DXE_0_CH_SZ_REG    + (DXE_CH_REG_SIZE * 1)) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000000 },

    { (QWLAN_DXE_0_DMA_CSR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00004001 },
    { (QWLAN_DXE_0_INT_MSK_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 0x00000003 },
};
#endif

/* Special Libra 1.0 PHY Registers */
tSpecialRegEntry PhyRegList_Libra_1_0[] = {
#if 0
    // Register sequence for ASIC
    { (QWLAN_AGC_GAIN_LUT_PROGRAM_REG   | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  1,    0x01 },
    { (QWLAN_AGC_GAINLUTRAM_MREG        | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),    80,   0x00 },
    { (QWLAN_AGC_GAIN_LUT_PROGRAM_REG   | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  1,    0x03 },
    { (QWLAN_AGC_GAINLUTRAM_MREG        | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),    80,   0x00 },
    { (QWLAN_AGC_GAIN_LUT_PROGRAM_REG   | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  1,    0x00 },

    { (QWLAN_TPC_TXPWR_ENABLE_REG   | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  1,  0x00 },
    { (QWLAN_TPC_APBACCESS_REG      | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  1,  0x01 },
    { (QWLAN_TPC_GAIN_LUT0_MREG     | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),    32, 0x00 },
    { (QWLAN_TPC_POWERDET0_RAM_MREG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED),    128, 0x0 },
    { (QWLAN_TPC_APBACCESS_REG      | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  1,  0x00 },
    { (QWLAN_TPC_TXPWR_ENABLE_REG   | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  1,  0x00 },
    { (QWLAN_TPC_TXPWR_ENABLE_REG   | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED),  1,  0x01 },

    { (QWLAN_TXFIR_TXB_COEFF0_REG   | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 30, 0x00 },
    { (QWLAN_TXFIR_COEFF20_0_REG    | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 16, 0x00 },
    { (QWLAN_TXFIR_COEFF40_0_REG    | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 30, 0x00 },
    { (QWLAN_TXFIR_TXCAL_MEM0_MREG  | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 16, 0x00 },
#endif
#ifdef LIBRA_FPGA
    // Register sequence specially for FPGA
    { 0xe02e004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1},
    { 0xe033008| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x20},
    { 0xe031414| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x26c},
    { 0xe031418| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1},
    { 0xe033400| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x62},
    { 0xe032808| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x10},
    { 0xe032808| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe030c08| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x87e},
    { 0xe030d18| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x640},
    { 0xe030058| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e03c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x2},
    { 0xe02e040| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x12},
    { 0xe02e048| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x12},
    { 0xe02e044| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x2},
    { 0xe02e038| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x96c},
    { 0xe033008| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x38},
    { 0xe03300c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x63},
    { 0xe02e004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1},
    { 0xe02e824| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1},
    { 0xe033008| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0xa0},
    { 0xe03300c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1},
    { 0xe02e190| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x78},
    { 0xe02e198| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x78},
    { 0xe02e19c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x50},
    { 0xe02e160| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x32},
    { 0xe02e15c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0xb4},
    { 0xe02e1a0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x28},
    { 0xe02e1a4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1e},
    { 0xe02e1a8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x32},
    { 0xe02e1b8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x6e},
    { 0xe02e1b4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x32},
    { 0xe02e008| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2b8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1},
    { 0xe02e2c0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2c4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2c8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2cc| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2d0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2d4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2d8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2dc| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2e0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2e4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2e8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2ec| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2f0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2f4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2f8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2fc| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e300| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e304| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e308| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e30c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e310| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e314| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e318| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e014| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x10},
    { 0xe032c08| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x2},
    { 0xe032c08| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1},
    { 0xe02e058| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0xa0a},
    { 0xe02e050| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x32},
    { 0xe02e1a0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x96},
    { 0xe030028| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x96},
    { 0xe03002c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1ff},
    { 0xe02e004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0}
#else
/*
    // PHY configuration for EVB
    { 0xe02e004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x1},
    { 0xe02e004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x1},
    { 0xe03300c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x1},
    { 0xe033008| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0xa0},
    { 0xe03100c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x1},
    { 0xe02e17c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0xa},
    { 0xe031414| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x26c},
    { 0xe031418| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x1},
    { 0xe033400| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x62},
    { 0xe032808| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x10},
    { 0xe032808| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe030c08| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x87e},
    { 0xe030d18| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x640},
    { 0xe030058| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe030064| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x14},
    { 0xe031830| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x15},
    { 0xe02e040| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x1},
    { 0xe02e044| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x11},
    { 0xe02e04c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x11},
    { 0xe02e048| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x1},
    { 0xe02e03c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x96c},
    { 0xe033008| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0xb8},
    { 0xe03300c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x63},
    { 0xe02e824| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x1},
    { 0xe033008| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0xa0},
    { 0xe03300c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x1},
    { 0xe02e198| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x82},
    { 0xe02e1a0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x8c},
    { 0xe02e1a4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x50},
    { 0xe02e168| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x19},
    { 0xe02e164| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0xb4},
    { 0xe02e1a8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x2d},
    { 0xe02e1ac| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x1e},
    { 0xe02e1b0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x3c},
    { 0xe02e1bc| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x78},
    { 0xe02e1b8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x28},
    { 0xe02e008| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e2bc| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x1},
    { 0xe02e2c4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e2c8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e2cc| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e2d0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e2d4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e2d8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e2dc| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e2e0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e2e4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e2e8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e2ec| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e2f0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e2f4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e2f8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e2fc| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e300| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e304| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e308| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e30c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e310| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e314| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e318| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e31c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e018| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x10},
    { 0xe032c08| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x2},
    { 0xe032c08| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02e004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x1},
    { 0xe02e844| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x9},
    { 0xe02e05c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0xa},
    { 0xe02e050| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x5},
    { 0xe02e008| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x4},
    { 0xe02e054| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0xa},
    { 0xe02e1a8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x64},
    { 0xe02e030| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0xc7},
    { 0xe02e034| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0xc7},
    { 0xe02e320| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x1},
    { 0xe02e51c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0L},
    { 0xe02e320| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe03c000| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0xc},
    { 0xe03c400| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x1d8},
    { 0xe03c404| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x760},
    { 0xe03c408| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe03c40c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02c000| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0xf},
    { 0xe02c004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
    { 0xe02c004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x2},
    { 0xe02f810| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x400f},
    { 0xe02f81c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0xc30},
    { 0xe02f820| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x211},
    { 0xe02fb04| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x78},
    { 0xe02fb08| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x8},
    { 0xe02fb0c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x8},
    { 0xe02e004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,  0x0},
*/
/* All these register hard coding are because, the current
 * libra.h is older version of the file. This file needs to
 * be upgraded to newer one.
 */
 /*
#define QWLAN_RFAPB_SW_OVERRIDE_REG 0xe02f820
#define QWLAN_RFAPB_PLL_AC_REG0_REG 0xe02f984
#define QWLAN_RFAPB_PLL_PC_REG0_REG 0xe02f968
#define QWLAN_RFAPB_PA_GC_REG 0xe02fa84
#define QWLAN_RFAPB_DA_BALUN_PA_CTL_REG 0xe02fbd4
#define QWLAN_RFAPB_PA_STG3_BIAS_REG 0xe02fbc8
#define QWLAN_RFAPB_PA_STG1_2_BIAS_REG  0xe02fbc4
#define QWLAN_RFAPB_RX_DCOC_EN0_REG 0xe02fa90
#define QWLAN_RFAPB_RX_DCOC_EN1_REG 0xe02fa94
#define QWLAN_RFAPB_RX_DCOC_IQ_REG 0xe02fa88
#define QWLAN_RFAPB_PLL_REG10_REG 0xe02f8e8
#define QWLAN_RFAPB_MODE_SEL2_REG      (QWLAN_RFAPB_BASE + 0x14)
#define QWLAN_RFAPB_MODE_SEL3_REG      (QWLAN_RFAPB_BASE + 0x18)
#define QWLAN_RFAPB_XO_REG0_REG        (QWLAN_RFAPB_BASE + 0x80)
#define QWLAN_RFAPB_BLOCK_ENABLE_REG   (QWLAN_RFAPB_BASE + 0x84)
#define QWLAN_RFAPB_PLL_REG20_REG      (QWLAN_RFAPB_BASE + 0x110)
#define QWLAN_RFAPB_PLL_VB_REG0_REG    (QWLAN_RFAPB_BASE + 0x144)
#define QWLAN_RFAPB_PLL_PC_REG2_REG    (QWLAN_RFAPB_BASE + 0x170)
#define QWLAN_RFAPB_PLL_PC_REG4_REG    (QWLAN_RFAPB_BASE + 0x178)
#define QWLAN_RFAPB_PLL_AC_REG3_REG    (QWLAN_RFAPB_BASE + 0x190)
#define QWLAN_RFAPB_HKADC_CFG_REG      (QWLAN_RFAPB_BASE + 0x32C)
#define QWLAN_RFAPB_RX_IM2_VCM1_REG    (QWLAN_RFAPB_BASE + 0x344)
#define QWLAN_RFAPB_TEST_PATH_CTL_REG  (QWLAN_RFAPB_BASE + 0x3D8)
#define QWLAN_RFAPB_HDET_CTL_REG       (QWLAN_RFAPB_BASE + 0x3E0)
#define QWLAN_RFAPB_HDET_BIAS_REG      (QWLAN_RFAPB_BASE + 0x3E4)
#define QWLAN_RFAPB_HDET_TEST_REG      (QWLAN_RFAPB_BASE + 0x3E8)
#define QWLAN_RFAPB_HDET_DCOC_REG      (QWLAN_RFAPB_BASE + 0x3EC)
*/
    /* RF register list required for RF init and tuning*/
//config the rf channel registers at the top
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_RFAPB_BLOCK_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_XO_TCXO_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_PC_REG3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_PC_REG4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0xF },
{ (QWLAN_RFAPB_XO_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x1894 },
{ (QWLAN_RFAPB_PLL_PC_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0xA500 },
{ (QWLAN_RFAPB_PLL_AC_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0xFF71 },
{ (QWLAN_RFAPB_PLL_REG9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x18 },
{ (QWLAN_RFAPB_PLL_AC_REG3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x5240 },
{ (QWLAN_RFAPB_PLL_VB_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x2156 },
{ (QWLAN_RFAPB_PLL_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x28 },
{ (QWLAN_RFAPB_PLL_REG4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x3E },
{ (HAL_REG_REINIT_WAIT_CMD | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  800 },
{ (QWLAN_RFAPB_PLL_REG8_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x84 },
{ (QWLAN_RFAPB_MODE_SEL3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG20_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x69 },
{ (QWLAN_RFAPB_PLL_REG8_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xC4 },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_MCU_MCU_PMU_INFO_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_RFAPB_MODE_SEL1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x200 },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },

/*
{ (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x61 },
{ (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xC4E6 },
{ (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x63 },
{ (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xC4E6 },
{ (QWLAN_SPIM_CONFIG_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_SPIM_WRITE_LSW_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x6215 },
{ (QWLAN_SPIM_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x840E },*/
{ (QWLAN_TXFIR_COEFF20_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x20 },
{ (QWLAN_TXFIR_COEFF20_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x72 },
{ (QWLAN_TXFIR_COEFF20_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0xF2 },
{ (QWLAN_TXFIR_COEFF20_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x17A },
{ (QWLAN_TXFIR_COEFF20_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1DC },
{ (QWLAN_TXFIR_COEFF20_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1FF },
{ (QWLAN_TXFIR_COEFF20_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1D9 },
{ (QWLAN_TXFIR_COEFF20_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x16A },
{ (QWLAN_TXFIR_COEFF20_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0xCC },
{ (QWLAN_TXFIR_COEFF20_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x2D },
{ (QWLAN_TXFIR_COEFF20_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3B9 },
{ (QWLAN_TXFIR_COEFF20_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x38A },
{ (QWLAN_TXFIR_COEFF20_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x397 },
{ (QWLAN_TXFIR_COEFF20_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3C7 },
{ (QWLAN_TXFIR_COEFF20_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3FD },
{ (QWLAN_TXFIR_COEFF20_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x18 },
{ (QWLAN_TXFIR_COEFF20_16_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0xF },
{ (QWLAN_TXFIR_COEFF20_17_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3E7 },
{ (QWLAN_TXFIR_COEFF20_18_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3BA },
{ (QWLAN_TXFIR_COEFF20_19_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3A3 },
{ (QWLAN_TXFIR_COEFF20_20_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3AA },
{ (QWLAN_TXFIR_COEFF20_21_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3CA },
{ (QWLAN_TXFIR_COEFF20_22_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3F6 },
{ (QWLAN_TXFIR_COEFF20_23_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1F },
{ (QWLAN_TXFIR_COEFF20_24_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x37 },
{ (QWLAN_TXFIR_COEFF20_25_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x30 },
{ (QWLAN_TXFIR_COEFF20_26_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0xF },
{ (QWLAN_TXFIR_COEFF20_27_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3F1 },
{ (QWLAN_TXFIR_COEFF20_28_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3E8 },
{ (QWLAN_TXFIR_COEFF20_29_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3F3 },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_RFAPB_MODE_SEL1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x200 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x27CF },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x274E },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FD6 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x26CD },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FCD },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x264C },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7F9F },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x25CB },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7F96 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x254A },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7F8D },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x24C9 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDD },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2448 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FD4 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x23C7 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDC },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2346 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FD3 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x22C5 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FE4 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2244 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDB },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x21C3 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FD2 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2142 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FE3 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x20C1 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDA },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2040 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7F92 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1FBF },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FA3 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1F3E },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7F9A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1EBD },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7F52 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1E3C },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7F63 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1DBB },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7F5A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1D3A },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7F12 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1CB9 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7F23 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1C38 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7F1A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1BB7 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7E12 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1B36 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7E23 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1AB5 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7E1A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1A34 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7D12 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x19B3 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7B23 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1932 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7B1A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x18B1 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7952 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1830 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7963 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x17AF },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x795A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x172E },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7423 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x16AD },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x741A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x162C },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x781B },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x15AB },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7812 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x152A },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7823 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x14A9 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x781A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1428 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7023 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x13A7 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x701A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1326 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x6812 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x12A5 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x6823 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1224 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x681A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x11A3 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x611A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1122 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x6012 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x10A1 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x6023 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1020 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x601A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xF9F },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x5912 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xF1E },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x5923 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xE9D },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x591A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xE1C },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x5812 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xD9B },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x5823 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xD1A },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x5012 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xC99 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x5023 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xC18 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x501A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xB97 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x411B },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xB16 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x4112 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xA95 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x4123 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xA14 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x411A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x993 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x4012 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x912 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3C12 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x891 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3C23 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x810 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3C1A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x78F },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3223 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x70E },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x311B },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x68D },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3112 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x60C },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3123 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x58B },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x311A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x50A },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2923 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x489 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x291A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x408 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x20A3 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x387 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x209A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x306 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2052 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x285 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x145A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x204 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x211A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x183 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x552 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x102 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x563 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x81 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x55A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x80B },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2850 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x28D1 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2952 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x29D3 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2A54 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2AD5 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2B56 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2BD7 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2C58 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2CD9 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2D5A },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2DDB },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2E5C },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2EDD },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2F5E },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2FDF },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3060 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x30E1 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3162 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x31E3 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3264 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x32E5 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3366 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x33E7 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3468 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x34E9 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x356A },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x35EB },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x366C },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x36ED },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x376E },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x37EF },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3870 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x38F1 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3972 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x39F3 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3A74 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3AF5 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3B76 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3BF7 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3C78 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3CF9 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3D7A },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3DFB },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3E7C },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3EFD },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3F7E },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3FFF },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_GAIN_LUT_PROGRAM_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_AGC_GAINLUTRAM_MREG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 4) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 12) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 20) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 28) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 36) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 44) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 52) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 60) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 68) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 76) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 84) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 92) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 100) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 108) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 116) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 124) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 132) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 140) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 148) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 156) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 164) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 172) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 180) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 188) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 196) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 204) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 212) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 220) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 228) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 236) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 244) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 252) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 256) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 260) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 264) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 268) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 272) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 276) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 280) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 284) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 288) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 292) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 296) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 300) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 304) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 308) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 312) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 316) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_GAIN_LUT_PROGRAM_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3 },
{ (QWLAN_AGC_GAINLUTRAM_MREG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 4) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 12) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 20) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 28) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 36) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 44) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 52) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 60) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 68) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 76) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 84) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 92) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 100) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 108) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 116) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 124) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 132) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 140) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 148) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 156) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 164) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 172) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 180) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 188) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 196) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 204) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 212) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 220) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 228) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 236) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 244) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 252) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 256) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 260) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 264) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 268) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 272) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 276) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 280) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 284) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 288) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 292) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 296) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 300) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 304) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 308) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 312) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 316) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_GAIN_LUT_PROGRAM_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_MAX_GAIN_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x4f },
{ (QWLAN_AGC_INIT_GAIN_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x4E },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xF },
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x9F4D },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xE },
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x9F5E },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xD },
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x9ED5 },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xC },
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x9F1D },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xB },
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x9E5D },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xA },
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x9E14 },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x9 },
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x9D54 },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x8 },
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x9D0B },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7 },
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x9C4B },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x6 },
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x9BCB },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x5 },
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x9BDC },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x4 },
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x9B5C },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3 },
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x9ADC },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2 },
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x9AD3 },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x9AE4 },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x99DB },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_AGC_SIFS_TIME_A_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x50 },
{ (QWLAN_AGC_SIFS_TIME_B_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x50 },
{ (QWLAN_AGC_RSSI_OFFSET0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x4A },
{ (QWLAN_AGC_RSSI_OFFSET1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x4A },
{ (QWLAN_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xA0 },
{ (QWLAN_RFIF_VSWR_OVERLOAD_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1 },
{ (QWLAN_AGC_TH_DCO_CAL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xA },
{ (QWLAN_MPI_COMMAND2_DELAY_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x26C },
{ (QWLAN_MPI_MPI_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_TXCTL_FIR_MODE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x62 },
{ (QWLAN_TXCTL_RAMP_UP_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0 },
{ (QWLAN_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x10 },
{ (QWLAN_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RACTL_PTC_CHAN_FREQ_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x87E },
{ (QWLAN_RACTL_FSCALE_ANTSWITCH_CONTROL1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x640 },
{ (QWLAN_RBAPB_ANTENNA_DIVERSITY_MODE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RBAPB_LMS_AVERAGER_SHIFT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x13 },
{ (QWLAN_PMI_WATCHDOG_TIMEOUT_11A_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x15 },
{ (QWLAN_AGC_N_ACTIVE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x2 },
{ (QWLAN_AGC_N_LISTEN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x12 },
{ (QWLAN_AGC_N_CAPTURE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x12 },
{ (QWLAN_AGC_N_MEASURE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x2 },
{ (QWLAN_AGC_CHANNEL_FREQ_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x96C },
{ (QWLAN_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xB8 },
{ (QWLAN_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x63 },
//{ (QWLAN_CAL_CLR_DCOFFSET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xA0 },
{ (QWLAN_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_AGC_TH_D0_A_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x78 },
{ (QWLAN_AGC_TH_D0_B_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x78 },
{ (QWLAN_AGC_TH_D0_B_TF_EST_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x50 },
{ (QWLAN_AGC_TH_SIGNAL_LOW_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x32 },
{ (QWLAN_AGC_TH_SIGNAL_HIGH_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0xB4 },
{ (QWLAN_AGC_TH_D0_SLR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x28 },
{ (QWLAN_AGC_TH_D0_SLRTFEST_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1E },
{ (QWLAN_AGC_TH_D0_SLRWAITB_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x32 },
{ (QWLAN_AGC_TH_MAXCORSLRB_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x6E },
{ (QWLAN_AGC_TH_MAXCORBSLR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x32 },
{ (QWLAN_AGC_RX_OVERRIDE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
{ (QWLAN_AGC_CONFIG_XBAR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
{ (QWLAN_RFIF_TR_SWITCH_CFG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
{ (QWLAN_AGC_DIS_MODE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  PHY_RX_DISABLE_SLR },
{ (QWLAN_AGC_WATCHDOG_MASK_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_IDLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_GAIN_SETTLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_FIRCAL_DELAY_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_CORR_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_DCO_A_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_DCO_N_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_DCO_B_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_DCO_SLR_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_STS_MEAS_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_STS_SETTLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_A_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_RXA_HDR_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_RXA_DATA_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_CAP_A_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_TF_EST_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_TF_EST_SLR_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_B_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_SLR_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_RXB_HDR_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_RXB_DATA_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_CAP_B_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_SIFS_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_EOP_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_CW_DETECT_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x10 },
{ (QWLAN_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2 },
{ (QWLAN_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_D_TXRX_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3F },
{ (QWLAN_TXFIR_TXCAL_MEM0_MREG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 4) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 12) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 20) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 28) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 36) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 44) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 52) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 60) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 68) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 76) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 84) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 92) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 100) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 108) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 116) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 124) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 132) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 140) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 148) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 156) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 164) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 172) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 180) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 188) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 196) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 204) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 212) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 220) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 228) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 236) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 244) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 252) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ (QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 4) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 12) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 20) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 28) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 36) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 44) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 52) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 60) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 68) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 76) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 84) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 92) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 100) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 108) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 116) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 124) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 132) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 140) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 148) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 156) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 164) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 172) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 180) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 188) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 196) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 204) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 212) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 220) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 228) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 236) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 244) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 252) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ (QWLAN_TXFIR_CFG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0xC },
{ (QWLAN_TXCTL_RFIF_TR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x7c },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_DA_BALUN_PA_CTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x7081 },
{ (QWLAN_RFAPB_PA_STG3_BIAS_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x9E30 },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PA_STG1_2_BIAS_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x8FE },
{ (QWLAN_RFAPB_MODE_SEL2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x5A7F },
{ (QWLAN_RFAPB_HDET_BIAS_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x4C98 },
{ (QWLAN_RFAPB_MODE_SEL3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x13 },
{ (QWLAN_RFAPB_TEST_PATH_CTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x640 },
{ (QWLAN_RFAPB_HDET_CTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x1567 },
{ (QWLAN_RFAPB_HDET_DCOC_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_HKADC_CFG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x90 },
//{ (QWLAN_RFAPB_VSWR_CTL1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x3ab1 },
{ (QWLAN_RFAPB_RX_DCOC_EN0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xFFFF },
{ (QWLAN_RFAPB_RX_DCOC_EN1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xFFFF },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RXCLKCTRL_APB_BLOCK_CLK_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7B9 },
{ (QWLAN_CAL_DEBUG_OUTPUT_EN_MASK_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3 },
#if 0 //preserve the below config for sometime
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
//Instead tune the channel here. some how tuning at the top of the list does not work
{ (QWLAN_RFAPB_BLOCK_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_PC_REG4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0xF },
{ (QWLAN_RFAPB_XO_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1894 },
{ (QWLAN_RFAPB_PLL_PC_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xA500 },
{ (QWLAN_RFAPB_PLL_AC_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xFF71 },
{ (QWLAN_RFAPB_PLL_REG9_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x18 },
{ (QWLAN_RFAPB_PLL_AC_REG3_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x5240 },
{ (QWLAN_RFAPB_PLL_VB_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x2156 },
{ (QWLAN_RFAPB_PLL_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x28 },
{ (QWLAN_RFAPB_PLL_REG4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3E },
{ (QWLAN_RFAPB_PLL_REG8_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x84 },
{ (QWLAN_RFAPB_MODE_SEL3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG20_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG8_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xC4 },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_MCU_MCU_PMU_INFO_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (HAL_REG_REINIT_WAIT_CMD | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  8000 },
{ (QWLAN_RFAPB_MODE_SEL1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x200 },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
#endif
#if 0 //preserve the below config for sometime
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
//Tune the channel here again. some how tuning once is not sufficient.
{ (QWLAN_RFAPB_BLOCK_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_PC_REG4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0xF },
{ (QWLAN_RFAPB_XO_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1894 },
{ (QWLAN_RFAPB_PLL_PC_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xA500 },
{ (QWLAN_RFAPB_PLL_AC_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xFF71 },
{ (QWLAN_RFAPB_PLL_REG9_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x18 },
{ (QWLAN_RFAPB_PLL_AC_REG3_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x5240 },
{ (QWLAN_RFAPB_PLL_VB_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x2156 },
{ (QWLAN_RFAPB_PLL_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x28 },
{ (QWLAN_RFAPB_PLL_REG4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3E },
{ (QWLAN_RFAPB_PLL_REG8_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x84 },
{ (QWLAN_RFAPB_MODE_SEL3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
#endif
//just write the manual bank selection register second time and pll reset
{ (QWLAN_RFAPB_PLL_REG20_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x69 },
{ (QWLAN_RFAPB_PLL_REG8_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xC4 },
#if 0
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
//{ (QWLAN_MCU_MCU_PMU_INFO_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
//{ (HAL_REG_REINIT_WAIT_CMD | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  8000 },
{ (QWLAN_RFAPB_MODE_SEL1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x200 },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
#endif
{ (QWLAN_RFAPB_HDET_TEST_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x600 },
{ (QWLAN_RFAPB_PLL_PC_REG2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0xC0FF },
{ (QWLAN_RFAPB_RX_IM2_VCM1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x37 },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_TPC_POWERDET0_RAM_MREG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 4) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 12) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 20) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 28) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 36) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 44) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 52) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 60) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 68) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 76) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 84) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 92) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 100) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 108) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 116) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 124) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 132) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 140) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 148) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 156) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 164) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 172) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 180) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 188) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 196) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 204) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 212) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 220) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 228) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 236) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 244) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 252) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 256) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 260) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 264) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 268) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 272) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 276) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 280) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 284) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 288) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 292) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 296) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 300) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 304) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 308) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 312) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 316) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 320) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 324) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 328) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 332) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 336) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 340) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 344) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 348) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 352) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 356) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 360) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 364) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 368) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 372) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 376) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 380) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 384) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 388) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 392) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 396) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 400) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 404) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 408) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 412) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 416) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 420) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 424) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 428) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 432) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 436) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 440) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 444) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 448) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 452) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 456) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 460) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 464) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 468) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 472) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 476) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 480) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 484) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 488) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 492) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 496) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 500) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 504) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 508) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
/*
{ (QWLAN_TPC_TXPWR_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x20 },
{ (QWLAN_TPC_TXPWR_OVERRIDE0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xaf },
{ (QWLAN_TPC_TXPWR_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2 },
{ (QWLAN_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xa },
*/
#endif
};

//#define PA_HIGH_BIAS 1

/* Special PHY Registers */
tSpecialRegEntry PhyRegList[] = {
#ifdef LIBRA_FPGA
    // Register sequence specially for FPGA
    { 0xe02e004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1},
    { 0xe033008| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x20},
    { 0xe031414| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x26c},
    { 0xe031418| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1},
    { 0xe033400| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x62},
    { 0xe032808| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x10},
    { 0xe032808| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe030c08| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x87e},
    { 0xe030d18| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x640},
    { 0xe030058| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e03c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x2},
    { 0xe02e040| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x12},
    { 0xe02e048| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x12},
    { 0xe02e044| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x2},
    { 0xe02e038| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x96c},
    { 0xe033008| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x38},
    { 0xe03300c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x63},
    { 0xe02e004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1},
    { 0xe02e824| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1},
    { 0xe033008| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0xa0},
    { 0xe03300c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1},
    { 0xe02e190| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x78},
    { 0xe02e198| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x78},
    { 0xe02e19c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x50},
    { 0xe02e160| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x32},
    { 0xe02e15c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0xb4},
    { 0xe02e1a0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x28},
    { 0xe02e1a4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1e},
    { 0xe02e1a8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x32},
    { 0xe02e1b8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x6e},
    { 0xe02e1b4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x32},
    { 0xe02e008| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2b8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1},
    { 0xe02e2c0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2c4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2c8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2cc| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2d0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2d4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2d8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2dc| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2e0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2e4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2e8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2ec| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2f0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2f4| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2f8| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e2fc| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e300| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e304| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e308| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e30c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e310| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e314| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e318| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e014| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x10},
    { 0xe032c08| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x2},
    { 0xe032c08| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0},
    { 0xe02e004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1},
    { 0xe02e058| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0xa0a},
    { 0xe02e050| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x32},
    { 0xe02e1a0| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x96},
    { 0xe030028| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x96},
    { 0xe03002c| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x1ff},
    { 0xe02e004| HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED,  1,   0x0}
#else
    /* RF register list required for RF init and tuning*/
//config the rf channel registers at the top
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_RFAPB_BLOCK_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_XO_TCXO_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_PC_REG3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_PC_REG4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0xF },
{ (QWLAN_RFAPB_XO_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x1894 },
{ (QWLAN_RFAPB_PLL_PC_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0xA500 },
{ (QWLAN_RFAPB_PLL_AC_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0xFF71 },
{ (QWLAN_RFAPB_PLL_REG9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x18 },
{ (QWLAN_RFAPB_PLL_AC_REG3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x5240 },
{ (QWLAN_RFAPB_PLL_VB_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x2156 },
{ (QWLAN_RFAPB_REFFM_REFDIV_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x248 },
{ (QWLAN_RFAPB_PLL_REG0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x28 },
{ (QWLAN_RFAPB_PLL_REG4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x3E },
{ (HAL_REG_REINIT_WAIT_CMD | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  800 },
{ (QWLAN_RFAPB_PLL_REG8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x84 },
{ (QWLAN_RFAPB_MODE_SEL3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PLL_REG20_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x69 },
{ (QWLAN_RFAPB_PLL_REG8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0xC4 },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_MCU_MCU_PMU_INFO_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_RFAPB_MODE_SEL1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x200 },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_TXFIR_COEFF20_0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x20 },
{ (QWLAN_TXFIR_COEFF20_1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x72 },
{ (QWLAN_TXFIR_COEFF20_2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0xF2 },
{ (QWLAN_TXFIR_COEFF20_3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x17A },
{ (QWLAN_TXFIR_COEFF20_4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1DC },
{ (QWLAN_TXFIR_COEFF20_5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1FF },
{ (QWLAN_TXFIR_COEFF20_6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1D9 },
{ (QWLAN_TXFIR_COEFF20_7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x16A },
{ (QWLAN_TXFIR_COEFF20_8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0xCC },
{ (QWLAN_TXFIR_COEFF20_9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x2D },
{ (QWLAN_TXFIR_COEFF20_10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3B9 },
{ (QWLAN_TXFIR_COEFF20_11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x38A },
{ (QWLAN_TXFIR_COEFF20_12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x397 },
{ (QWLAN_TXFIR_COEFF20_13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3C7 },
{ (QWLAN_TXFIR_COEFF20_14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3FD },
{ (QWLAN_TXFIR_COEFF20_15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x18 },
{ (QWLAN_TXFIR_COEFF20_16_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0xF },
{ (QWLAN_TXFIR_COEFF20_17_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3E7 },
{ (QWLAN_TXFIR_COEFF20_18_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3BA },
{ (QWLAN_TXFIR_COEFF20_19_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3A3 },
{ (QWLAN_TXFIR_COEFF20_20_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3AA },
{ (QWLAN_TXFIR_COEFF20_21_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3CA },
{ (QWLAN_TXFIR_COEFF20_22_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3F6 },
{ (QWLAN_TXFIR_COEFF20_23_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1F },
{ (QWLAN_TXFIR_COEFF20_24_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x37 },
{ (QWLAN_TXFIR_COEFF20_25_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x30 },
{ (QWLAN_TXFIR_COEFF20_26_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0xF },
{ (QWLAN_TXFIR_COEFF20_27_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3F1 },
{ (QWLAN_TXFIR_COEFF20_28_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3E8 },
{ (QWLAN_TXFIR_COEFF20_29_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3F3 },
{ (QWLAN_TXFIR_TXB_COEFF0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x000},
{ (QWLAN_TXFIR_TXB_COEFF1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x000},
{ (QWLAN_TXFIR_TXB_COEFF2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x000},
{ (QWLAN_TXFIR_TXB_COEFF3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x004},
{ (QWLAN_TXFIR_TXB_COEFF4_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x004},
{ (QWLAN_TXFIR_TXB_COEFF5_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x000},
{ (QWLAN_TXFIR_TXB_COEFF6_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3FC},
{ (QWLAN_TXFIR_TXB_COEFF7_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3F8},
{ (QWLAN_TXFIR_TXB_COEFF8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3F8},
{ (QWLAN_TXFIR_TXB_COEFF9_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x000},
{ (QWLAN_TXFIR_TXB_COEFF10_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x018},
{ (QWLAN_TXFIR_TXB_COEFF11_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x03C},
{ (QWLAN_TXFIR_TXB_COEFF12_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x074},
{ (QWLAN_TXFIR_TXB_COEFF13_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0B4},
{ (QWLAN_TXFIR_TXB_COEFF14_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0EC},
{ (QWLAN_TXFIR_TXB_COEFF15_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x114},
{ (QWLAN_TXFIR_TXB_COEFF16_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x124},
{ (QWLAN_TXFIR_TXB_COEFF17_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x114},
{ (QWLAN_TXFIR_TXB_COEFF18_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0EC},
{ (QWLAN_TXFIR_TXB_COEFF19_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0B4},
{ (QWLAN_TXFIR_TXB_COEFF20_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x074},
{ (QWLAN_TXFIR_TXB_COEFF21_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x03C},
{ (QWLAN_TXFIR_TXB_COEFF22_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x018},
{ (QWLAN_TXFIR_TXB_COEFF23_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x000},
{ (QWLAN_TXFIR_TXB_COEFF24_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3F8},
{ (QWLAN_TXFIR_TXB_COEFF25_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3F8},
{ (QWLAN_TXFIR_TXB_COEFF26_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3FC},
{ (QWLAN_TXFIR_TXB_COEFF27_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x000},
{ (QWLAN_TXFIR_TXB_COEFF28_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x004},
{ (QWLAN_TXFIR_TXB_COEFF29_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x004},
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_RFAPB_MODE_SEL1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x200 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2D5A },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2CD9 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FD6 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2C58 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FCD },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2BD7 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDE },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2B56 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FD5 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2AD5 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FCC },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2A54 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDD },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x29D3 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FD4 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2952 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FCB },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x28D1 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDC },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2850 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FD3 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x27CF },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FE4 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x274E },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDB },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x26CD },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FD2 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x264C },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FE3 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x25CB },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDA },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x254A },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7F92 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x24C9 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FA3 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2448 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7F9A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x23C7 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7F52 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2346 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7F63 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x22C5 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7F5A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2244 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7F12 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x21C3 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7F23 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2142 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7F1A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x20C1 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7E12 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2040 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7E23 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1FBF },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7E1A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1F3E },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7D12 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1EBD },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7D23 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1E3C },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7D1A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1DBB },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7C12 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1D3A },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7C23 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1CB9 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7C1A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1C38 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7912 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1BB7 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7923 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1B36 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x791A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1AB5 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7812 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1A34 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7823 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x19B3 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x781A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1932 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7023 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x18B1 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x701A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1830 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x6823 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x17AF },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x681A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x172E },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x6123 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x16AD },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x611A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x162C },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x6012 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x15AB },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x6023 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x152A },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x601A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x14A9 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x5912 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1428 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x5923 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x13A7 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x591A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1326 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x5812 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x12A5 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x5823 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1224 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x581A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x11A3 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x5023 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1122 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x501A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x10A1 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x4823 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1020 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x481A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xF9F },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x4123 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xF1E },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x411A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xE9D },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x4012 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xE1C },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x4023 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xD9B },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x401A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xD1A },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3912 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xC99 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3923 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xC18 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x391A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xB97 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3812 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xB16 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3823 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xA95 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x381A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xA14 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3023 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x993 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x301A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x912 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2823 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x891 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x281A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x810 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2123 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x78F },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x211A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x70E },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2012 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x68D },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2023 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x60C },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x201A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x58B },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1812 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x50A },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1823 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x489 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x181A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x408 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1023 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x387 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x101A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x306 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x823 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x285 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x81A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x204 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x123 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x183 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x11A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x102 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x12 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x81 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x23 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x0 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1A },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x0 },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2DDB },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2E5C },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2EDD },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2F5E },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2FDF },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3060 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x30E1 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3162 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x31E3 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3264 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x32E5 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3366 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x33E7 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3468 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x34E9 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x356A },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x35EB },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x366C },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x36ED },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x376E },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x37EF },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3870 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x38F1 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3972 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x39F3 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3A74 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3AF5 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3B76 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3BF7 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3C78 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3CF9 },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3D7A },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3DFB },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3E7C },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3EFD },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3F7E },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3FFF },
{ (QWLAN_RFAPB_RX_GC_0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7FDF },
{ (QWLAN_RFAPB_RX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x0 },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_GAIN_LUT_PROGRAM_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 0) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 256) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 264) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 272) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 280) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 288) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 296) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 304) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 312) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 320) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 328) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 336) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 344) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 352) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 360) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 368) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 376) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 384) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 392) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 400) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 408) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 416) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 424) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 432) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 440) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 448) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 456) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 464) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 472) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 480) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 488) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 496) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 504) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_GAIN_LUT_PROGRAM_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 0) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 256) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 264) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 272) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 280) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 288) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 296) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 304) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 312) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 320) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 328) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 336) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 344) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 352) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 360) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 368) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 376) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 384) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 392) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 400) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 408) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 416) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 424) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 432) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 440) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 448) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 456) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 464) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 472) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 480) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 488) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 496) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ ((QWLAN_AGC_GAINLUTRAM_MREG + 504) | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_GAIN_LUT_PROGRAM_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_MAX_GAIN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x4f },
{ (QWLAN_AGC_INIT_GAIN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x4E },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
#ifdef PA_HIGH_BIAS
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xF},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9F9F},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xE},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9E96},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xD},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9E0D},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xC},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9D0D},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xB},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9CDE},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xA},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9C95},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9C15},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x8},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9C0C},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9BDD},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x6},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9B5D},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x5},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9ADD},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x4},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9B4B},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9A94},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9A8B},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9A9C},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x0},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9A93},
#else
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xF},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x5F56},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xE},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x5ECD},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xD},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x5D4D},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xC},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x5CDE},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xB},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x5C95},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0xA},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3CD5},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x9},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7D0C},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x8},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7CDD},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7C5D},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x6},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7BDD},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x5},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7B5D},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x4},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7ADD},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x3},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7B4B},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x2},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7B5C},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x1},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7B53},
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x0},
{ (QWLAN_RFAPB_PA_GC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1, 0x7AD3},
#endif
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_AGC_SIFS_TIME_A_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x50 },
{ (QWLAN_AGC_SIFS_TIME_B_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x50 },
{ (QWLAN_AGC_RSSI_OFFSET0_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x4A },
{ (QWLAN_AGC_RSSI_OFFSET1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x4A },
{ (QWLAN_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xA0 },
{ (QWLAN_RFIF_VSWR_OVERLOAD_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1 },
{ (QWLAN_AGC_TH_DCO_CAL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xA },
{ (QWLAN_MPI_COMMAND2_DELAY_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x26C },
{ (QWLAN_MPI_MPI_ENABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_TXCTL_FIR_MODE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x62 },
{ (QWLAN_TXCTL_RAMP_UP_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0 },
{ (QWLAN_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x10 },
{ (QWLAN_TXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RACTL_PTC_CHAN_FREQ_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x87E },
{ (QWLAN_RACTL_FSCALE_ANTSWITCH_CONTROL1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x640 },
{ (QWLAN_RBAPB_ANTENNA_DIVERSITY_MODE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RBAPB_LMS_AVERAGER_SHIFT_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x13 },
{ (QWLAN_PMI_WATCHDOG_TIMEOUT_11A_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x15 },
{ (QWLAN_AGC_N_ACTIVE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x2 },
{ (QWLAN_AGC_N_LISTEN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x12 },
{ (QWLAN_AGC_N_CAPTURE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x12 },
{ (QWLAN_AGC_N_MEASURE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x2 },
{ (QWLAN_AGC_CHANNEL_FREQ_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x96C },
{ (QWLAN_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xB8 },
{ (QWLAN_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x63 },
//{ (QWLAN_CAL_CLR_DCOFFSET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xA0 },
{ (QWLAN_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_AGC_TH_D0_A_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x78 },
{ (QWLAN_AGC_TH_D0_B_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x78 },
{ (QWLAN_AGC_TH_D0_B_TF_EST_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x50 },
{ (QWLAN_AGC_TH_SIGNAL_LOW_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x32 },
{ (QWLAN_AGC_TH_SIGNAL_HIGH_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0xB4 },
{ (QWLAN_AGC_TH_D0_SLR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x28 },
{ (QWLAN_AGC_TH_D0_SLRTFEST_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1E },
{ (QWLAN_AGC_TH_D0_SLRWAITB_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x32 },
{ (QWLAN_AGC_TH_MAXCORSLRB_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x6E },
{ (QWLAN_AGC_TH_MAXCORBSLR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x32 },
{ (QWLAN_AGC_RX_OVERRIDE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
{ (QWLAN_AGC_CONFIG_XBAR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
{ (QWLAN_RFIF_TR_SWITCH_CFG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0 },
{ (QWLAN_AGC_DIS_MODE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  PHY_RX_DISABLE_SLR },
{ (QWLAN_AGC_WATCHDOG_MASK_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_IDLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_GAIN_SETTLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_FIRCAL_DELAY_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_CORR_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_DCO_A_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_DCO_N_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_DCO_B_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_DCO_SLR_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_STS_MEAS_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_STS_SETTLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_A_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_RXA_HDR_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_RXA_DATA_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_CAP_A_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_TF_EST_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_TF_EST_SLR_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_B_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_SLR_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_RXB_HDR_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_RXB_DATA_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_CAP_B_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_SIFS_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_WATCHDOG_TIMEOUT_WAIT_EOP_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_CW_DETECT_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x10 },
{ (QWLAN_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x2 },
{ (QWLAN_RXACLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_D_TXRX_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x3F },
{ (QWLAN_TXFIR_TXCAL_MEM0_MREG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 4) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 12) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 20) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 28) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 36) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 44) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 52) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 60) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 68) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 76) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 84) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 92) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 100) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 108) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 116) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 124) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 132) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 140) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 148) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 156) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 164) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 172) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 180) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 188) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 196) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 204) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 212) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 220) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 228) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 236) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 244) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TXFIR_TXCAL_MEM0_MREG + 252) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ (QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 4) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 12) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 20) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 28) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 36) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 44) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 52) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 60) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 68) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 76) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 84) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 92) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 100) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 108) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 116) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 124) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 132) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 140) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 148) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 156) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 164) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 172) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 180) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 188) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 196) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 204) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 212) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 220) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 228) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 236) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 244) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_CAL_IQ_CORR_COEFF_MEM_MREG + 252) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ (QWLAN_TXFIR_CFG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0xC },
{ (QWLAN_CAL_LENGTH_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1f },
{ (QWLAN_CAL_IQ_CORR_MODE_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1 },
{ (QWLAN_TXCTL_RFIF_TR_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x7c },
{ (QWLAN_TXCTL_WATCHDOG_TX_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1, 0x4E20 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x1 },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_DA_BALUN_PA_CTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x7081 },
{ (QWLAN_RFAPB_PA_STG3_BIAS_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x9E30 },
{ (QWLAN_RFAPB_TX_GAIN_CONTROL_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_PA_STG1_2_BIAS_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x8FE },
{ (QWLAN_RFAPB_PA_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0 },
{ (QWLAN_RFAPB_MODE_SEL2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x5A7F },
{ (QWLAN_RFAPB_HDET_BIAS_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x4C98 },
{ (QWLAN_RFAPB_MODE_SEL3_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x13 },
{ (QWLAN_RFAPB_TEST_PATH_CTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x640 },
{ (QWLAN_RFAPB_HDET_CTL_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x1567 },
{ (QWLAN_RFAPB_HDET_DCOC_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_HKADC_CFG_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x90 },
//{ (QWLAN_RFAPB_VSWR_CTL1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x3ab1 },
{ (QWLAN_RFAPB_RX_DCOC_EN0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xFFFF },
{ (QWLAN_RFAPB_RX_DCOC_EN1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0xFFFF },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RXCLKCTRL_APB_BLOCK_CLK_EN_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x7B9 },
{ (QWLAN_CAL_DEBUG_OUTPUT_EN_MASK_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_AGC_AGC_RESET_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RXCLKCTRL_APB_BLOCK_DYN_CLKG_DISABLE_AGC_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x3 },
//just write the manual bank selection register second time and pll reset
{ (QWLAN_RFAPB_PLL_REG20_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x69 },
{ (QWLAN_RFAPB_PLL_REG8_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0xC4 },
{ (QWLAN_RFAPB_HDET_TEST_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x600 },
{ (QWLAN_RFAPB_PLL_PC_REG2_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0xC0FF },
{ (QWLAN_RFAPB_RX_IM2_VCM1_REG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED | HAL_REG_FW_EXTRA_FILLED), 1,  0x37 },
{ (QWLAN_RFAPB_MODE_SEL1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_RFAPB_RX_IM2_I_CFG0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  43 },
{ (QWLAN_RFAPB_RX_IM2_Q_CFG0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  50 },
{ (QWLAN_RFAPB_MODE_SEL1_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x100 },
{ (QWLAN_RFAPB_RX_IM2_I_CFG0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  17 },
{ (QWLAN_RFAPB_RX_IM2_Q_CFG0_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  56 },
{ (QWLAN_RFAPB_REV_ID_REG | HAL_REG_RSVD_BIT | HAL_REG_HOST_FILLED), 1,  0x0 },
{ (QWLAN_TPC_POWERDET0_RAM_MREG | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 4) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 8) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 12) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 16) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 20) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 24) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 28) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 32) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 36) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 40) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 44) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 48) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 52) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 56) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 60) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 64) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 68) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 72) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 76) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 80) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 84) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 88) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 92) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 96) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 100) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 104) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 108) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 112) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 116) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 120) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 124) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 128) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 132) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 136) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 140) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 144) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 148) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 152) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 156) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 160) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 164) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 168) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 172) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 176) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 180) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 184) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 188) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 192) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 196) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 200) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 204) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 208) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 212) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 216) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 220) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 224) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 228) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 232) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 236) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 240) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 244) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 248) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 252) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 256) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 260) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 264) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 268) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 272) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 276) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 280) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 284) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 288) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 292) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 296) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 300) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 304) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 308) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 312) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 316) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 320) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 324) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 328) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 332) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 336) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 340) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 344) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 348) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 352) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 356) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 360) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 364) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 368) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 372) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 376) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 380) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 384) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 388) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 392) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 396) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 400) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 404) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 408) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 412) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 416) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 420) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 424) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 428) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 432) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 436) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 440) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 444) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 448) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 452) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 456) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 460) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 464) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 468) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 472) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 476) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 480) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 484) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 488) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 492) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 496) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 500) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x0L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 504) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x1C9L },
{ ((QWLAN_TPC_POWERDET0_RAM_MREG + 508) | HAL_REG_RSVD_BIT | HAL_REG_FW_FILLED), 1,  0x404L },
#endif
};


/*
 * DESCRIPTION:
 *      Function to initialize the register backup list addresses
 *
 * PARAMETERS:
 *      hHal:   Pointer to the global adapter context
 *      arg:    void pointer
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_Open(tHalHandle hHal, void* arg)
{
    tpAniSirGlobal  pMac = (tpAniSirGlobal) hHal;

    // Init the write register function pointer
    pMac->hal.funcWriteReg = halRegBckup_NormalWriteRegister;

    return eHAL_STATUS_SUCCESS;
}


/*
 * DESCRIPTION:
 *      Function to start backing up the registers, starts backing up with
 *      Power Amp (PA) registers and RF registers
 *
 * PARAMETERS:
 *      hHal:   Pointer to the global adapter context
 *      arg:    void pointer
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_Start(tHalHandle hHal, void* arg)
{
    eHalStatus status = eHAL_STATUS_FAILURE;
    tpAniSirGlobal pMac = (tpAniSirGlobal)hHal;
    tHalRegBckup *pRegBckup = &pMac->hal.RegBckupParam;
    tANI_U32 memAddr = 0;

    // Get the address for register reconfig from the memory map
    memAddr = pMac->hal.memMap.aduRegRecfgTbl_offset;

    pRegBckup->regListStartAddr = memAddr;
    pRegBckup->regListCurrAddr = memAddr;
    pRegBckup->regListSize = 0;
    pRegBckup->indirectRegListStartAddr = memAddr;

    // Init the write register function pointer
    pMac->hal.funcWriteReg = halRegBckup_NormalWriteRegister;

    /** Zero out the ADU Register Reconfiguration table memory */
    if (halZeroDeviceMemory(pMac,
            pMac->hal.memMap.aduRegRecfgTbl_offset,
            pMac->hal.memMap.aduRegRecfgTbl_size) != eHAL_STATUS_SUCCESS) {
        return eHAL_STATUS_FAILURE;
    }

    // ****** Imps Register list ******
    // IMPS register list starts with the Power AMP registers
    pRegBckup->regListImpsStartAddr = memAddr;
    status = halRegBckup_PARegisters(pMac, &memAddr);
    if(status != eHAL_STATUS_SUCCESS) {
        return status;
    }

    // ****** Bmps Register list ******
    // BMPS register list starts with the RF registers and then the
    // MAC/PHY registers
    pRegBckup->regListBmpsStartAddr = memAddr;
    status = halRegBckup_RFRegisters(pMac, &memAddr);
    if(status != eHAL_STATUS_SUCCESS) {
        return status;
    }

    // ****** Uapsd Register list ******
    pRegBckup->regListUapsdStartAddr = memAddr;
    status = halRegBckup_PreBBRegisters(pMac, &memAddr);
    if(status != eHAL_STATUS_SUCCESS) {
        return status;
    }

    // Update the current address
    pRegBckup->regListCurrAddr = memAddr;

    return status;
}


/* DESCRIPTION:
 *      Routine to write register list which contains
 *      register addresses in sequence
 *
 * PARAMETERS:
 *      pMac:       Pointer to the global adapter context
 *      pRegList:   Pointer to the register list to be written
 *      regCount:   Number of registers
 *      pAddr:    Starting address in the ADU memory from where the
 *                  register/value tuple will be written
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_WriteRegList(tpAniSirGlobal pMac,
        tRegisterEntry *pRegList, tANI_U16 regCount, tANI_U32 *pAddr)
{
    tANI_U8 *pReg = NULL;
    tANI_U32 regListSize;
    tANI_U32 startAddr = *pAddr;

    pReg = (tANI_U8*)pRegList;
    regListSize = (sizeof(tANI_U32) * regCount * 2);

    // Write the list into the device memory
    halWriteDeviceMemory(pMac, startAddr, pReg,
            regListSize);
    // Get the end address of the list
    startAddr += regListSize;

    // Update the start address pointer pointing to the
    // register re-init table
    *pAddr = startAddr;

    return eHAL_STATUS_SUCCESS;
}


/* DESCRIPTION:
 *      Routine to write special register list which contains
 *      register addresses in sequence
 *
 * PARAMETERS:
 *      pMac:       Pointer to the global adapter context
 *      pRegList:   Pointer to the register list to be written
 *      size:       Size of the register list
 *      pAddr:      Starting address in the ADU memory from where the
 *                  register/value tuple will be written
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_WriteSpecialRegisters(tpAniSirGlobal pMac,
        tSpecialRegEntry *pRegList, tANI_U16 size, tANI_U32 *pAddr)
{
    tANI_U32 i, j, addressVal = 0;
    tANI_U32 startAddr = *pAddr;
    tANI_U32 *pMemAddr = (tANI_U32*)startAddr;

    for(i=0; i<size; i++) {
        for(j=0; j<pRegList[i].inSeqNum; j++) {
            //Write the address
            addressVal = pRegList[i].address + (j*sizeof(tANI_U32));

            if ((addressVal & HAL_REG_REINIT_WAIT_CMD) ==
                 HAL_REG_REINIT_WAIT_CMD) {
                addressVal = (HAL_REG_REINIT_WAIT_CMD |
                              (pRegList[i].value & HAL_REG_REINIT_WAIT_CYCLE_MASK));

                halWriteDeviceMemory(pMac,
                    (tANI_U32)pMemAddr++,
                    (tANI_U8*)&addressVal,
                    sizeof(tANI_U32));

                continue;
            }

            halWriteDeviceMemory(pMac,
                    (tANI_U32)pMemAddr++,
                    (tANI_U8*)&addressVal,
                    sizeof(tANI_U32));

            // Write the value
            halWriteDeviceMemory(pMac,
                    (tANI_U32)pMemAddr++,
                    (tANI_U8*)&pRegList[i].value,
                    sizeof(tANI_U32));
        }
    }

    // Update the start address pointer pointing to
    // the register re-init table
    *pAddr = (tANI_U32)pMemAddr;

    return eHAL_STATUS_SUCCESS;
}


/* DESCRIPTION:
 *      Routine to write the wait command into the memory
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      pAddr:  Starting address in the ADU memory from where the
 *              register/value tuple will be written
 *      cycles: Number of CPU cycles to be wait
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_WriteWaitCmd(tpAniSirGlobal pMac, tANI_U32 *pAddr,
        tANI_U32 cycles)
{
    tANI_U32 value = 0;
    tANI_U32 startAddr = *pAddr;
    tANI_U32 *pMemAddr = (tANI_U32*)startAddr;

    // Form the wait command
    value = HAL_REG_REINIT_WAIT_CMD | (cycles & HAL_REG_REINIT_WAIT_CYCLE_MASK);

    // Write the wait command into the device memory
    halWriteDeviceMemory(pMac,
            (tANI_U32)pMemAddr++,
            (tANI_U8*)&value,
            sizeof(tANI_U32));

    // Update the start address pointer pointing to the
    // register re-init table
    *pAddr = (tANI_U32)pMemAddr;

    return eHAL_STATUS_SUCCESS;
}

/* DESCRIPTION:
 *      Routine to write the magic value into the memory
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      memAddr:Starting address in the ADU memory from where the
 *              register/value tuple will be written
 *      cycles: Number of CPU cycles to be wait
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_WriteTableEndCmd(tpAniSirGlobal pMac, tANI_U32 memAddr)
{
    tANI_U32 value = 0;

    value = HAL_REG_REINIT_TABLE_END_CMD;

    // Write the wait command into the device memory
    halWriteDeviceMemory(pMac, memAddr,
            (tANI_U8*)&value,
            sizeof(tANI_U32));

    return eHAL_STATUS_SUCCESS;
}

/*
 * DESCRIPTION:
 *      Function to perform normal register write operation
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      regAddr: Address of the register
 *      regValue: Value to be written into the register
 *      pRecordAddr: Pointer to the location where these Reg addr& value has to saved
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
static eHalStatus halRegBckup_NormalWriteRegister(tHalHandle hHal,
        tANI_U32 regAddr, tANI_U32 regValue)
{
    tpAniSirGlobal pMac = (tpAniSirGlobal)hHal;
    //Write into the HW register
    return palWriteRegister(pMac->hHdd, regAddr, regValue);
}

/*
 * DESCRIPTION:
 *      Function to record the register address and the value
 *      into ADU memory.
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      regAddr: Address of the register
 *      regValue: Value to be written into the register
 *      pRecordAddr: Pointer to the location where these Reg addr& value has to saved
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
static eHalStatus halRegBckup_RecordWriteRegister(tHalHandle hHal,
        tANI_U32 regAddr, tANI_U32 regValue)
{
    tpAniSirGlobal pMac = (tpAniSirGlobal)hHal;
    tANI_U32 mode = 0, regAddress = 0;
    tANI_U32 currAddr = 0;
    tANI_U32* pRecordAddr = NULL;

    // Get the current address for the ADU register list
    mode = pMac->hal.RegBckupParam.mode;
    currAddr = pMac->hal.RegBckupParam.regListCurrAddr;
    pRecordAddr = (tANI_U32*)currAddr;

    regAddress = regAddr | mode;
    // Record the register address
    halWriteDeviceMemory(pMac, (tANI_U32)pRecordAddr++,
                (tANI_U8*)&regAddress, sizeof(tANI_U32));

    // Record the register value
    halWriteDeviceMemory(pMac, (tANI_U32)pRecordAddr++,
                (tANI_U8*)&regValue, sizeof(tANI_U32));

    // Update the current address in the ADU register list
    pMac->hal.RegBckupParam.regListCurrAddr = (tANI_U32)pRecordAddr;

    //Write into the HW register
    palWriteRegister(pMac->hHdd, regAddr, regValue);

    return eHAL_STATUS_SUCCESS;
}

/*
 * DESCRIPTION:
 *      API Function to start recording the write operations. It simply changes the
 *      function pointer to the register write function that keeps recording
 *      the register address and the register value
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *
 * RETURN:
 *      void
 */
void halRegBckup_StartRecord(tpAniSirGlobal pMac, tANI_U32 mode)
{
    pMac->hal.RegBckupParam.mode = mode;
    pMac->hal.funcWriteReg = halRegBckup_RecordWriteRegister;
}

/*
 * DESCRIPTION:
 *      API Function to stop recording the write operations. It simply changes the
 *      function pointer to the normal write function
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *
 * RETURN:
 *      void
 */
void halRegBckup_StopRecord(tpAniSirGlobal pMac)
{
    pMac->hal.funcWriteReg = halRegBckup_NormalWriteRegister;
}

/*
 * DESCRIPTION:
 *      Routine to write PA register list
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      pAddr:  Starting address in the ADU memory from where the
 *              register/value tuple will be written
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_PARegisters(tpAniSirGlobal pMac, tANI_U32 *pAddr)
{
    eHalStatus status = eHAL_STATUS_SUCCESS;
#if 0 // Enable this code once the PA registers are finalized
    tRegisterEntry *pRegList = NULL;
    tANI_U16 regCount;

    pRegList = PARegList;
    regCount = sizeof(PARegList)/sizeof(tRegisterEntry);

    // Write the PA Register list
    status = halRegBckup_WriteRegList(pMac, pRegList, regCount, pAddr);
    if(status != eHAL_STATUS_SUCCESS) {
            return status;
    }
#endif

    return status;
}

/*
 * DESCRIPTION:
 *      Routine to write RF register list
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      pAddr:  Starting address in the ADU memory from where the
 *              register/value tuple will be written
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_RFRegisters(tpAniSirGlobal pMac, tANI_U32 *pAddr)
{
    eHalStatus status = eHAL_STATUS_SUCCESS;
#if 0 // Enable this code once the RF registers are finalized
    tRegisterEntry *pRegList = NULL;
    tANI_U16 regCount;

    pRegList = RFRegList;
    regCount = sizeof(RFRegList)/sizeof(tRegisterEntry);

    // Write the RF Register list
    status = halRegBckup_WriteRegList(pMac, pRegList, regCount, pAddr);
    if(status != eHAL_STATUS_SUCCESS) {
            return status;
    }
#endif

    return status;
}

/*
 * DESCRIPTION:
 *      Routine to write BB register list
 *
 * PARAMETERS:
 *      pMac:   Pointer to the global adapter context
 *      pAddr:  Starting address in the ADU memory from where the
 *              register/value tuple will be written
 *
 * RETURN:
 *      eHAL_STATUS_SUCCESS
 *      eHAL_STATUS_FAILURE
 */
eHalStatus halRegBckup_BBRegisters(tpAniSirGlobal pMac, tANI_U32 *pAddr)
{
    eHalStatus status = eHAL_STATUS_FAILURE;
    tHalRegBckup *pRegBckup = &pMac->hal.RegBckupParam;
    tRegisterEntry *pRegList = NULL;
    tSpecialRegEntry *pSpecRegList = NULL;
    tANI_U16 regCount;

    pRegList = BBRegList;
    regCount = sizeof(BBRegList)/sizeof(tRegisterEntry);

    // Write the Baseband Register list
    status = halRegBckup_WriteRegList(pMac, pRegList, regCount, pAddr);
    if(status != eHAL_STATUS_SUCCESS) {
        return status;
    }

    if(pMac->hphy.rf.revId < QWLAN_RFAPB_REV_ID_CHIP_ID_EREV_2_0_0)
    {
        pSpecRegList = PhyRegList_Libra_1_0;
        regCount = sizeof(PhyRegList_Libra_1_0)/sizeof(tSpecialRegEntry);
    }
    else
    {
        pSpecRegList = PhyRegList;
        regCount = sizeof(PhyRegList)/sizeof(tSpecialRegEntry);
    }

    // Write the PHY special Register list
    status = halRegBckup_WriteSpecialRegisters(pMac, pSpecRegList,
            regCount, pAddr);
    if(status != eHAL_STATUS_SUCCESS) {
            return status;
    }

    pRegBckup->regListTPCGainLutStartAddr = *pAddr;

    //account for TPC gain lut registers. These are updated in fw before power collapse
    *pAddr = *pAddr + TPC_GAIN_LUT_ADU_REINIT_SIZE;

    return status;
}

eHalStatus halRegBckup_PreBBRegisters(tpAniSirGlobal pMac, tANI_U32 *pAddr)
{
    eHalStatus status = eHAL_STATUS_FAILURE;
    tRegisterEntry *pRegList = NULL;
    tANI_U16 regCount;

    pRegList = PreBBRegList;
    regCount = sizeof(PreBBRegList)/sizeof(tRegisterEntry);

    // Write the Baseband Register list
    status = halRegBckup_WriteRegList(pMac, pRegList, regCount, pAddr);
    if(status != eHAL_STATUS_SUCCESS) {
        return status;
    }

    return status;
}

eHalStatus halRegBckup_VolatileRegisters(tpAniSirGlobal pMac, tANI_U32 *pAddr)
{
    eHalStatus status = eHAL_STATUS_FAILURE;
    tRegisterEntry *pRegList = NULL;
    tANI_U16 regCount;

    pRegList = volatileRegList;
    regCount = sizeof(volatileRegList)/sizeof(tRegisterEntry);

    // Write the Baseband Register list
    status = halRegBckup_WriteRegList(pMac, pRegList, regCount, pAddr);
    if(status != eHAL_STATUS_SUCCESS) {
        return status;
    }

    return status;
}


eHalStatus halRegBckup_InsertOverrideRegList(tpAniSirGlobal pMac, tANI_U32 *pAddr)
{
    eHalStatus status = eHAL_STATUS_FAILURE;
    tHalRegBckup *pRegBckup = &pMac->hal.RegBckupParam;
    tRegisterEntry *pRegList = NULL;
    tANI_U16 regCount;

    pRegList = dummyRegList;
    regCount = sizeof(dummyRegList)/sizeof(tRegisterEntry);

    pRegBckup->overrideRegListStartAddr = *pAddr;

    // Write the Baseband Register list
    status = halRegBckup_WriteRegList(pMac, pRegList, regCount, pAddr);
    if(status != eHAL_STATUS_SUCCESS) {
        return status;
    }

    return status;
}



/* Function to insert a register entry in the ADU reinit table in device
 * memory */
eHalStatus halRegBckup_InsertRegEntry(tpAniSirGlobal pMac, tANI_U32 index,
        tANI_U32 regAddr, tANI_U32 regValue, tANI_U32 hostFilled)
{
    tANI_U8 psState;
    tANI_U32 memAddr;

    HALLOGE(halLog(pMac, LOGE, FL("Inserting (Reg/Val) (0x%08x, 0x%08x) in ADU mem @ (indx=%d, start addr=0x%08x)"),
        regAddr, regValue, index, pMac->hal.RegBckupParam.overrideRegListStartAddr));

    // Index should not be greater than the dummy register list size
    if(index < (sizeof(dummyRegList)/sizeof(tRegisterEntry))) {

        // If register address is zero, reinitialize the values in that index
        // to carry dummy wait commands of 1 clock cycle
        if (regAddr) {
            if (hostFilled) {
                regAddr |= HAL_REG_HOST_FILLED;
            }
            dummyRegList[index].address = regAddr;
            dummyRegList[index].value   = regValue;
        } else {
            dummyRegList[index].address = HAL_REG_REINIT_WAIT_CMD|0x1;
            dummyRegList[index].value   = HAL_REG_REINIT_WAIT_CMD|0x1;
        }
    } else {
        HALLOGE(halLog(pMac, LOGE, FL("Index %d > Max %d"), index, (sizeof(dummyRegList)/sizeof(tRegisterEntry))));
        return eHAL_STATUS_FAILURE;
    }

    // If already in powersave write into the ADU reg-backup in device memory
    psState = halPS_GetState(pMac);
    if(psState != HAL_PWR_SAVE_ACTIVE_STATE) {
        memAddr = (pMac->hal.RegBckupParam.overrideRegListStartAddr);
        // Increment the address to point to the index
        memAddr += (index*(sizeof(tRegisterEntry)));

        HALLOGE(halLog(pMac, LOGE, FL("In PS, inserting (Reg/Val) (0x%08x, 0x%08x) in ADU mem @ 0x%08x (indx=%d, start addr=0x%08x)"),
            regAddr, regValue, memAddr, index, pMac->hal.RegBckupParam.overrideRegListStartAddr));

        // Write into the device memory
        halRegBckup_WriteRegList(pMac, &dummyRegList[index], 1, &memAddr);

        if(!hostFilled) {
            Qwlanfw_SysCfgType *pFwConfig = (Qwlanfw_SysCfgType *)pMac->hal.FwParam.pFwConfig;
            tANI_U32 offset = (tANI_U32)&((Qwlanfw_SysCfgType *)0)->uRegWriteCount;

            // Increment the register write count in the FW system config
            // so that FW backups all the register
            pFwConfig->uRegWriteCount++;

            // Update the sytem config
            halFW_UpdateSystemConfig(pMac,
                    pMac->hal.FwParam.fwSysConfigAddr + offset,
                    (tANI_U8*)&pFwConfig->uRegWriteCount, sizeof(tANI_U32));
        }

    }

    return eHAL_STATUS_SUCCESS;
}


#if 0
eHalStatus halRegBckup_DxeRegisters(tpAniSirGlobal pMac, tANI_U32 *pAddr)
{
    eHalStatus status = eHAL_STATUS_FAILURE;
    tRegisterEntry *pRegList = NULL;
    tSpecialRegEntry *pSpecRegList = NULL;
    tANI_U16 regCount;

    pRegList = DxeRegList;
    regCount = sizeof(DxeRegList)/sizeof(tRegisterEntry);

    // Write the Baseband Register list
    status = halRegBckup_WriteRegList(pMac, pRegList, regCount, pAddr);
    if(status != eHAL_STATUS_SUCCESS) {
        return status;
    }

    return status;
}
#endif
