Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/Spring 2016/CA/project1/00000000/project1/test_project1_isim_beh.exe -prj E:/Spring 2016/CA/project1/00000000/project1/test_project1_beh.prj work.test_project1 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Spring 2016/CA/project1/00000000/project1/sorting_part.v" into library work
Analyzing Verilog file "E:/Spring 2016/CA/project1/00000000/project1/output_part.v" into library work
Analyzing Verilog file "E:/Spring 2016/CA/project1/00000000/project1/input_part.v" into library work
Analyzing Verilog file "E:/Spring 2016/CA/project1/00000000/project1/project1.v" into library work
Analyzing Verilog file "E:/Spring 2016/CA/project1/00000000/project1/test_project1.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module input_part
Compiling module sorting_part
Compiling module output_part
Compiling module project1
Compiling module test_project1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable E:/Spring 2016/CA/project1/00000000/project1/test_project1_isim_beh.exe
Fuse Memory Usage: 28188 KB
Fuse CPU Usage: 546 ms
