A full systemverilog testbench for SPI communication protocol

Contains the following items : 

- SPI Master
- SPI Slave
- SPI Master x Slave (Configuration for testbench) 
