module i2s_top(
    input clk,
    input rst_n,
    output [23:0] ldata,
    output [23:0] rdata,
    output ready,

    output mic_sck,
    output mic_ws,
    input mic_sd
);

    parameter div_clk = 27000;
    parameter div_ws = div_clk * 64;

    reg [15:0] sck_cnt;
    reg [21:0] ws_cnt;

    assign mic_sck = (sck_cnt > div_clk/2-1) ? 1'b1 : 1'b0;
    assign mic_ws = (ws_cnt > div_ws/2-1) ? 1'b1 : 1'b0;

    always @(posedge clk or negedge rst_n) begin
        if(~rst_n) begin
            sck_cnt <= 0;
        end
        else begin
            if(sck_cnt == div_clk-1) begin
                sck_cnt <= ;
            end
            else begin
                sck_cnt <= sck_cnt + 1;
            end
        end
    end

    always @(negedge clk or negedge rst_n) begin
        if(~rst_n) begin
            ws_cnt <= 0;
        end
        else begin
            if(ws_cnt == div_ws-1) begin
                ws_cnt <= ;
            end
            else begin
                ws_cnt <= ws_cnt + 1;
            end
        end
    end


endmodule