#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x7fffb8eb1190 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fffb8effce0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x7fffb8f2f6f0_0 .var "Add", 0 0;
v0x7fffb8f2f7b0_0 .var "And", 0 0;
v0x7fffb8f2f850_0 .var "Arithmetic", 0 0;
v0x7fffb8f2f8f0_0 .var "Boolean", 0 0;
v0x7fffb8f2f990_0 .var "Div", 0 0;
v0x7fffb8f2fa30_0 .var "Mul", 0 0;
v0x7fffb8f2fb00_0 .var "Or", 0 0;
v0x7fffb8f2fbd0_0 .var "Sl", 0 0;
v0x7fffb8f2fca0_0 .var "Sr", 0 0;
v0x7fffb8f2fd70_0 .var "Sub", 0 0;
v0x7fffb8f2fe40_0 .var "Unsigned", 0 0;
v0x7fffb8f2ff10_0 .var "WriteHi", 0 0;
v0x7fffb8f2ffe0_0 .var "WriteLo", 0 0;
v0x7fffb8f300b0_0 .var "Xor", 0 0;
v0x7fffb8f30180_0 .net "alu_out", 31 0, v0x7fffb8f2e850_0;  1 drivers
v0x7fffb8f30250_0 .var "clk", 0 0;
v0x7fffb8f30320_0 .net "eq", 0 0, v0x7fffb8f2e9f0_0;  1 drivers
v0x7fffb8f303f0_0 .net "hi", 31 0, v0x7fffb8f2eab0_0;  1 drivers
v0x7fffb8f304c0_0 .net "lo", 31 0, v0x7fffb8f2eb90_0;  1 drivers
v0x7fffb8f30590_0 .net "n", 0 0, v0x7fffb8f2ed50_0;  1 drivers
v0x7fffb8f30660_0 .var "op1", 31 0;
v0x7fffb8f30730_0 .var "op2", 31 0;
v0x7fffb8f30800_0 .var "temp", 63 0;
v0x7fffb8f308a0_0 .net "z", 0 0, v0x7fffb8f2f350_0;  1 drivers
E_0x7fffb8ee4c60 .event negedge, v0x7fffb8f2e930_0;
S_0x7fffb8ef8f60 .scope module, "dut" "alu" 3 20, 4 1 0, S_0x7fffb8effce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /INPUT 1 "Add";
    .port_info 4 /INPUT 1 "Sub";
    .port_info 5 /INPUT 1 "Mul";
    .port_info 6 /INPUT 1 "Div";
    .port_info 7 /INPUT 1 "Unsigned";
    .port_info 8 /INPUT 1 "WriteHi";
    .port_info 9 /INPUT 1 "WriteLo";
    .port_info 10 /INPUT 1 "Or";
    .port_info 11 /INPUT 1 "And";
    .port_info 12 /INPUT 1 "Xor";
    .port_info 13 /INPUT 1 "Sl";
    .port_info 14 /INPUT 1 "Sr";
    .port_info 15 /INPUT 1 "Arithmetic";
    .port_info 16 /INPUT 1 "Boolean";
    .port_info 17 /OUTPUT 32 "alu_out";
    .port_info 18 /OUTPUT 1 "n";
    .port_info 19 /OUTPUT 1 "z";
    .port_info 20 /OUTPUT 1 "eq";
    .port_info 21 /OUTPUT 32 "hi";
    .port_info 22 /OUTPUT 32 "lo";
L_0x7fffb8f0cf00 .functor BUFZ 32, v0x7fffb8f30660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffb8f0d570 .functor BUFZ 32, v0x7fffb8f30730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffb8f0d020_0 .net "Add", 0 0, v0x7fffb8f2f6f0_0;  1 drivers
v0x7fffb8f0d690_0 .net "And", 0 0, v0x7fffb8f2f7b0_0;  1 drivers
v0x7fffb8f0e420_0 .net "Arithmetic", 0 0, v0x7fffb8f2f850_0;  1 drivers
v0x7fffb8f0e990_0 .net "Boolean", 0 0, v0x7fffb8f2f8f0_0;  1 drivers
v0x7fffb8f0fa00_0 .net "Div", 0 0, v0x7fffb8f2f990_0;  1 drivers
v0x7fffb8f10170_0 .net "Mul", 0 0, v0x7fffb8f2fa30_0;  1 drivers
v0x7fffb8f11550_0 .net "Or", 0 0, v0x7fffb8f2fb00_0;  1 drivers
v0x7fffb8f2dc10_0 .net "Sl", 0 0, v0x7fffb8f2fbd0_0;  1 drivers
v0x7fffb8f2dcd0_0 .net "Sr", 0 0, v0x7fffb8f2fca0_0;  1 drivers
v0x7fffb8f2dd90_0 .net "Sub", 0 0, v0x7fffb8f2fd70_0;  1 drivers
v0x7fffb8f2de50_0 .net "Unsigned", 0 0, v0x7fffb8f2fe40_0;  1 drivers
v0x7fffb8f2df10_0 .net "WriteHi", 0 0, v0x7fffb8f2ff10_0;  1 drivers
v0x7fffb8f2dfd0_0 .net "WriteLo", 0 0, v0x7fffb8f2ffe0_0;  1 drivers
v0x7fffb8f2e090_0 .net "Xor", 0 0, v0x7fffb8f300b0_0;  1 drivers
L_0x7fcbd7860018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffb8f2e150_0 .net *"_ivl_11", 0 0, L_0x7fcbd7860018;  1 drivers
v0x7fffb8f2e230_0 .net *"_ivl_13", 30 0, L_0x7fffb8f30c80;  1 drivers
v0x7fffb8f2e310_0 .net *"_ivl_14", 31 0, L_0x7fffb8f30d50;  1 drivers
L_0x7fcbd7860060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffb8f2e3f0_0 .net *"_ivl_17", 0 0, L_0x7fcbd7860060;  1 drivers
v0x7fffb8f2e4d0_0 .net/s *"_ivl_20", 63 0, L_0x7fffb8f30ff0;  1 drivers
v0x7fffb8f2e5b0_0 .net/s *"_ivl_22", 63 0, L_0x7fffb8f310e0;  1 drivers
v0x7fffb8f2e690_0 .net *"_ivl_7", 30 0, L_0x7fffb8f30a90;  1 drivers
v0x7fffb8f2e770_0 .net *"_ivl_8", 31 0, L_0x7fffb8f30b60;  1 drivers
v0x7fffb8f2e850_0 .var "alu_out", 31 0;
v0x7fffb8f2e930_0 .net "clk", 0 0, v0x7fffb8f30250_0;  1 drivers
v0x7fffb8f2e9f0_0 .var "eq", 0 0;
v0x7fffb8f2eab0_0 .var "hi", 31 0;
v0x7fffb8f2eb90_0 .var "lo", 31 0;
v0x7fffb8f2ec70_0 .net "multiplied", 63 0, L_0x7fffb8f31220;  1 drivers
v0x7fffb8f2ed50_0 .var "n", 0 0;
v0x7fffb8f2ee10_0 .net "op1", 31 0, v0x7fffb8f30660_0;  1 drivers
v0x7fffb8f2eef0_0 .net/s "op1_s", 31 0, L_0x7fffb8f0cf00;  1 drivers
v0x7fffb8f2efd0_0 .net "op2", 31 0, v0x7fffb8f30730_0;  1 drivers
v0x7fffb8f2f0b0_0 .net/s "op2_s", 31 0, L_0x7fffb8f0d570;  1 drivers
v0x7fffb8f2f190_0 .net "subtractedSigned", 31 0, L_0x7fffb8f30e70;  1 drivers
v0x7fffb8f2f270_0 .net "subtractedUnsigned", 31 0, L_0x7fffb8f309f0;  1 drivers
v0x7fffb8f2f350_0 .var "z", 0 0;
E_0x7fffb8ee4ac0 .event posedge, v0x7fffb8f2e930_0;
E_0x7fffb8ee3570/0 .event anyedge, v0x7fffb8f0e990_0, v0x7fffb8f2de50_0, v0x7fffb8f2ee10_0, v0x7fffb8f2efd0_0;
E_0x7fffb8ee3570/1 .event anyedge, v0x7fffb8f2f270_0, v0x7fffb8f2f190_0;
E_0x7fffb8ee3570 .event/or E_0x7fffb8ee3570/0, E_0x7fffb8ee3570/1;
E_0x7fffb8ea75a0/0 .event anyedge, v0x7fffb8f0d020_0, v0x7fffb8f2ee10_0, v0x7fffb8f2efd0_0, v0x7fffb8f2dd90_0;
E_0x7fffb8ea75a0/1 .event anyedge, v0x7fffb8f11550_0, v0x7fffb8f0d690_0, v0x7fffb8f2e090_0, v0x7fffb8f2dc10_0;
E_0x7fffb8ea75a0/2 .event anyedge, v0x7fffb8f2dcd0_0, v0x7fffb8f0e420_0, v0x7fffb8f2eef0_0, v0x7fffb8f2f0b0_0;
E_0x7fffb8ea75a0 .event/or E_0x7fffb8ea75a0/0, E_0x7fffb8ea75a0/1, E_0x7fffb8ea75a0/2;
L_0x7fffb8f309f0 .arith/sub 32, v0x7fffb8f30660_0, v0x7fffb8f30730_0;
L_0x7fffb8f30a90 .part v0x7fffb8f30660_0, 0, 31;
L_0x7fffb8f30b60 .concat [ 31 1 0 0], L_0x7fffb8f30a90, L_0x7fcbd7860018;
L_0x7fffb8f30c80 .part v0x7fffb8f30730_0, 0, 31;
L_0x7fffb8f30d50 .concat [ 31 1 0 0], L_0x7fffb8f30c80, L_0x7fcbd7860060;
L_0x7fffb8f30e70 .arith/sub 32, L_0x7fffb8f30b60, L_0x7fffb8f30d50;
L_0x7fffb8f30ff0 .extend/s 64, L_0x7fffb8f0cf00;
L_0x7fffb8f310e0 .extend/s 64, L_0x7fffb8f0d570;
L_0x7fffb8f31220 .arith/mult 64, L_0x7fffb8f30ff0, L_0x7fffb8f310e0;
    .scope S_0x7fffb8ef8f60;
T_0 ;
Ewait_0 .event/or E_0x7fffb8ea75a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fffb8f0d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fffb8f2ee10_0;
    %load/vec4 v0x7fffb8f2efd0_0;
    %add;
    %store/vec4 v0x7fffb8f2e850_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fffb8f2dd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fffb8f2ee10_0;
    %load/vec4 v0x7fffb8f2efd0_0;
    %sub;
    %store/vec4 v0x7fffb8f2e850_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffb8f11550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fffb8f2ee10_0;
    %load/vec4 v0x7fffb8f2efd0_0;
    %or;
    %store/vec4 v0x7fffb8f2e850_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffb8f0d690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x7fffb8f2ee10_0;
    %load/vec4 v0x7fffb8f2efd0_0;
    %and;
    %store/vec4 v0x7fffb8f2e850_0, 0, 32;
T_0.6 ;
    %load/vec4 v0x7fffb8f2e090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x7fffb8f2ee10_0;
    %load/vec4 v0x7fffb8f2efd0_0;
    %xor;
    %store/vec4 v0x7fffb8f2e850_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x7fffb8f2dc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x7fffb8f2ee10_0;
    %ix/getv 4, v0x7fffb8f2efd0_0;
    %shiftl 4;
    %store/vec4 v0x7fffb8f2e850_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x7fffb8f2dcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x7fffb8f0e420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x7fffb8f2eef0_0;
    %load/vec4 v0x7fffb8f2f0b0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fffb8f2e850_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x7fffb8f2ee10_0;
    %ix/getv 4, v0x7fffb8f2efd0_0;
    %shiftr 4;
    %store/vec4 v0x7fffb8f2e850_0, 0, 32;
T_0.15 ;
T_0.12 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffb8ef8f60;
T_1 ;
    %wait E_0x7fffb8ee3570;
    %load/vec4 v0x7fffb8f0e990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffb8f2de50_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffb8f2ee10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fffb8f2efd0_0;
    %parti/s 1, 31, 6;
    %and;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.2, 9;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x7fffb8f2f270_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffb8f2e850_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x7fffb8f2f190_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffb8f2e850_0, 0, 32;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffb8ef8f60;
T_2 ;
    %wait E_0x7fffb8ee4ac0;
    %load/vec4 v0x7fffb8f10170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fffb8f2ec70_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fffb8f2eab0_0, 0;
    %load/vec4 v0x7fffb8f2ec70_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fffb8f2eb90_0, 0;
T_2.0 ;
    %load/vec4 v0x7fffb8f2df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fffb8f2ee10_0;
    %assign/vec4 v0x7fffb8f2eab0_0, 0;
T_2.2 ;
    %load/vec4 v0x7fffb8f2dfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7fffb8f2ee10_0;
    %assign/vec4 v0x7fffb8f2eb90_0, 0;
T_2.4 ;
    %load/vec4 v0x7fffb8f2ee10_0;
    %load/vec4 v0x7fffb8f2efd0_0;
    %cmp/e;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb8f2e9f0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8f2e9f0_0, 0;
T_2.7 ;
    %load/vec4 v0x7fffb8f2ee10_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb8f2ed50_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8f2ed50_0, 0;
T_2.9 ;
    %load/vec4 v0x7fffb8f2ee10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb8f2f350_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8f2f350_0, 0;
T_2.11 ;
    %load/vec4 v0x7fffb8f0fa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v0x7fffb8f2efd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0x7fffb8f2eb90_0, 0;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0x7fffb8f2eab0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x7fffb8f2de50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v0x7fffb8f2ee10_0;
    %load/vec4 v0x7fffb8f2efd0_0;
    %div;
    %assign/vec4 v0x7fffb8f2eb90_0, 0;
    %load/vec4 v0x7fffb8f2ee10_0;
    %load/vec4 v0x7fffb8f2efd0_0;
    %mod;
    %assign/vec4 v0x7fffb8f2eab0_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0x7fffb8f2eef0_0;
    %load/vec4 v0x7fffb8f2f0b0_0;
    %div/s;
    %assign/vec4 v0x7fffb8f2eb90_0, 0;
    %load/vec4 v0x7fffb8f2eef0_0;
    %load/vec4 v0x7fffb8f2f0b0_0;
    %mod/s;
    %assign/vec4 v0x7fffb8f2eab0_0, 0;
T_2.17 ;
T_2.15 ;
T_2.12 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffb8effce0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8f30250_0, 0, 1;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0x7fffb8f30250_0;
    %nor/r;
    %store/vec4 v0x7fffb8f30250_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 17 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fffb8effce0;
T_4 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 5204, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 3024, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8f2f6f0_0, 0, 1;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f30180_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_4.0, 4;
    %vpi_call/w 3 57 "$display", "%d + %d = %d", v0x7fffb8f30660_0, v0x7fffb8f30730_0, v0x7fffb8f30180_0 {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %add;
    %vpi_call/w 3 57 "$error", "expected: %d; received: %d", S<0,vec4,u32>, v0x7fffb8f30180_0 {1 0 0};
T_4.1 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8f2f6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8f2f7b0_0, 0, 1;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f30180_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %and;
    %cmp/e;
    %jmp/0xz  T_4.2, 4;
    %vpi_call/w 3 68 "$display", "%h & %h = %h", v0x7fffb8f30660_0, v0x7fffb8f30730_0, v0x7fffb8f30180_0 {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %and;
    %vpi_call/w 3 68 "$error", "expected: %h, received: %h", S<0,vec4,u32>, v0x7fffb8f30180_0 {1 0 0};
T_4.3 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 58294, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 58294, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8f2f7b0_0, 0, 1;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f30320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %vpi_call/w 3 78 "$display", "%d = %d", v0x7fffb8f30660_0, v0x7fffb8f30730_0 {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_call/w 3 78 "$error", "expected: %d, received: %d", S<0,vec4,u1>, v0x7fffb8f30320_0 {1 0 0};
T_4.5 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 254, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f30590_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffb8f308a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %vpi_call/w 3 86 "$display", "%d > 0", v0x7fffb8f30660_0 {0 0 0};
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffb8f30660_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffb8f30590_0;
    %load/vec4 v0x7fffb8f308a0_0;
    %or;
    %nor/r;
    %vpi_call/w 3 86 "$error", "expected: %d, received: %d", S<1,vec4,u1>, S<0,vec4,u1> {2 0 0};
T_4.7 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 4294966871, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f30590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %vpi_call/w 3 94 "$display", "%d < 0", v0x7fffb8f30660_0 {0 0 0};
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x7fffb8f30660_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %vpi_call/w 3 94 "$error", "expected: %d, received: %d", S<0,vec4,u1>, v0x7fffb8f30590_0 {1 0 0};
T_4.9 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f30320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %vpi_call/w 3 103 "$display", "%d != %d", v0x7fffb8f30660_0, v0x7fffb8f30730_0 {0 0 0};
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffb8f30320_0;
    %nor/r;
    %vpi_call/w 3 103 "$error", "expected: %d, received: %d", S<1,vec4,u1>, S<0,vec4,u1> {2 0 0};
T_4.11 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 2452, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 4294967272, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8f2f990_0, 0, 1;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f304c0_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %div/s;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %mod/s;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x7fffb8f304c0_0;
    %load/vec4 v0x7fffb8f303f0_0;
    %vpi_call/w 3 113 "$display", "%d / %d: quotient = %d, remainder = %d", v0x7fffb8f30660_0, v0x7fffb8f30730_0, S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %div/s;
    %load/vec4 v0x7fffb8f304c0_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %mod/s;
    %load/vec4 v0x7fffb8f303f0_0;
    %vpi_call/w 3 113 "$error", "expected quotient: %d, received quotient: %d; expected remainder: %d, received remainder: %d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
T_4.13 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 4294964844, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f304c0_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %div/s;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %mod/s;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x7fffb8f304c0_0;
    %load/vec4 v0x7fffb8f303f0_0;
    %vpi_call/w 3 122 "$display", "%d / %d: quotient = %d, remainder = %d", v0x7fffb8f30660_0, v0x7fffb8f30730_0, S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %div/s;
    %load/vec4 v0x7fffb8f304c0_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %mod/s;
    %load/vec4 v0x7fffb8f303f0_0;
    %vpi_call/w 3 122 "$error", "expected quotient: %d, received quotient: %d; expected remainder: %d, received remainder: %d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
T_4.15 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 4294964844, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 4294967272, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f304c0_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %div/s;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %mod/s;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v0x7fffb8f304c0_0;
    %load/vec4 v0x7fffb8f303f0_0;
    %vpi_call/w 3 131 "$display", "%d / %d: quotient = %d, remainder = %d", v0x7fffb8f30660_0, v0x7fffb8f30730_0, S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %div/s;
    %load/vec4 v0x7fffb8f304c0_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %mod/s;
    %load/vec4 v0x7fffb8f303f0_0;
    %vpi_call/w 3 131 "$error", "expected quotient: %d, received quotient: %d; expected remainder: %d, received remainder: %d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
T_4.17 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 2452, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f304c0_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %div/s;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %mod/s;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v0x7fffb8f304c0_0;
    %load/vec4 v0x7fffb8f303f0_0;
    %vpi_call/w 3 140 "$display", "%d / %d: quotient = %d, remainder = %d", v0x7fffb8f30660_0, v0x7fffb8f30730_0, S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %div/s;
    %load/vec4 v0x7fffb8f304c0_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %mod/s;
    %load/vec4 v0x7fffb8f303f0_0;
    %vpi_call/w 3 140 "$error", "expected quotient: %d, received quotient: %d; expected remainder: %d, received remainder: %d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
T_4.19 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 572, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 5294, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8f2fe40_0, 0, 1;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f304c0_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %div;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %mod;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %vpi_call/w 3 150 "$display", "%d / %d: quotient = %d, remainder = %d", v0x7fffb8f30660_0, v0x7fffb8f30730_0, v0x7fffb8f304c0_0, v0x7fffb8f303f0_0 {0 0 0};
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %div;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %mod;
    %vpi_call/w 3 150 "$error", "expected quotient: %d, received quotient: %d; expected remainder: %d, received remainder: %d", S<1,vec4,u32>, v0x7fffb8f304c0_0, S<0,vec4,u32>, v0x7fffb8f303f0_0 {2 0 0};
T_4.21 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 3576, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8f2fe40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8f2f990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8f2ff10_0, 0, 1;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f30660_0;
    %cmp/e;
    %jmp/0xz  T_4.22, 4;
    %vpi_call/w 3 161 "$display", "hi = %d", v0x7fffb8f30660_0 {0 0 0};
    %jmp T_4.23;
T_4.22 ;
    %vpi_call/w 3 161 "$error", "expected: %d, received: %d", v0x7fffb8f30660_0, v0x7fffb8f303f0_0 {0 0 0};
T_4.23 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 258, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8f2ff10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8f2ffe0_0, 0, 1;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f304c0_0;
    %load/vec4 v0x7fffb8f30660_0;
    %cmp/e;
    %jmp/0xz  T_4.24, 4;
    %vpi_call/w 3 171 "$display", "lo = %d", v0x7fffb8f30660_0 {0 0 0};
    %jmp T_4.25;
T_4.24 ;
    %vpi_call/w 3 171 "$error", "expected: %d, received: %d", v0x7fffb8f30660_0, v0x7fffb8f304c0_0 {0 0 0};
T_4.25 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 28562, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 4294967004, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8f2ffe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8f2fa30_0, 0, 1;
    %load/vec4 v0x7fffb8f30660_0;
    %pad/s 64;
    %load/vec4 v0x7fffb8f30730_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7fffb8f30800_0, 0, 64;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f304c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffb8f30800_0;
    %cmp/e;
    %jmp/0xz  T_4.26, 4;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f304c0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 184 "$display", "%d * %d = %d", S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s64> {3 0 0};
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x7fffb8f30800_0;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f304c0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 185 "$error", "expected: %d, received: %d", S<1,vec4,s64>, S<0,vec4,s64> {2 0 0};
T_4.27 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 4294938734, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 292, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %load/vec4 v0x7fffb8f30660_0;
    %pad/s 64;
    %load/vec4 v0x7fffb8f30730_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7fffb8f30800_0, 0, 64;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f304c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffb8f30800_0;
    %cmp/e;
    %jmp/0xz  T_4.28, 4;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f304c0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 196 "$display", "%d * %d = %d", S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s64> {3 0 0};
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x7fffb8f30800_0;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f304c0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 197 "$error", "expected: %d, received: %d", S<1,vec4,s64>, S<0,vec4,s64> {2 0 0};
T_4.29 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 4294938734, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 4294967004, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %load/vec4 v0x7fffb8f30660_0;
    %pad/s 64;
    %load/vec4 v0x7fffb8f30730_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7fffb8f30800_0, 0, 64;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f304c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffb8f30800_0;
    %cmp/e;
    %jmp/0xz  T_4.30, 4;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f304c0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 208 "$display", "%d * %d = %d", S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s64> {3 0 0};
    %jmp T_4.31;
T_4.30 ;
    %load/vec4 v0x7fffb8f30800_0;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f304c0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 209 "$error", "expected: %d, received: %d", S<1,vec4,s64>, S<0,vec4,s64> {2 0 0};
T_4.31 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 28562, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 292, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %load/vec4 v0x7fffb8f30660_0;
    %pad/s 64;
    %load/vec4 v0x7fffb8f30730_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7fffb8f30800_0, 0, 64;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f304c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffb8f30800_0;
    %cmp/e;
    %jmp/0xz  T_4.32, 4;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f304c0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 220 "$display", "%d * %d = %d", S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s64> {3 0 0};
    %jmp T_4.33;
T_4.32 ;
    %load/vec4 v0x7fffb8f30800_0;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f304c0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 221 "$error", "expected: %d, received: %d", S<1,vec4,s64>, S<0,vec4,s64> {2 0 0};
T_4.33 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 28562, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 292, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8f2fe40_0, 0, 1;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f304c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffb8f30800_0;
    %cmp/e;
    %jmp/0xz  T_4.34, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffb8f304c0_0;
    %add;
    %vpi_call/w 3 234 "$display", "%d * %d = %d", v0x7fffb8f30660_0, v0x7fffb8f30730_0, S<0,vec4,u32> {1 0 0};
    %jmp T_4.35;
T_4.34 ;
    %load/vec4 v0x7fffb8f30800_0;
    %load/vec4 v0x7fffb8f303f0_0;
    %load/vec4 v0x7fffb8f304c0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 240 "$error", "expected: %d, received: %d", S<1,vec4,s64>, S<0,vec4,s64> {2 0 0};
T_4.35 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 2621310960, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8f2fe40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8f2fa30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8f2fb00_0, 0, 1;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f30180_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %or;
    %cmp/e;
    %jmp/0xz  T_4.36, 4;
    %vpi_call/w 3 255 "$display", "%b | %b = %b", v0x7fffb8f30660_0, v0x7fffb8f30730_0, v0x7fffb8f30180_0 {0 0 0};
    %jmp T_4.37;
T_4.36 ;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %or;
    %vpi_call/w 3 255 "$error", "expected: %b, received: %b", S<0,vec4,u32>, v0x7fffb8f30180_0 {1 0 0};
T_4.37 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 2621310960, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8f2fb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8f2fbd0_0, 0, 1;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f30180_0;
    %load/vec4 v0x7fffb8f30660_0;
    %ix/getv 4, v0x7fffb8f30730_0;
    %shiftl 4;
    %cmp/e;
    %jmp/0xz  T_4.38, 4;
    %vpi_call/w 3 266 "$display", "%b << %b = %b", v0x7fffb8f30660_0, v0x7fffb8f30730_0, v0x7fffb8f30180_0 {0 0 0};
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v0x7fffb8f30660_0;
    %ix/getv 4, v0x7fffb8f30730_0;
    %shiftl 4;
    %vpi_call/w 3 266 "$error", "expected: %b, received: %b", S<0,vec4,u32>, v0x7fffb8f30180_0 {1 0 0};
T_4.39 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 2621310960, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8f2fbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8f2fca0_0, 0, 1;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f30180_0;
    %load/vec4 v0x7fffb8f30660_0;
    %ix/getv 4, v0x7fffb8f30730_0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_4.40, 4;
    %vpi_call/w 3 277 "$display", "%b >> %b = %b", v0x7fffb8f30660_0, v0x7fffb8f30730_0, v0x7fffb8f30180_0 {0 0 0};
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v0x7fffb8f30660_0;
    %ix/getv 4, v0x7fffb8f30730_0;
    %shiftr 4;
    %vpi_call/w 3 277 "$error", "expected: %b, received: %b", S<0,vec4,u32>, v0x7fffb8f30180_0 {1 0 0};
T_4.41 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 2621310960, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8f2f850_0, 0, 1;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f30180_0;
    %load/vec4 v0x7fffb8f30660_0;
    %ix/getv 4, v0x7fffb8f30730_0;
    %shiftr/s 4;
    %cmp/e;
    %jmp/0xz  T_4.42, 4;
    %vpi_call/w 3 287 "$display", "%b >>> %b = %b", v0x7fffb8f30660_0, v0x7fffb8f30730_0, v0x7fffb8f30180_0 {0 0 0};
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v0x7fffb8f30660_0;
    %ix/getv 4, v0x7fffb8f30730_0;
    %shiftr/s 4;
    %vpi_call/w 3 287 "$error", "expected: %b, received: %b", S<0,vec4,s32>, v0x7fffb8f30180_0 {1 0 0};
T_4.43 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 275825, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 242342, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8f2f850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8f2fca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8f2fd70_0, 0, 1;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f30180_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %sub;
    %cmp/e;
    %jmp/0xz  T_4.44, 4;
    %vpi_call/w 3 299 "$display", "%d - %d = %d", v0x7fffb8f30660_0, v0x7fffb8f30730_0, v0x7fffb8f30180_0 {0 0 0};
    %jmp T_4.45;
T_4.44 ;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %sub;
    %vpi_call/w 3 299 "$error", "expected: %d, received: %d", S<0,vec4,u32>, v0x7fffb8f30180_0 {1 0 0};
T_4.45 ;
    %wait E_0x7fffb8ee4c60;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x7fffb8f30660_0, 0, 32;
    %pushi/vec4 2779094078, 0, 32;
    %store/vec4 v0x7fffb8f30730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8f2fd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8f300b0_0, 0, 1;
    %wait E_0x7fffb8ee4ac0;
    %delay 1, 0;
    %load/vec4 v0x7fffb8f30180_0;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %xor;
    %cmp/e;
    %jmp/0xz  T_4.46, 4;
    %vpi_call/w 3 310 "$display", "%b ^ %b = %b", v0x7fffb8f30660_0, v0x7fffb8f30730_0, v0x7fffb8f30180_0 {0 0 0};
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v0x7fffb8f30660_0;
    %load/vec4 v0x7fffb8f30730_0;
    %xor;
    %vpi_call/w 3 310 "$error", "expected: %b, received: %b", S<0,vec4,u32>, v0x7fffb8f30180_0 {1 0 0};
T_4.47 ;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "alu_tb.v";
    "alu.v";
