verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitxor_5.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitxnor_16.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitsubtracter_2.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitSRA_9.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitshiftright_8.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitshiftleft_7.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitor_4.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitnota_20.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitnor_17.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitnand_18.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitmultiplier_14.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitmod_15.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitequalsa_6.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitdotproduct_19.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitdivider_13.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitCMPLT_11.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitCMPLE_12.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitCMPEQ_10.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitand_3.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/eightbitadder_1.v"
verilog work "C:/Users/Rosen Chang/Documents/50.002-1d-group18/mojo/work/planAhead/mojo/mojo.srcs/sources_1/imports/verilog/mojo_top_0.v"
