{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 10:39:44 2019 " "Info: Processing started: Sun Dec 08 10:39:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_xuanzeqi -c zjw_xuanzeqi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_xuanzeqi -c zjw_xuanzeqi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "OUT1\[0\]\$latch " "Warning: Node \"OUT1\[0\]\$latch\" is a latch" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUT1\[1\]\$latch " "Warning: Node \"OUT1\[1\]\$latch\" is a latch" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUT1\[2\]\$latch " "Warning: Node \"OUT1\[2\]\$latch\" is a latch" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUT1\[3\]\$latch " "Warning: Node \"OUT1\[3\]\$latch\" is a latch" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUT1\[4\]\$latch " "Warning: Node \"OUT1\[4\]\$latch\" is a latch" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUT1\[5\]\$latch " "Warning: Node \"OUT1\[5\]\$latch\" is a latch" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUT1\[6\]\$latch " "Warning: Node \"OUT1\[6\]\$latch\" is a latch" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUT1\[7\]\$latch " "Warning: Node \"OUT1\[7\]\$latch\" is a latch" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MADD\[0\] " "Info: Assuming node \"MADD\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MADD\[1\] " "Info: Assuming node \"MADD\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "OUT1\[7\]~17 " "Info: Detected gated clock \"OUT1\[7\]~17\" as buffer" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUT1\[7\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "OUT1\[6\]\$latch MADD\[0\] MADD\[1\] 4.169 ns register " "Info: tsu for register \"OUT1\[6\]\$latch\" (data pin = \"MADD\[0\]\", clock pin = \"MADD\[1\]\") is 4.169 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.735 ns + Longest pin register " "Info: + Longest pin to register delay is 10.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns MADD\[0\] 1 CLK PIN_5 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 9; CLK Node = 'MADD\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { MADD[0] } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.139 ns) + CELL(0.292 ns) 7.900 ns OUT1\[6\]~30 2 COMB LC_X8_Y13_N9 1 " "Info: 2: + IC(6.139 ns) + CELL(0.292 ns) = 7.900 ns; Loc. = LC_X8_Y13_N9; Fanout = 1; COMB Node = 'OUT1\[6\]~30'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.431 ns" { MADD[0] OUT1[6]~30 } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.292 ns) 9.722 ns OUT1\[6\]~31 3 COMB LC_X4_Y10_N6 1 " "Info: 3: + IC(1.530 ns) + CELL(0.292 ns) = 9.722 ns; Loc. = LC_X4_Y10_N6; Fanout = 1; COMB Node = 'OUT1\[6\]~31'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { OUT1[6]~30 OUT1[6]~31 } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.590 ns) 10.735 ns OUT1\[6\]\$latch 4 REG LC_X4_Y10_N5 1 " "Info: 4: + IC(0.423 ns) + CELL(0.590 ns) = 10.735 ns; Loc. = LC_X4_Y10_N5; Fanout = 1; REG Node = 'OUT1\[6\]\$latch'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { OUT1[6]~31 OUT1[6]$latch } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.643 ns ( 24.62 % ) " "Info: Total cell delay = 2.643 ns ( 24.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.092 ns ( 75.38 % ) " "Info: Total interconnect delay = 8.092 ns ( 75.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "10.735 ns" { MADD[0] OUT1[6]~30 OUT1[6]~31 OUT1[6]$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "10.735 ns" { MADD[0] {} MADD[0]~out0 {} OUT1[6]~30 {} OUT1[6]~31 {} OUT1[6]$latch {} } { 0.000ns 0.000ns 6.139ns 1.530ns 0.423ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.952 ns + " "Info: + Micro setup delay of destination is 0.952 ns" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MADD\[1\] destination 7.518 ns - Shortest register " "Info: - Shortest clock path from clock \"MADD\[1\]\" to destination register is 7.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns MADD\[1\] 1 CLK PIN_16 17 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 17; CLK Node = 'MADD\[1\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { MADD[1] } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.442 ns) 2.870 ns OUT1\[7\]~17 2 COMB LC_X8_Y8_N3 8 " "Info: 2: + IC(0.959 ns) + CELL(0.442 ns) = 2.870 ns; Loc. = LC_X8_Y8_N3; Fanout = 8; COMB Node = 'OUT1\[7\]~17'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { MADD[1] OUT1[7]~17 } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.534 ns) + CELL(0.114 ns) 7.518 ns OUT1\[6\]\$latch 3 REG LC_X4_Y10_N5 1 " "Info: 3: + IC(4.534 ns) + CELL(0.114 ns) = 7.518 ns; Loc. = LC_X4_Y10_N5; Fanout = 1; REG Node = 'OUT1\[6\]\$latch'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.648 ns" { OUT1[7]~17 OUT1[6]$latch } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.025 ns ( 26.94 % ) " "Info: Total cell delay = 2.025 ns ( 26.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.493 ns ( 73.06 % ) " "Info: Total interconnect delay = 5.493 ns ( 73.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.518 ns" { MADD[1] OUT1[7]~17 OUT1[6]$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.518 ns" { MADD[1] {} MADD[1]~out0 {} OUT1[7]~17 {} OUT1[6]$latch {} } { 0.000ns 0.000ns 0.959ns 4.534ns } { 0.000ns 1.469ns 0.442ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "10.735 ns" { MADD[0] OUT1[6]~30 OUT1[6]~31 OUT1[6]$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "10.735 ns" { MADD[0] {} MADD[0]~out0 {} OUT1[6]~30 {} OUT1[6]~31 {} OUT1[6]$latch {} } { 0.000ns 0.000ns 6.139ns 1.530ns 0.423ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.590ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.518 ns" { MADD[1] OUT1[7]~17 OUT1[6]$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.518 ns" { MADD[1] {} MADD[1]~out0 {} OUT1[7]~17 {} OUT1[6]$latch {} } { 0.000ns 0.000ns 0.959ns 4.534ns } { 0.000ns 1.469ns 0.442ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "MADD\[0\] OUT1\[3\] OUT1\[3\]\$latch 13.189 ns register " "Info: tco from clock \"MADD\[0\]\" to destination pin \"OUT1\[3\]\" through register \"OUT1\[3\]\$latch\" is 13.189 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MADD\[0\] source 8.242 ns + Longest register " "Info: + Longest clock path from clock \"MADD\[0\]\" to source register is 8.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns MADD\[0\] 1 CLK PIN_5 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 9; CLK Node = 'MADD\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { MADD[0] } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.114 ns) 3.564 ns OUT1\[7\]~17 2 COMB LC_X8_Y8_N3 8 " "Info: 2: + IC(1.981 ns) + CELL(0.114 ns) = 3.564 ns; Loc. = LC_X8_Y8_N3; Fanout = 8; COMB Node = 'OUT1\[7\]~17'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { MADD[0] OUT1[7]~17 } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.564 ns) + CELL(0.114 ns) 8.242 ns OUT1\[3\]\$latch 3 REG LC_X8_Y13_N0 1 " "Info: 3: + IC(4.564 ns) + CELL(0.114 ns) = 8.242 ns; Loc. = LC_X8_Y13_N0; Fanout = 1; REG Node = 'OUT1\[3\]\$latch'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.678 ns" { OUT1[7]~17 OUT1[3]$latch } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 20.59 % ) " "Info: Total cell delay = 1.697 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.545 ns ( 79.41 % ) " "Info: Total interconnect delay = 6.545 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.242 ns" { MADD[0] OUT1[7]~17 OUT1[3]$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.242 ns" { MADD[0] {} MADD[0]~out0 {} OUT1[7]~17 {} OUT1[3]$latch {} } { 0.000ns 0.000ns 1.981ns 4.564ns } { 0.000ns 1.469ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.947 ns + Longest register pin " "Info: + Longest register to pin delay is 4.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OUT1\[3\]\$latch 1 REG LC_X8_Y13_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y13_N0; Fanout = 1; REG Node = 'OUT1\[3\]\$latch'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT1[3]$latch } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.823 ns) + CELL(2.124 ns) 4.947 ns OUT1\[3\] 2 PIN PIN_108 0 " "Info: 2: + IC(2.823 ns) + CELL(2.124 ns) = 4.947 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'OUT1\[3\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.947 ns" { OUT1[3]$latch OUT1[3] } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 42.94 % ) " "Info: Total cell delay = 2.124 ns ( 42.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.823 ns ( 57.06 % ) " "Info: Total interconnect delay = 2.823 ns ( 57.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.947 ns" { OUT1[3]$latch OUT1[3] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.947 ns" { OUT1[3]$latch {} OUT1[3] {} } { 0.000ns 2.823ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.242 ns" { MADD[0] OUT1[7]~17 OUT1[3]$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.242 ns" { MADD[0] {} MADD[0]~out0 {} OUT1[7]~17 {} OUT1[3]$latch {} } { 0.000ns 0.000ns 1.981ns 4.564ns } { 0.000ns 1.469ns 0.114ns 0.114ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.947 ns" { OUT1[3]$latch OUT1[3] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.947 ns" { OUT1[3]$latch {} OUT1[3] {} } { 0.000ns 2.823ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "OUT1\[2\]\$latch MADD\[1\] MADD\[0\] 4.102 ns register " "Info: th for register \"OUT1\[2\]\$latch\" (data pin = \"MADD\[1\]\", clock pin = \"MADD\[0\]\") is 4.102 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MADD\[0\] destination 8.225 ns + Longest register " "Info: + Longest clock path from clock \"MADD\[0\]\" to destination register is 8.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns MADD\[0\] 1 CLK PIN_5 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 9; CLK Node = 'MADD\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { MADD[0] } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.114 ns) 3.564 ns OUT1\[7\]~17 2 COMB LC_X8_Y8_N3 8 " "Info: 2: + IC(1.981 ns) + CELL(0.114 ns) = 3.564 ns; Loc. = LC_X8_Y8_N3; Fanout = 8; COMB Node = 'OUT1\[7\]~17'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { MADD[0] OUT1[7]~17 } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.547 ns) + CELL(0.114 ns) 8.225 ns OUT1\[2\]\$latch 3 REG LC_X8_Y8_N0 1 " "Info: 3: + IC(4.547 ns) + CELL(0.114 ns) = 8.225 ns; Loc. = LC_X8_Y8_N0; Fanout = 1; REG Node = 'OUT1\[2\]\$latch'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.661 ns" { OUT1[7]~17 OUT1[2]$latch } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 20.63 % ) " "Info: Total cell delay = 1.697 ns ( 20.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.528 ns ( 79.37 % ) " "Info: Total interconnect delay = 6.528 ns ( 79.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.225 ns" { MADD[0] OUT1[7]~17 OUT1[2]$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.225 ns" { MADD[0] {} MADD[0]~out0 {} OUT1[7]~17 {} OUT1[2]$latch {} } { 0.000ns 0.000ns 1.981ns 4.547ns } { 0.000ns 1.469ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.123 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns MADD\[1\] 1 CLK PIN_16 17 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 17; CLK Node = 'MADD\[1\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { MADD[1] } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.442 ns) 3.353 ns OUT1\[2\]~23 2 COMB LC_X8_Y8_N4 1 " "Info: 2: + IC(1.442 ns) + CELL(0.442 ns) = 3.353 ns; Loc. = LC_X8_Y8_N4; Fanout = 1; COMB Node = 'OUT1\[2\]~23'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { MADD[1] OUT1[2]~23 } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.292 ns) 4.123 ns OUT1\[2\]\$latch 3 REG LC_X8_Y8_N0 1 " "Info: 3: + IC(0.478 ns) + CELL(0.292 ns) = 4.123 ns; Loc. = LC_X8_Y8_N0; Fanout = 1; REG Node = 'OUT1\[2\]\$latch'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { OUT1[2]~23 OUT1[2]$latch } "NODE_NAME" } } { "zjw_xuanzeqi.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_xuanzeqi/zjw_xuanzeqi.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.203 ns ( 53.43 % ) " "Info: Total cell delay = 2.203 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.920 ns ( 46.57 % ) " "Info: Total interconnect delay = 1.920 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.123 ns" { MADD[1] OUT1[2]~23 OUT1[2]$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.123 ns" { MADD[1] {} MADD[1]~out0 {} OUT1[2]~23 {} OUT1[2]$latch {} } { 0.000ns 0.000ns 1.442ns 0.478ns } { 0.000ns 1.469ns 0.442ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.225 ns" { MADD[0] OUT1[7]~17 OUT1[2]$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.225 ns" { MADD[0] {} MADD[0]~out0 {} OUT1[7]~17 {} OUT1[2]$latch {} } { 0.000ns 0.000ns 1.981ns 4.547ns } { 0.000ns 1.469ns 0.114ns 0.114ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.123 ns" { MADD[1] OUT1[2]~23 OUT1[2]$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.123 ns" { MADD[1] {} MADD[1]~out0 {} OUT1[2]~23 {} OUT1[2]$latch {} } { 0.000ns 0.000ns 1.442ns 0.478ns } { 0.000ns 1.469ns 0.442ns 0.292ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 10:39:45 2019 " "Info: Processing ended: Sun Dec 08 10:39:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
