library verilog;
use verilog.vl_types.all;
entity p18240_top is
    port(
        clock_pb        : in     vl_logic;
        reset_pb        : in     vl_logic;
        clock_board     : in     vl_logic;
        reset_board     : in     vl_logic;
        switch0         : in     vl_logic_vector(7 downto 0);
        switch1         : in     vl_logic_vector(7 downto 0);
        sevenSegDisplay : out    vl_logic_vector(7 downto 0);
        en_displayA     : out    vl_logic;
        en_displayB     : out    vl_logic;
        en_displayC     : out    vl_logic;
        en_displayD     : out    vl_logic;
        barled          : out    vl_logic_vector(7 downto 0)
    );
end p18240_top;
