-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRxDemodulator/rx_demod_ip_src_CordicKernelMag_block28.vhd
-- Created: 2024-09-07 11:15:24
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: rx_demod_ip_src_CordicKernelMag_block28
-- Source Path: HDLRxDemodulator/rx_demodulator_full/ofdm_symbol_sync/frequency_offset_calculator/HDL_CMA_core/CordicKernelMag
-- Hierarchy Level: 3
-- Model version: 1.43
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY rx_demod_ip_src_CordicKernelMag_block28 IS
  PORT( yin                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33_En24
        zin                               :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33_En32
        lut_value                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32_En32
        zout                              :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En32
        );
END rx_demod_ip_src_CordicKernelMag_block28;


ARCHITECTURE rtl OF rx_demod_ip_src_CordicKernelMag_block28 IS

  -- Signals
  SIGNAL yin_signed                       : signed(32 DOWNTO 0);  -- sfix33_En24
  SIGNAL yLessThanZero                    : std_logic;
  SIGNAL zin_signed                       : signed(32 DOWNTO 0);  -- sfix33_En32
  SIGNAL lut_value_unsigned               : unsigned(31 DOWNTO 0);  -- ufix32_En32
  SIGNAL ZAdder_add_cast                  : signed(32 DOWNTO 0);  -- sfix33_En32
  SIGNAL zout2                            : signed(32 DOWNTO 0);  -- sfix33_En32
  SIGNAL ZSub_sub_cast                    : signed(32 DOWNTO 0);  -- sfix33_En32
  SIGNAL zout1                            : signed(32 DOWNTO 0);  -- sfix33_En32
  SIGNAL zout_tmp                         : signed(32 DOWNTO 0);  -- sfix33_En32

BEGIN
  yin_signed <= signed(yin);

  
  yLessThanZero <= '1' WHEN yin_signed < to_signed(0, 33) ELSE
      '0';

  zin_signed <= signed(zin);

  lut_value_unsigned <= unsigned(lut_value);

  ZAdder_add_cast <= signed(resize(lut_value_unsigned, 33));
  zout2 <= zin_signed + ZAdder_add_cast;

  ZSub_sub_cast <= signed(resize(lut_value_unsigned, 33));
  zout1 <= zin_signed - ZSub_sub_cast;

  
  zout_tmp <= zout2 WHEN yLessThanZero = '0' ELSE
      zout1;

  zout <= std_logic_vector(zout_tmp);

END rtl;

