set_global_assignment -name IP_TOOL_NAME "FIFO"
set_global_assignment -name IP_TOOL_VERSION "14.1"
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{Stratix IV}"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "fifo_single_clock_megacore.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "fifo_single_clock_megacore.bsf"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "fifo_single_clock_megacore_inst.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "fifo_single_clock_megacore_bb.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "fifo_single_clock_megacore.inc"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "fifo_single_clock_megacore.cmp"]
