
exp1_m128rfa1_kitrfa1_0x0001.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002e  00800200  0000a204  0000a298  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00009eac  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bootloader   00000358  00009eac  00009eac  00009f40  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .bss          00001afb  0080022e  0080022e  0000a2c6  2**0
                  ALLOC
  4 .comment      0000008b  00000000  00000000  0000a2c6  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000a354  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000003f0  00000000  00000000  0000a394  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00009ce4  00000000  00000000  0000a784  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003bd7  00000000  00000000  00014468  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00006028  00000000  00000000  0001803f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00002e7c  00000000  00000000  0001e068  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00003ff6  00000000  00000000  00020ee4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000058fc  00000000  00000000  00024eda  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000e0  00000000  00000000  0002a7d6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 59 01 	jmp	0x2b2	; 0x2b2 <__ctors_end>
       4:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
       8:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
       c:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      10:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      14:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      18:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      1c:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      20:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      24:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      28:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      2c:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      30:	0c 94 cf 3b 	jmp	0x779e	; 0x779e <__vector_12>
      34:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      38:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      3c:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      40:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      44:	0c 94 37 2b 	jmp	0x566e	; 0x566e <__vector_17>
      48:	0c 94 74 2b 	jmp	0x56e8	; 0x56e8 <__vector_18>
      4c:	0c 94 b1 2b 	jmp	0x5762	; 0x5762 <__vector_19>
      50:	0c 94 fa 2a 	jmp	0x55f4	; 0x55f4 <__vector_20>
      54:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      58:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      5c:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      60:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      64:	0c 94 cb 3f 	jmp	0x7f96	; 0x7f96 <__vector_25>
      68:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      6c:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      70:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      74:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      78:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      7c:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      80:	0c 94 2b 2c 	jmp	0x5856	; 0x5856 <__vector_32>
      84:	0c 94 68 2c 	jmp	0x58d0	; 0x58d0 <__vector_33>
      88:	0c 94 a5 2c 	jmp	0x594a	; 0x594a <__vector_34>
      8c:	0c 94 ee 2b 	jmp	0x57dc	; 0x57dc <__vector_35>
      90:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      94:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      98:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      9c:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      a0:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      a4:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      a8:	0c 94 1f 2d 	jmp	0x5a3e	; 0x5a3e <__vector_42>
      ac:	0c 94 5c 2d 	jmp	0x5ab8	; 0x5ab8 <__vector_43>
      b0:	0c 94 99 2d 	jmp	0x5b32	; 0x5b32 <__vector_44>
      b4:	0c 94 e2 2c 	jmp	0x59c4	; 0x59c4 <__vector_45>
      b8:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      bc:	0c 94 13 2e 	jmp	0x5c26	; 0x5c26 <__vector_47>
      c0:	0c 94 50 2e 	jmp	0x5ca0	; 0x5ca0 <__vector_48>
      c4:	0c 94 8d 2e 	jmp	0x5d1a	; 0x5d1a <__vector_49>
      c8:	0c 94 d6 2d 	jmp	0x5bac	; 0x5bac <__vector_50>
      cc:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      d0:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      d4:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      d8:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      dc:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      e0:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      e4:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      e8:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      ec:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      f0:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      f4:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      f8:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
      fc:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
     100:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
     104:	0c 94 e0 32 	jmp	0x65c0	; 0x65c0 <__vector_65>
     108:	0c 94 1d 33 	jmp	0x663a	; 0x663a <__vector_66>
     10c:	0c 94 5a 33 	jmp	0x66b4	; 0x66b4 <__vector_67>
     110:	0c 94 a3 32 	jmp	0x6546	; 0x6546 <__vector_68>
     114:	0c 94 97 33 	jmp	0x672e	; 0x672e <__vector_69>
     118:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>
     11c:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__bad_interrupt>

00000120 <__trampolines_end>:
     120:	6e 61       	ori	r22, 0x1E	; 30
     122:	6e 00       	.word	0x006e	; ????

00000124 <__c.2332>:
     124:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     134:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     144:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     154:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     164:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     174:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     184:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     194:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     1a4:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     1b4:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     1c4:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     1d4:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     1e4:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     1f4:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     204:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     214:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000222 <baudctrl_1mhz>:
     222:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

00000232 <baudctrl_8mhz>:
     232:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

00000242 <baudctrl_16mhz>:
     242:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

00000252 <baudctrl_1mhz>:
     252:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

00000262 <baudctrl_8mhz>:
     262:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

00000272 <baudctrl_16mhz>:
     272:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

00000282 <baudctrl_1mhz>:
     282:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

00000292 <baudctrl_8mhz>:
     292:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

000002a2 <baudctrl_16mhz>:
     2a2:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

000002b2 <__ctors_end>:
     2b2:	11 24       	eor	r1, r1
     2b4:	1f be       	out	0x3f, r1	; 63
     2b6:	cf ef       	ldi	r28, 0xFF	; 255
     2b8:	d1 e4       	ldi	r29, 0x41	; 65
     2ba:	de bf       	out	0x3e, r29	; 62
     2bc:	cd bf       	out	0x3d, r28	; 61

000002be <__do_copy_data>:
     2be:	12 e0       	ldi	r17, 0x02	; 2
     2c0:	a0 e0       	ldi	r26, 0x00	; 0
     2c2:	b2 e0       	ldi	r27, 0x02	; 2
     2c4:	e4 e0       	ldi	r30, 0x04	; 4
     2c6:	f2 ea       	ldi	r31, 0xA2	; 162
     2c8:	00 e0       	ldi	r16, 0x00	; 0
     2ca:	0b bf       	out	0x3b, r16	; 59
     2cc:	02 c0       	rjmp	.+4      	; 0x2d2 <__do_copy_data+0x14>
     2ce:	07 90       	elpm	r0, Z+
     2d0:	0d 92       	st	X+, r0
     2d2:	ae 32       	cpi	r26, 0x2E	; 46
     2d4:	b1 07       	cpc	r27, r17
     2d6:	d9 f7       	brne	.-10     	; 0x2ce <__do_copy_data+0x10>

000002d8 <__do_clear_bss>:
     2d8:	2d e1       	ldi	r18, 0x1D	; 29
     2da:	ae e2       	ldi	r26, 0x2E	; 46
     2dc:	b2 e0       	ldi	r27, 0x02	; 2
     2de:	01 c0       	rjmp	.+2      	; 0x2e2 <.do_clear_bss_start>

000002e0 <.do_clear_bss_loop>:
     2e0:	1d 92       	st	X+, r1

000002e2 <.do_clear_bss_start>:
     2e2:	a9 32       	cpi	r26, 0x29	; 41
     2e4:	b2 07       	cpc	r27, r18
     2e6:	e1 f7       	brne	.-8      	; 0x2e0 <.do_clear_bss_loop>
     2e8:	0e 94 de 05 	call	0xbbc	; 0xbbc <main>
     2ec:	0c 94 54 4f 	jmp	0x9ea8	; 0x9ea8 <_exit>

000002f0 <__bad_interrupt>:
     2f0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000002f4 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
     2f4:	cf 93       	push	r28
     2f6:	df 93       	push	r29
     2f8:	1f 92       	push	r1
     2fa:	cd b7       	in	r28, 0x3d	; 61
     2fc:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
     2fe:	8f e5       	ldi	r24, 0x5F	; 95
     300:	90 e0       	ldi	r25, 0x00	; 0
     302:	fc 01       	movw	r30, r24
     304:	80 81       	ld	r24, Z
     306:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     308:	f8 94       	cli
	return flags;
     30a:	89 81       	ldd	r24, Y+1	; 0x01
}
     30c:	0f 90       	pop	r0
     30e:	df 91       	pop	r29
     310:	cf 91       	pop	r28
     312:	08 95       	ret

00000314 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
     314:	cf 93       	push	r28
     316:	df 93       	push	r29
     318:	1f 92       	push	r1
     31a:	cd b7       	in	r28, 0x3d	; 61
     31c:	de b7       	in	r29, 0x3e	; 62
     31e:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
     320:	8f e5       	ldi	r24, 0x5F	; 95
     322:	90 e0       	ldi	r25, 0x00	; 0
     324:	29 81       	ldd	r18, Y+1	; 0x01
     326:	fc 01       	movw	r30, r24
     328:	20 83       	st	Z, r18
}
     32a:	00 00       	nop
     32c:	0f 90       	pop	r0
     32e:	df 91       	pop	r29
     330:	cf 91       	pop	r28
     332:	08 95       	ret

00000334 <macsc_enable_auto_ts>:
 * \brief Enable the Auto SFD and Beacon Timestamping feature
 * If this bit is zero,only manual beacon timestamping can be used
 *
 */
static inline void macsc_enable_auto_ts(void)
{
     334:	cf 93       	push	r28
     336:	df 93       	push	r29
     338:	cd b7       	in	r28, 0x3d	; 61
     33a:	de b7       	in	r29, 0x3e	; 62
	SCCR0 |= (1 << SCTSE);
     33c:	8c ed       	ldi	r24, 0xDC	; 220
     33e:	90 e0       	ldi	r25, 0x00	; 0
     340:	2c ed       	ldi	r18, 0xDC	; 220
     342:	30 e0       	ldi	r19, 0x00	; 0
     344:	f9 01       	movw	r30, r18
     346:	20 81       	ld	r18, Z
     348:	28 60       	ori	r18, 0x08	; 8
     34a:	fc 01       	movw	r30, r24
     34c:	20 83       	st	Z, r18
	SCCR0 &= ~(1 << SCMBTS);
     34e:	8c ed       	ldi	r24, 0xDC	; 220
     350:	90 e0       	ldi	r25, 0x00	; 0
     352:	2c ed       	ldi	r18, 0xDC	; 220
     354:	30 e0       	ldi	r19, 0x00	; 0
     356:	f9 01       	movw	r30, r18
     358:	20 81       	ld	r18, Z
     35a:	2f 7b       	andi	r18, 0xBF	; 191
     35c:	fc 01       	movw	r30, r24
     35e:	20 83       	st	Z, r18
}
     360:	00 00       	nop
     362:	df 91       	pop	r29
     364:	cf 91       	pop	r28
     366:	08 95       	ret

00000368 <tmrBlinkDataHandler>:
	static NWK_DataReq_t		msgReqCollab;
	static AppMessageFrame_t	msgFrameCollab;
#endif

static void tmrBlinkDataHandler(SYS_Timer_t *timer)
{
     368:	cf 93       	push	r28
     36a:	df 93       	push	r29
     36c:	cd b7       	in	r28, 0x3d	; 61
     36e:	de b7       	in	r29, 0x3e	; 62
     370:	2b 97       	sbiw	r28, 0x0b	; 11
     372:	0f b6       	in	r0, 0x3f	; 63
     374:	f8 94       	cli
     376:	de bf       	out	0x3e, r29	; 62
     378:	0f be       	out	0x3f, r0	; 63
     37a:	cd bf       	out	0x3d, r28	; 61
     37c:	9b 87       	std	Y+11, r25	; 0x0b
     37e:	8a 87       	std	Y+10, r24	; 0x0a
     380:	81 e3       	ldi	r24, 0x31	; 49
     382:	89 83       	std	Y+1, r24	; 0x01
     384:	81 e0       	ldi	r24, 0x01	; 1
     386:	8a 83       	std	Y+2, r24	; 0x02
     388:	89 81       	ldd	r24, Y+1	; 0x01
     38a:	8b 83       	std	Y+3, r24	; 0x03
     38c:	8a 81       	ldd	r24, Y+2	; 0x02
     38e:	8c 83       	std	Y+4, r24	; 0x04
 * \param: level high/low
 */
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);
     390:	8b 81       	ldd	r24, Y+3	; 0x03
     392:	86 95       	lsr	r24
     394:	86 95       	lsr	r24
     396:	86 95       	lsr	r24
     398:	8d 83       	std	Y+5, r24	; 0x05
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
     39a:	8d 81       	ldd	r24, Y+5	; 0x05
     39c:	28 2f       	mov	r18, r24
     39e:	30 e0       	ldi	r19, 0x00	; 0
     3a0:	c9 01       	movw	r24, r18
     3a2:	88 0f       	add	r24, r24
     3a4:	99 1f       	adc	r25, r25
     3a6:	82 0f       	add	r24, r18
     3a8:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
     3aa:	80 96       	adiw	r24, 0x20	; 32
 * \param: level high/low
 */
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);
     3ac:	9f 83       	std	Y+7, r25	; 0x07
     3ae:	8e 83       	std	Y+6, r24	; 0x06

	if (level) {
     3b0:	8c 81       	ldd	r24, Y+4	; 0x04
     3b2:	88 23       	and	r24, r24
     3b4:	d1 f0       	breq	.+52     	; 0x3ea <tmrBlinkDataHandler+0x82>
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
     3b6:	8e 81       	ldd	r24, Y+6	; 0x06
     3b8:	9f 81       	ldd	r25, Y+7	; 0x07
     3ba:	fc 01       	movw	r30, r24
     3bc:	42 81       	ldd	r20, Z+2	; 0x02
     3be:	8b 81       	ldd	r24, Y+3	; 0x03
     3c0:	88 87       	std	Y+8, r24	; 0x08
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     3c2:	88 85       	ldd	r24, Y+8	; 0x08
     3c4:	88 2f       	mov	r24, r24
     3c6:	90 e0       	ldi	r25, 0x00	; 0
     3c8:	9c 01       	movw	r18, r24
     3ca:	27 70       	andi	r18, 0x07	; 7
     3cc:	33 27       	eor	r19, r19
     3ce:	81 e0       	ldi	r24, 0x01	; 1
     3d0:	90 e0       	ldi	r25, 0x00	; 0
     3d2:	02 c0       	rjmp	.+4      	; 0x3d8 <tmrBlinkDataHandler+0x70>
     3d4:	88 0f       	add	r24, r24
     3d6:	99 1f       	adc	r25, r25
     3d8:	2a 95       	dec	r18
     3da:	e2 f7       	brpl	.-8      	; 0x3d4 <tmrBlinkDataHandler+0x6c>
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
     3dc:	24 2f       	mov	r18, r20
     3de:	28 2b       	or	r18, r24
     3e0:	8e 81       	ldd	r24, Y+6	; 0x06
     3e2:	9f 81       	ldd	r25, Y+7	; 0x07
     3e4:	fc 01       	movw	r30, r24
     3e6:	22 83       	std	Z+2, r18	; 0x02
#if (LED_COUNT > 0)
	LED_Off(LED_DATA);
#endif

	(void)timer;
}
     3e8:	1b c0       	rjmp	.+54     	; 0x420 <__LOCK_REGION_LENGTH__+0x20>
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     3ea:	8e 81       	ldd	r24, Y+6	; 0x06
     3ec:	9f 81       	ldd	r25, Y+7	; 0x07
     3ee:	fc 01       	movw	r30, r24
     3f0:	82 81       	ldd	r24, Z+2	; 0x02
     3f2:	48 2f       	mov	r20, r24
     3f4:	8b 81       	ldd	r24, Y+3	; 0x03
     3f6:	89 87       	std	Y+9, r24	; 0x09
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     3f8:	89 85       	ldd	r24, Y+9	; 0x09
     3fa:	88 2f       	mov	r24, r24
     3fc:	90 e0       	ldi	r25, 0x00	; 0
     3fe:	9c 01       	movw	r18, r24
     400:	27 70       	andi	r18, 0x07	; 7
     402:	33 27       	eor	r19, r19
     404:	81 e0       	ldi	r24, 0x01	; 1
     406:	90 e0       	ldi	r25, 0x00	; 0
     408:	02 c0       	rjmp	.+4      	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
     40a:	88 0f       	add	r24, r24
     40c:	99 1f       	adc	r25, r25
     40e:	2a 95       	dec	r18
     410:	e2 f7       	brpl	.-8      	; 0x40a <__LOCK_REGION_LENGTH__+0xa>
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     412:	80 95       	com	r24
     414:	84 23       	and	r24, r20
     416:	28 2f       	mov	r18, r24
     418:	8e 81       	ldd	r24, Y+6	; 0x06
     41a:	9f 81       	ldd	r25, Y+7	; 0x07
     41c:	fc 01       	movw	r30, r24
     41e:	22 83       	std	Z+2, r18	; 0x02
     420:	00 00       	nop
     422:	2b 96       	adiw	r28, 0x0b	; 11
     424:	0f b6       	in	r0, 0x3f	; 63
     426:	f8 94       	cli
     428:	de bf       	out	0x3e, r29	; 62
     42a:	0f be       	out	0x3f, r0	; 63
     42c:	cd bf       	out	0x3d, r28	; 61
     42e:	df 91       	pop	r29
     430:	cf 91       	pop	r28
     432:	08 95       	ret

00000434 <tdma_client_turn>:
	
	appState							= APP_STATE_IDLE;
}
#else
static void tdma_client_turn(void)
{
     434:	cf 93       	push	r28
     436:	df 93       	push	r29
     438:	cd b7       	in	r28, 0x3d	; 61
     43a:	de b7       	in	r29, 0x3e	; 62
	appState							= APP_STATE_WAKEUP_AND_WAIT;
     43c:	89 e0       	ldi	r24, 0x09	; 9
     43e:	80 93 39 02 	sts	0x0239, r24	; 0x800239 <appState>
}
     442:	00 00       	nop
     444:	df 91       	pop	r29
     446:	cf 91       	pop	r28
     448:	08 95       	ret

0000044a <tdma_job_conf>:
static void tdma_job_conf(NWK_DataReq_t *req)
{
     44a:	cf 93       	push	r28
     44c:	df 93       	push	r29
     44e:	00 d0       	rcall	.+0      	; 0x450 <tdma_job_conf+0x6>
     450:	cd b7       	in	r28, 0x3d	; 61
     452:	de b7       	in	r29, 0x3e	; 62
     454:	9a 83       	std	Y+2, r25	; 0x02
     456:	89 83       	std	Y+1, r24	; 0x01
	(void) req;

	appState							= APP_STATE_SLEEP_PREPARE;
     458:	87 e0       	ldi	r24, 0x07	; 7
     45a:	80 93 39 02 	sts	0x0239, r24	; 0x800239 <appState>
}
     45e:	00 00       	nop
     460:	0f 90       	pop	r0
     462:	0f 90       	pop	r0
     464:	df 91       	pop	r29
     466:	cf 91       	pop	r28
     468:	08 95       	ret

0000046a <appBeaconInd>:
static bool appBeaconInd(NWK_DataInd_t *ind)
{
     46a:	cf 93       	push	r28
     46c:	df 93       	push	r29
     46e:	00 d0       	rcall	.+0      	; 0x470 <appBeaconInd+0x6>
     470:	00 d0       	rcall	.+0      	; 0x472 <appBeaconInd+0x8>
     472:	cd b7       	in	r28, 0x3d	; 61
     474:	de b7       	in	r29, 0x3e	; 62
     476:	9c 83       	std	Y+4, r25	; 0x04
     478:	8b 83       	std	Y+3, r24	; 0x03
#if (LED_COUNT > 0)
	//LED_Toggle(LED_BLINK);
	//LED_Off(LED_DATA);
#endif

	AppMessageFrame_t*	frame_struct= (AppMessageFrame_t*) ind->data;
     47a:	8b 81       	ldd	r24, Y+3	; 0x03
     47c:	9c 81       	ldd	r25, Y+4	; 0x04
     47e:	fc 01       	movw	r30, r24
     480:	87 81       	ldd	r24, Z+7	; 0x07
     482:	90 85       	ldd	r25, Z+8	; 0x08
     484:	9a 83       	std	Y+2, r25	; 0x02
     486:	89 83       	std	Y+1, r24	; 0x01

	if(frame_struct->frameType == MSG_STATE_BEACON)
     488:	89 81       	ldd	r24, Y+1	; 0x01
     48a:	9a 81       	ldd	r25, Y+2	; 0x02
     48c:	fc 01       	movw	r30, r24
     48e:	80 81       	ld	r24, Z
     490:	88 23       	and	r24, r24
     492:	19 f4       	brne	.+6      	; 0x49a <appBeaconInd+0x30>
	{
		appState						= APP_STATE_SEND_PREPARE;
     494:	82 e0       	ldi	r24, 0x02	; 2
     496:	80 93 39 02 	sts	0x0239, r24	; 0x800239 <appState>
	}

	return true;
     49a:	81 e0       	ldi	r24, 0x01	; 1
}
     49c:	0f 90       	pop	r0
     49e:	0f 90       	pop	r0
     4a0:	0f 90       	pop	r0
     4a2:	0f 90       	pop	r0
     4a4:	df 91       	pop	r29
     4a6:	cf 91       	pop	r28
     4a8:	08 95       	ret

000004aa <appSendPrepare>:
static void appSendPrepare(void)
{
     4aa:	0f 93       	push	r16
     4ac:	1f 93       	push	r17
     4ae:	cf 93       	push	r28
     4b0:	df 93       	push	r29
     4b2:	1f 92       	push	r1
     4b4:	cd b7       	in	r28, 0x3d	; 61
     4b6:	de b7       	in	r29, 0x3e	; 62
	for(uint8_t i = 0; i < MSG_SIZE_MAX; ++i)
     4b8:	19 82       	std	Y+1, r1	; 0x01
     4ba:	0e c0       	rjmp	.+28     	; 0x4d8 <appSendPrepare+0x2e>
	{
		msgFrame.data.data_vector[i]	= rand();
     4bc:	89 81       	ldd	r24, Y+1	; 0x01
     4be:	08 2f       	mov	r16, r24
     4c0:	10 e0       	ldi	r17, 0x00	; 0
     4c2:	0e 94 f3 4b 	call	0x97e6	; 0x97e6 <rand>
     4c6:	28 2f       	mov	r18, r24
     4c8:	c8 01       	movw	r24, r16
     4ca:	85 5a       	subi	r24, 0xA5	; 165
     4cc:	9d 4f       	sbci	r25, 0xFD	; 253
     4ce:	fc 01       	movw	r30, r24
     4d0:	20 83       	st	Z, r18

	return true;
}
static void appSendPrepare(void)
{
	for(uint8_t i = 0; i < MSG_SIZE_MAX; ++i)
     4d2:	89 81       	ldd	r24, Y+1	; 0x01
     4d4:	8f 5f       	subi	r24, 0xFF	; 255
     4d6:	89 83       	std	Y+1, r24	; 0x01
     4d8:	89 81       	ldd	r24, Y+1	; 0x01
     4da:	80 34       	cpi	r24, 0x40	; 64
     4dc:	78 f3       	brcs	.-34     	; 0x4bc <appSendPrepare+0x12>
	{
		msgFrame.data.data_vector[i]	= rand();
	}
}
     4de:	00 00       	nop
     4e0:	0f 90       	pop	r0
     4e2:	df 91       	pop	r29
     4e4:	cf 91       	pop	r28
     4e6:	1f 91       	pop	r17
     4e8:	0f 91       	pop	r16
     4ea:	08 95       	ret

000004ec <appSendData>:
#endif
static void appSendData(void)
{
     4ec:	cf 93       	push	r28
     4ee:	df 93       	push	r29
     4f0:	cd b7       	in	r28, 0x3d	; 61
     4f2:	de b7       	in	r29, 0x3e	; 62
     4f4:	29 97       	sbiw	r28, 0x09	; 9
     4f6:	0f b6       	in	r0, 0x3f	; 63
     4f8:	f8 94       	cli
     4fa:	de bf       	out	0x3e, r29	; 62
     4fc:	0f be       	out	0x3f, r0	; 63
     4fe:	cd bf       	out	0x3d, r28	; 61
     500:	81 e3       	ldi	r24, 0x31	; 49
     502:	89 83       	std	Y+1, r24	; 0x01
     504:	1a 82       	std	Y+2, r1	; 0x02
     506:	89 81       	ldd	r24, Y+1	; 0x01
     508:	8b 83       	std	Y+3, r24	; 0x03
     50a:	8a 81       	ldd	r24, Y+2	; 0x02
     50c:	8c 83       	std	Y+4, r24	; 0x04
 * \param: level high/low
 */
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);
     50e:	8b 81       	ldd	r24, Y+3	; 0x03
     510:	86 95       	lsr	r24
     512:	86 95       	lsr	r24
     514:	86 95       	lsr	r24
     516:	8d 83       	std	Y+5, r24	; 0x05
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
     518:	8d 81       	ldd	r24, Y+5	; 0x05
     51a:	28 2f       	mov	r18, r24
     51c:	30 e0       	ldi	r19, 0x00	; 0
     51e:	c9 01       	movw	r24, r18
     520:	88 0f       	add	r24, r24
     522:	99 1f       	adc	r25, r25
     524:	82 0f       	add	r24, r18
     526:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
     528:	80 96       	adiw	r24, 0x20	; 32
 * \param: level high/low
 */
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);
     52a:	9f 83       	std	Y+7, r25	; 0x07
     52c:	8e 83       	std	Y+6, r24	; 0x06

	if (level) {
     52e:	8c 81       	ldd	r24, Y+4	; 0x04
     530:	88 23       	and	r24, r24
     532:	d1 f0       	breq	.+52     	; 0x568 <appSendData+0x7c>
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
     534:	8e 81       	ldd	r24, Y+6	; 0x06
     536:	9f 81       	ldd	r25, Y+7	; 0x07
     538:	fc 01       	movw	r30, r24
     53a:	42 81       	ldd	r20, Z+2	; 0x02
     53c:	8b 81       	ldd	r24, Y+3	; 0x03
     53e:	88 87       	std	Y+8, r24	; 0x08
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     540:	88 85       	ldd	r24, Y+8	; 0x08
     542:	88 2f       	mov	r24, r24
     544:	90 e0       	ldi	r25, 0x00	; 0
     546:	9c 01       	movw	r18, r24
     548:	27 70       	andi	r18, 0x07	; 7
     54a:	33 27       	eor	r19, r19
     54c:	81 e0       	ldi	r24, 0x01	; 1
     54e:	90 e0       	ldi	r25, 0x00	; 0
     550:	02 c0       	rjmp	.+4      	; 0x556 <appSendData+0x6a>
     552:	88 0f       	add	r24, r24
     554:	99 1f       	adc	r25, r25
     556:	2a 95       	dec	r18
     558:	e2 f7       	brpl	.-8      	; 0x552 <appSendData+0x66>
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
     55a:	24 2f       	mov	r18, r20
     55c:	28 2b       	or	r18, r24
     55e:	8e 81       	ldd	r24, Y+6	; 0x06
     560:	9f 81       	ldd	r25, Y+7	; 0x07
     562:	fc 01       	movw	r30, r24
     564:	22 83       	std	Z+2, r18	; 0x02
     566:	1b c0       	rjmp	.+54     	; 0x59e <appSendData+0xb2>
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     568:	8e 81       	ldd	r24, Y+6	; 0x06
     56a:	9f 81       	ldd	r25, Y+7	; 0x07
     56c:	fc 01       	movw	r30, r24
     56e:	82 81       	ldd	r24, Z+2	; 0x02
     570:	48 2f       	mov	r20, r24
     572:	8b 81       	ldd	r24, Y+3	; 0x03
     574:	89 87       	std	Y+9, r24	; 0x09
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     576:	89 85       	ldd	r24, Y+9	; 0x09
     578:	88 2f       	mov	r24, r24
     57a:	90 e0       	ldi	r25, 0x00	; 0
     57c:	9c 01       	movw	r18, r24
     57e:	27 70       	andi	r18, 0x07	; 7
     580:	33 27       	eor	r19, r19
     582:	81 e0       	ldi	r24, 0x01	; 1
     584:	90 e0       	ldi	r25, 0x00	; 0
     586:	02 c0       	rjmp	.+4      	; 0x58c <appSendData+0xa0>
     588:	88 0f       	add	r24, r24
     58a:	99 1f       	adc	r25, r25
     58c:	2a 95       	dec	r18
     58e:	e2 f7       	brpl	.-8      	; 0x588 <appSendData+0x9c>
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     590:	80 95       	com	r24
     592:	84 23       	and	r24, r20
     594:	28 2f       	mov	r18, r24
     596:	8e 81       	ldd	r24, Y+6	; 0x06
     598:	9f 81       	ldd	r25, Y+7	; 0x07
     59a:	fc 01       	movw	r30, r24
     59c:	22 83       	std	Z+2, r18	; 0x02
	toHexBuffer(statistics_buffer, msgFrame.beacon.collab_vector, N_COLLAB_VECTOR);
	printf("Collab Buffer: %s\n", statistics_buffer);
	
	NWK_DataReq(&msgReq);
#else
	if(connected)
     59e:	80 91 0d 03 	lds	r24, 0x030D	; 0x80030d <connected>
     5a2:	88 23       	and	r24, r24
     5a4:	29 f0       	breq	.+10     	; 0x5b0 <appSendData+0xc4>
	{
		// Utiliza o SLOT do TDMA para enviar dados somente apos conectar com o Coordenador
		NWK_DataReq(&msgReq);
     5a6:	87 e4       	ldi	r24, 0x47	; 71
     5a8:	92 e0       	ldi	r25, 0x02	; 2
     5aa:	0e 94 28 0e 	call	0x1c50	; 0x1c50 <NWK_DataReq>
	else
	{
		NWK_DataReq(&msgReqConnection);
	}
#endif
}
     5ae:	04 c0       	rjmp	.+8      	; 0x5b8 <appSendData+0xcc>
		// Utiliza o SLOT do TDMA para enviar dados somente apos conectar com o Coordenador
		NWK_DataReq(&msgReq);
	}
	else
	{
		NWK_DataReq(&msgReqConnection);
     5b0:	8a ea       	ldi	r24, 0xAA	; 170
     5b2:	92 e0       	ldi	r25, 0x02	; 2
     5b4:	0e 94 28 0e 	call	0x1c50	; 0x1c50 <NWK_DataReq>
	}
#endif
}
     5b8:	00 00       	nop
     5ba:	29 96       	adiw	r28, 0x09	; 9
     5bc:	0f b6       	in	r0, 0x3f	; 63
     5be:	f8 94       	cli
     5c0:	de bf       	out	0x3e, r29	; 62
     5c2:	0f be       	out	0x3f, r0	; 63
     5c4:	cd bf       	out	0x3d, r28	; 61
     5c6:	df 91       	pop	r29
     5c8:	cf 91       	pop	r28
     5ca:	08 95       	ret

000005cc <appDataInd>:
static bool appDataInd(NWK_DataInd_t *ind)
{
     5cc:	cf 93       	push	r28
     5ce:	df 93       	push	r29
     5d0:	cd b7       	in	r28, 0x3d	; 61
     5d2:	de b7       	in	r29, 0x3e	; 62
     5d4:	2b 97       	sbiw	r28, 0x0b	; 11
     5d6:	0f b6       	in	r0, 0x3f	; 63
     5d8:	f8 94       	cli
     5da:	de bf       	out	0x3e, r29	; 62
     5dc:	0f be       	out	0x3f, r0	; 63
     5de:	cd bf       	out	0x3d, r28	; 61
     5e0:	9b 87       	std	Y+11, r25	; 0x0b
     5e2:	8a 87       	std	Y+10, r24	; 0x0a
     5e4:	85 e3       	ldi	r24, 0x35	; 53
     5e6:	8b 83       	std	Y+3, r24	; 0x03
     5e8:	8b 81       	ldd	r24, Y+3	; 0x03
     5ea:	8c 83       	std	Y+4, r24	; 0x04
     5ec:	8c 81       	ldd	r24, Y+4	; 0x04
     5ee:	8d 83       	std	Y+5, r24	; 0x05
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
     5f0:	8d 81       	ldd	r24, Y+5	; 0x05
     5f2:	86 95       	lsr	r24
     5f4:	86 95       	lsr	r24
     5f6:	86 95       	lsr	r24
     5f8:	8e 83       	std	Y+6, r24	; 0x06
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
     5fa:	8e 81       	ldd	r24, Y+6	; 0x06
     5fc:	28 2f       	mov	r18, r24
     5fe:	30 e0       	ldi	r19, 0x00	; 0
     600:	c9 01       	movw	r24, r18
     602:	88 0f       	add	r24, r24
     604:	99 1f       	adc	r25, r25
     606:	82 0f       	add	r24, r18
     608:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
     60a:	80 96       	adiw	r24, 0x20	; 32
 * \brief : To toggle the pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
     60c:	98 87       	std	Y+8, r25	; 0x08
     60e:	8f 83       	std	Y+7, r24	; 0x07
     610:	8c 81       	ldd	r24, Y+4	; 0x04
     612:	89 87       	std	Y+9, r24	; 0x09
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     614:	89 85       	ldd	r24, Y+9	; 0x09
     616:	88 2f       	mov	r24, r24
     618:	90 e0       	ldi	r25, 0x00	; 0
     61a:	9c 01       	movw	r18, r24
     61c:	27 70       	andi	r18, 0x07	; 7
     61e:	33 27       	eor	r19, r19
     620:	81 e0       	ldi	r24, 0x01	; 1
     622:	90 e0       	ldi	r25, 0x00	; 0
     624:	02 c0       	rjmp	.+4      	; 0x62a <appDataInd+0x5e>
     626:	88 0f       	add	r24, r24
     628:	99 1f       	adc	r25, r25
     62a:	2a 95       	dec	r18
     62c:	e2 f7       	brpl	.-8      	; 0x626 <appDataInd+0x5a>
     62e:	28 2f       	mov	r18, r24
 */
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	base->PINCRL = arch_ioport_pin_to_mask(pin);
     630:	8f 81       	ldd	r24, Y+7	; 0x07
     632:	98 85       	ldd	r25, Y+8	; 0x08
     634:	fc 01       	movw	r30, r24
     636:	20 83       	st	Z, r18
#if (LED_COUNT > 0)
	LED_Toggle(LED_BLINK);
	//LED_Off(LED_DATA);
#endif
	energy_receive_statistics(ind);
     638:	8a 85       	ldd	r24, Y+10	; 0x0a
     63a:	9b 85       	ldd	r25, Y+11	; 0x0b
     63c:	0e 94 f9 0b 	call	0x17f2	; 0x17f2 <energy_receive_statistics>
	solver_received_data_frame(ind);
     640:	8a 85       	ldd	r24, Y+10	; 0x0a
     642:	9b 85       	ldd	r25, Y+11	; 0x0b
     644:	0e 94 3c 07 	call	0xe78	; 0xe78 <solver_received_data_frame>

	AppMessageFrame_t*	frame_struct	= (AppMessageFrame_t*) ind->data;
     648:	8a 85       	ldd	r24, Y+10	; 0x0a
     64a:	9b 85       	ldd	r25, Y+11	; 0x0b
     64c:	fc 01       	movw	r30, r24
     64e:	87 81       	ldd	r24, Z+7	; 0x07
     650:	90 85       	ldd	r25, Z+8	; 0x08
     652:	9a 83       	std	Y+2, r25	; 0x02
     654:	89 83       	std	Y+1, r24	; 0x01

	if(frame_struct->frameType == MSG_STATE_CONNECTION)
     656:	89 81       	ldd	r24, Y+1	; 0x01
     658:	9a 81       	ldd	r25, Y+2	; 0x02
     65a:	fc 01       	movw	r30, r24
     65c:	80 81       	ld	r24, Z
     65e:	83 30       	cpi	r24, 0x03	; 3
     660:	19 f4       	brne	.+6      	; 0x668 <appDataInd+0x9c>
		// No coordenador, responder ao pedido de conexão.
		msgReqConnection.dstAddr = ind->srcAddr;
		NWK_DataReq(&msgReqConnection);
#else
		// No cliente, indicação de conexão aceita e que os dados podem ser enviados.
		connected				= true;
     662:	81 e0       	ldi	r24, 0x01	; 1
     664:	80 93 0d 03 	sts	0x030D, r24	; 0x80030d <connected>
#endif
	}

	return true;
     668:	81 e0       	ldi	r24, 0x01	; 1
}
     66a:	2b 96       	adiw	r28, 0x0b	; 11
     66c:	0f b6       	in	r0, 0x3f	; 63
     66e:	f8 94       	cli
     670:	de bf       	out	0x3e, r29	; 62
     672:	0f be       	out	0x3f, r0	; 63
     674:	cd bf       	out	0x3d, r28	; 61
     676:	df 91       	pop	r29
     678:	cf 91       	pop	r28
     67a:	08 95       	ret

0000067c <appInit>:
static void appInit(void)
{
     67c:	cf 93       	push	r28
     67e:	df 93       	push	r29
     680:	cd b7       	in	r28, 0x3d	; 61
     682:	de b7       	in	r29, 0x3e	; 62
     684:	29 97       	sbiw	r28, 0x09	; 9
     686:	0f b6       	in	r0, 0x3f	; 63
     688:	f8 94       	cli
     68a:	de bf       	out	0x3e, r29	; 62
     68c:	0f be       	out	0x3f, r0	; 63
     68e:	cd bf       	out	0x3d, r28	; 61
	NWK_SetAddr(APP_ADDR);
     690:	81 e0       	ldi	r24, 0x01	; 1
     692:	90 e0       	ldi	r25, 0x00	; 0
     694:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <NWK_SetAddr>
	NWK_SetPanId(APP_PANID);
     698:	8e ef       	ldi	r24, 0xFE	; 254
     69a:	9a ec       	ldi	r25, 0xCA	; 202
     69c:	0e 94 5a 0d 	call	0x1ab4	; 0x1ab4 <NWK_SetPanId>
	PHY_SetChannel(APP_CHANNEL);
     6a0:	8f e0       	ldi	r24, 0x0F	; 15
     6a2:	0e 94 31 1e 	call	0x3c62	; 0x3c62 <PHY_SetChannel>
	PHY_SetRxState(true);
     6a6:	81 e0       	ldi	r24, 0x01	; 1
     6a8:	0e 94 21 1e 	call	0x3c42	; 0x3c42 <PHY_SetRxState>
     6ac:	80 e3       	ldi	r24, 0x30	; 48
     6ae:	89 83       	std	Y+1, r24	; 0x01
     6b0:	1a 82       	std	Y+2, r1	; 0x02
     6b2:	89 81       	ldd	r24, Y+1	; 0x01
     6b4:	8b 83       	std	Y+3, r24	; 0x03
     6b6:	8a 81       	ldd	r24, Y+2	; 0x02
     6b8:	8c 83       	std	Y+4, r24	; 0x04
 * \param: level high/low
 */
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);
     6ba:	8b 81       	ldd	r24, Y+3	; 0x03
     6bc:	86 95       	lsr	r24
     6be:	86 95       	lsr	r24
     6c0:	86 95       	lsr	r24
     6c2:	8d 83       	std	Y+5, r24	; 0x05
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
     6c4:	8d 81       	ldd	r24, Y+5	; 0x05
     6c6:	28 2f       	mov	r18, r24
     6c8:	30 e0       	ldi	r19, 0x00	; 0
     6ca:	c9 01       	movw	r24, r18
     6cc:	88 0f       	add	r24, r24
     6ce:	99 1f       	adc	r25, r25
     6d0:	82 0f       	add	r24, r18
     6d2:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
     6d4:	80 96       	adiw	r24, 0x20	; 32
 * \param: level high/low
 */
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);
     6d6:	9f 83       	std	Y+7, r25	; 0x07
     6d8:	8e 83       	std	Y+6, r24	; 0x06

	if (level) {
     6da:	8c 81       	ldd	r24, Y+4	; 0x04
     6dc:	88 23       	and	r24, r24
     6de:	d1 f0       	breq	.+52     	; 0x714 <appInit+0x98>
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
     6e0:	8e 81       	ldd	r24, Y+6	; 0x06
     6e2:	9f 81       	ldd	r25, Y+7	; 0x07
     6e4:	fc 01       	movw	r30, r24
     6e6:	42 81       	ldd	r20, Z+2	; 0x02
     6e8:	8b 81       	ldd	r24, Y+3	; 0x03
     6ea:	88 87       	std	Y+8, r24	; 0x08
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     6ec:	88 85       	ldd	r24, Y+8	; 0x08
     6ee:	88 2f       	mov	r24, r24
     6f0:	90 e0       	ldi	r25, 0x00	; 0
     6f2:	9c 01       	movw	r18, r24
     6f4:	27 70       	andi	r18, 0x07	; 7
     6f6:	33 27       	eor	r19, r19
     6f8:	81 e0       	ldi	r24, 0x01	; 1
     6fa:	90 e0       	ldi	r25, 0x00	; 0
     6fc:	02 c0       	rjmp	.+4      	; 0x702 <appInit+0x86>
     6fe:	88 0f       	add	r24, r24
     700:	99 1f       	adc	r25, r25
     702:	2a 95       	dec	r18
     704:	e2 f7       	brpl	.-8      	; 0x6fe <appInit+0x82>
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
     706:	24 2f       	mov	r18, r20
     708:	28 2b       	or	r18, r24
     70a:	8e 81       	ldd	r24, Y+6	; 0x06
     70c:	9f 81       	ldd	r25, Y+7	; 0x07
     70e:	fc 01       	movw	r30, r24
     710:	22 83       	std	Z+2, r18	; 0x02
     712:	1b c0       	rjmp	.+54     	; 0x74a <appInit+0xce>
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     714:	8e 81       	ldd	r24, Y+6	; 0x06
     716:	9f 81       	ldd	r25, Y+7	; 0x07
     718:	fc 01       	movw	r30, r24
     71a:	82 81       	ldd	r24, Z+2	; 0x02
     71c:	48 2f       	mov	r20, r24
     71e:	8b 81       	ldd	r24, Y+3	; 0x03
     720:	89 87       	std	Y+9, r24	; 0x09
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	88 2f       	mov	r24, r24
     726:	90 e0       	ldi	r25, 0x00	; 0
     728:	9c 01       	movw	r18, r24
     72a:	27 70       	andi	r18, 0x07	; 7
     72c:	33 27       	eor	r19, r19
     72e:	81 e0       	ldi	r24, 0x01	; 1
     730:	90 e0       	ldi	r25, 0x00	; 0
     732:	02 c0       	rjmp	.+4      	; 0x738 <appInit+0xbc>
     734:	88 0f       	add	r24, r24
     736:	99 1f       	adc	r25, r25
     738:	2a 95       	dec	r18
     73a:	e2 f7       	brpl	.-8      	; 0x734 <appInit+0xb8>
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     73c:	80 95       	com	r24
     73e:	84 23       	and	r24, r20
     740:	28 2f       	mov	r18, r24
     742:	8e 81       	ldd	r24, Y+6	; 0x06
     744:	9f 81       	ldd	r25, Y+7	; 0x07
     746:	fc 01       	movw	r30, r24
     748:	22 83       	std	Z+2, r18	; 0x02
#if (LED_COUNT > 0)
	LED_On(LED_NETWORK);
#endif

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
	srand(PHY_RandomReq());
     74a:	0e 94 22 1f 	call	0x3e44	; 0x3e44 <PHY_RandomReq>
     74e:	0e 94 f7 4b 	call	0x97ee	; 0x97ee <srand>
#endif

	tmrBlinkData.interval		= 50;
     752:	82 e3       	ldi	r24, 0x32	; 50
     754:	90 e0       	ldi	r25, 0x00	; 0
     756:	a0 e0       	ldi	r26, 0x00	; 0
     758:	b0 e0       	ldi	r27, 0x00	; 0
     75a:	80 93 40 02 	sts	0x0240, r24	; 0x800240 <tmrBlinkData+0x6>
     75e:	90 93 41 02 	sts	0x0241, r25	; 0x800241 <tmrBlinkData+0x7>
     762:	a0 93 42 02 	sts	0x0242, r26	; 0x800242 <tmrBlinkData+0x8>
     766:	b0 93 43 02 	sts	0x0243, r27	; 0x800243 <tmrBlinkData+0x9>
	tmrBlinkData.mode			= SYS_TIMER_INTERVAL_MODE;
     76a:	10 92 44 02 	sts	0x0244, r1	; 0x800244 <tmrBlinkData+0xa>
	tmrBlinkData.handler		= tmrBlinkDataHandler;
     76e:	84 eb       	ldi	r24, 0xB4	; 180
     770:	91 e0       	ldi	r25, 0x01	; 1
     772:	90 93 46 02 	sts	0x0246, r25	; 0x800246 <tmrBlinkData+0xc>
     776:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <tmrBlinkData+0xb>

	msgFrameConnection.frameType = MSG_STATE_CONNECTION;
     77a:	83 e0       	ldi	r24, 0x03	; 3
     77c:	80 93 bd 02 	sts	0x02BD, r24	; 0x8002bd <msgFrameConnection>

	msgReqConnection.dstAddr	= BROADCAST;
     780:	8f ef       	ldi	r24, 0xFF	; 255
     782:	9f ef       	ldi	r25, 0xFF	; 255
     784:	90 93 b0 02 	sts	0x02B0, r25	; 0x8002b0 <msgReqConnection+0x6>
     788:	80 93 af 02 	sts	0x02AF, r24	; 0x8002af <msgReqConnection+0x5>
	msgReqConnection.dstEndpoint = APP_DATA_ENDPOINT;
     78c:	81 e0       	ldi	r24, 0x01	; 1
     78e:	80 93 b1 02 	sts	0x02B1, r24	; 0x8002b1 <msgReqConnection+0x7>
	msgReqConnection.srcEndpoint = APP_DATA_ENDPOINT;
     792:	81 e0       	ldi	r24, 0x01	; 1
     794:	80 93 b2 02 	sts	0x02B2, r24	; 0x8002b2 <msgReqConnection+0x8>
	msgReqConnection.options	= NWK_OPT_LINK_LOCAL;
     798:	88 e0       	ldi	r24, 0x08	; 8
     79a:	80 93 b3 02 	sts	0x02B3, r24	; 0x8002b3 <msgReqConnection+0x9>
	msgReqConnection.data		= (uint8_t *)&msgFrameConnection;
     79e:	8d eb       	ldi	r24, 0xBD	; 189
     7a0:	92 e0       	ldi	r25, 0x02	; 2
     7a2:	90 93 b7 02 	sts	0x02B7, r25	; 0x8002b7 <msgReqConnection+0xd>
     7a6:	80 93 b6 02 	sts	0x02B6, r24	; 0x8002b6 <msgReqConnection+0xc>
	msgReqConnection.size		= sizeof(MsgState_t);
     7aa:	81 e0       	ldi	r24, 0x01	; 1
     7ac:	80 93 b8 02 	sts	0x02B8, r24	; 0x8002b8 <msgReqConnection+0xe>
	msgReqConnection.confirm	= NULL;
     7b0:	10 92 ba 02 	sts	0x02BA, r1	; 0x8002ba <msgReqConnection+0x10>
     7b4:	10 92 b9 02 	sts	0x02B9, r1	; 0x8002b9 <msgReqConnection+0xf>
	tmrComputeData.handler		= tmr_tdma_server_statistics;
	
	SYS_TimerStart(&tmrBeaconInterval);
#endif
#else
	connected					= false;
     7b8:	10 92 0d 03 	sts	0x030D, r1	; 0x80030d <connected>
	i_am_collab_dev				= false;
     7bc:	10 92 2e 03 	sts	0x032E, r1	; 0x80032e <i_am_collab_dev>
	i_am_collab_slot			= 0;
     7c0:	10 92 2f 03 	sts	0x032F, r1	; 0x80032f <i_am_collab_slot>
	i_am_collab_turn			= 0;
     7c4:	10 92 30 03 	sts	0x0330, r1	; 0x800330 <i_am_collab_turn>

	NWK_OpenEndpoint(APP_BEACON_ENDPOINT, appBeaconInd);
     7c8:	65 e3       	ldi	r22, 0x35	; 53
     7ca:	72 e0       	ldi	r23, 0x02	; 2
     7cc:	80 e0       	ldi	r24, 0x00	; 0
     7ce:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <NWK_OpenEndpoint>
	NWK_OpenEndpoint(APP_DATA_ENDPOINT, appDataInd);
     7d2:	66 ee       	ldi	r22, 0xE6	; 230
     7d4:	72 e0       	ldi	r23, 0x02	; 2
     7d6:	81 e0       	ldi	r24, 0x01	; 1
     7d8:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <NWK_OpenEndpoint>

	msgFrame.frameType			= MSG_STATE_DATA;
     7dc:	81 e0       	ldi	r24, 0x01	; 1
     7de:	80 93 5a 02 	sts	0x025A, r24	; 0x80025a <msgFrame>

	msgReq.dstAddr				= BROADCAST;
     7e2:	8f ef       	ldi	r24, 0xFF	; 255
     7e4:	9f ef       	ldi	r25, 0xFF	; 255
     7e6:	90 93 4d 02 	sts	0x024D, r25	; 0x80024d <msgReq+0x6>
     7ea:	80 93 4c 02 	sts	0x024C, r24	; 0x80024c <msgReq+0x5>
	msgReq.dstEndpoint			= APP_DATA_ENDPOINT;
     7ee:	81 e0       	ldi	r24, 0x01	; 1
     7f0:	80 93 4e 02 	sts	0x024E, r24	; 0x80024e <msgReq+0x7>
	msgReq.srcEndpoint			= APP_DATA_ENDPOINT;
     7f4:	81 e0       	ldi	r24, 0x01	; 1
     7f6:	80 93 4f 02 	sts	0x024F, r24	; 0x80024f <msgReq+0x8>
	msgReq.options				= NWK_OPT_LINK_LOCAL;
     7fa:	88 e0       	ldi	r24, 0x08	; 8
     7fc:	80 93 50 02 	sts	0x0250, r24	; 0x800250 <msgReq+0x9>
	msgReq.data					= (uint8_t *)&msgFrame;
     800:	8a e5       	ldi	r24, 0x5A	; 90
     802:	92 e0       	ldi	r25, 0x02	; 2
     804:	90 93 54 02 	sts	0x0254, r25	; 0x800254 <msgReq+0xd>
     808:	80 93 53 02 	sts	0x0253, r24	; 0x800253 <msgReq+0xc>
	msgReq.size					= sizeof(MsgState_t) + sizeof(AppMessageData_t);
     80c:	81 e4       	ldi	r24, 0x41	; 65
     80e:	80 93 55 02 	sts	0x0255, r24	; 0x800255 <msgReq+0xe>
	msgReq.confirm				= tdma_job_conf;
     812:	85 e2       	ldi	r24, 0x25	; 37
     814:	92 e0       	ldi	r25, 0x02	; 2
     816:	90 93 57 02 	sts	0x0257, r25	; 0x800257 <msgReq+0x10>
     81a:	80 93 56 02 	sts	0x0256, r24	; 0x800256 <msgReq+0xf>

	/*
	 * Configure interrupts callback functions
	 * overflow interrupt, compare 1,2,3 interrupts
	 */
	macsc_set_cmp1_int_cb(tdma_client_turn);		// Wake-up, wait beacon (synchronize)
     81e:	8a e1       	ldi	r24, 0x1A	; 26
     820:	92 e0       	ldi	r25, 0x02	; 2
     822:	0e 94 ab 35 	call	0x6b56	; 0x6b56 <macsc_set_cmp1_int_cb>

	/*
	 * Configure MACSC to generate compare interrupts from channels 1,2,3
	 * Set compare mode to absolute,set compare value.
	 */
	macsc_enable_auto_ts();
     826:	0e 94 9a 01 	call	0x334	; 0x334 <macsc_enable_auto_ts>
	macsc_enable_cmp_int(MACSC_CC1);
     82a:	81 e0       	ldi	r24, 0x01	; 1
     82c:	0e 94 24 34 	call	0x6848	; 0x6848 <macsc_enable_cmp_int>
	macsc_use_cmp(MACSC_RELATIVE_CMP, BEACON_INTERVAL_BI - TDMA_FIRST_SLOT, MACSC_CC1);
     830:	21 e0       	ldi	r18, 0x01	; 1
     832:	4b ec       	ldi	r20, 0xCB	; 203
     834:	53 eb       	ldi	r21, 0xB3	; 179
     836:	63 e0       	ldi	r22, 0x03	; 3
     838:	70 e0       	ldi	r23, 0x00	; 0
     83a:	81 e0       	ldi	r24, 0x01	; 1
     83c:	0e 94 d8 34 	call	0x69b0	; 0x69b0 <macsc_use_cmp>
#endif
}
     840:	00 00       	nop
     842:	29 96       	adiw	r28, 0x09	; 9
     844:	0f b6       	in	r0, 0x3f	; 63
     846:	f8 94       	cli
     848:	de bf       	out	0x3e, r29	; 62
     84a:	0f be       	out	0x3f, r0	; 63
     84c:	cd bf       	out	0x3d, r28	; 61
     84e:	df 91       	pop	r29
     850:	cf 91       	pop	r28
     852:	08 95       	ret

00000854 <APP_TaskHandler>:
/*************************************************************************//**
*****************************************************************************/
static void APP_TaskHandler(void)
{
     854:	cf 93       	push	r28
     856:	df 93       	push	r29
     858:	cd b7       	in	r28, 0x3d	; 61
     85a:	de b7       	in	r29, 0x3e	; 62
     85c:	a5 97       	sbiw	r28, 0x25	; 37
     85e:	0f b6       	in	r0, 0x3f	; 63
     860:	f8 94       	cli
     862:	de bf       	out	0x3e, r29	; 62
     864:	0f be       	out	0x3f, r0	; 63
     866:	cd bf       	out	0x3d, r28	; 61
	switch (appState)
     868:	80 91 39 02 	lds	r24, 0x0239	; 0x800239 <appState>
     86c:	88 2f       	mov	r24, r24
     86e:	90 e0       	ldi	r25, 0x00	; 0
     870:	83 30       	cpi	r24, 0x03	; 3
     872:	91 05       	cpc	r25, r1
     874:	a9 f0       	breq	.+42     	; 0x8a0 <APP_TaskHandler+0x4c>
     876:	84 30       	cpi	r24, 0x04	; 4
     878:	91 05       	cpc	r25, r1
     87a:	3c f4       	brge	.+14     	; 0x88a <APP_TaskHandler+0x36>
     87c:	00 97       	sbiw	r24, 0x00	; 0
     87e:	09 f4       	brne	.+2      	; 0x882 <APP_TaskHandler+0x2e>
     880:	88 c1       	rjmp	.+784    	; 0xb92 <APP_TaskHandler+0x33e>
     882:	02 97       	sbiw	r24, 0x02	; 2
     884:	09 f4       	brne	.+2      	; 0x888 <APP_TaskHandler+0x34>
     886:	67 c0       	rjmp	.+206    	; 0x956 <APP_TaskHandler+0x102>
			appState			= APP_STATE_IDLE;
			break;
		}
		default:
		{
			break;
     888:	8f c1       	rjmp	.+798    	; 0xba8 <APP_TaskHandler+0x354>
}
/*************************************************************************//**
*****************************************************************************/
static void APP_TaskHandler(void)
{
	switch (appState)
     88a:	88 30       	cpi	r24, 0x08	; 8
     88c:	91 05       	cpc	r25, r1
     88e:	09 f4       	brne	.+2      	; 0x892 <APP_TaskHandler+0x3e>
     890:	7c c0       	rjmp	.+248    	; 0x98a <APP_TaskHandler+0x136>
     892:	89 30       	cpi	r24, 0x09	; 9
     894:	91 05       	cpc	r25, r1
     896:	51 f0       	breq	.+20     	; 0x8ac <APP_TaskHandler+0x58>
     898:	07 97       	sbiw	r24, 0x07	; 7
     89a:	09 f4       	brne	.+2      	; 0x89e <APP_TaskHandler+0x4a>
     89c:	62 c0       	rjmp	.+196    	; 0x962 <APP_TaskHandler+0x10e>
			appState			= APP_STATE_IDLE;
			break;
		}
		default:
		{
			break;
     89e:	84 c1       	rjmp	.+776    	; 0xba8 <APP_TaskHandler+0x354>
			break;
		}
#endif
		case APP_STATE_SEND:
		{
			appSendData();
     8a0:	0e 94 76 02 	call	0x4ec	; 0x4ec <appSendData>
			appState			= APP_STATE_SEND_BUSY_DATA;
     8a4:	85 e0       	ldi	r24, 0x05	; 5
     8a6:	80 93 39 02 	sts	0x0239, r24	; 0x800239 <appState>
			break;
     8aa:	7e c1       	rjmp	.+764    	; 0xba8 <APP_TaskHandler+0x354>
		}
#if (APP_ENDDEVICE)
		case APP_STATE_WAKEUP_AND_WAIT:
		{
			NWK_WakeupReq();
     8ac:	0e 94 ca 0d 	call	0x1b94	; 0x1b94 <NWK_WakeupReq>
     8b0:	80 e3       	ldi	r24, 0x30	; 48
     8b2:	8d 83       	std	Y+5, r24	; 0x05
     8b4:	1e 82       	std	Y+6, r1	; 0x06
     8b6:	8d 81       	ldd	r24, Y+5	; 0x05
     8b8:	8f 83       	std	Y+7, r24	; 0x07
     8ba:	8e 81       	ldd	r24, Y+6	; 0x06
     8bc:	88 87       	std	Y+8, r24	; 0x08
 * \param: level high/low
 */
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);
     8be:	8f 81       	ldd	r24, Y+7	; 0x07
     8c0:	86 95       	lsr	r24
     8c2:	86 95       	lsr	r24
     8c4:	86 95       	lsr	r24
     8c6:	89 87       	std	Y+9, r24	; 0x09
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
     8c8:	89 85       	ldd	r24, Y+9	; 0x09
     8ca:	28 2f       	mov	r18, r24
     8cc:	30 e0       	ldi	r19, 0x00	; 0
     8ce:	c9 01       	movw	r24, r18
     8d0:	88 0f       	add	r24, r24
     8d2:	99 1f       	adc	r25, r25
     8d4:	82 0f       	add	r24, r18
     8d6:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
     8d8:	80 96       	adiw	r24, 0x20	; 32
 * \param: level high/low
 */
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);
     8da:	9b 87       	std	Y+11, r25	; 0x0b
     8dc:	8a 87       	std	Y+10, r24	; 0x0a

	if (level) {
     8de:	88 85       	ldd	r24, Y+8	; 0x08
     8e0:	88 23       	and	r24, r24
     8e2:	d1 f0       	breq	.+52     	; 0x918 <APP_TaskHandler+0xc4>
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
     8e4:	8a 85       	ldd	r24, Y+10	; 0x0a
     8e6:	9b 85       	ldd	r25, Y+11	; 0x0b
     8e8:	fc 01       	movw	r30, r24
     8ea:	42 81       	ldd	r20, Z+2	; 0x02
     8ec:	8f 81       	ldd	r24, Y+7	; 0x07
     8ee:	8c 87       	std	Y+12, r24	; 0x0c
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     8f0:	8c 85       	ldd	r24, Y+12	; 0x0c
     8f2:	88 2f       	mov	r24, r24
     8f4:	90 e0       	ldi	r25, 0x00	; 0
     8f6:	9c 01       	movw	r18, r24
     8f8:	27 70       	andi	r18, 0x07	; 7
     8fa:	33 27       	eor	r19, r19
     8fc:	81 e0       	ldi	r24, 0x01	; 1
     8fe:	90 e0       	ldi	r25, 0x00	; 0
     900:	02 c0       	rjmp	.+4      	; 0x906 <APP_TaskHandler+0xb2>
     902:	88 0f       	add	r24, r24
     904:	99 1f       	adc	r25, r25
     906:	2a 95       	dec	r18
     908:	e2 f7       	brpl	.-8      	; 0x902 <APP_TaskHandler+0xae>
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
     90a:	24 2f       	mov	r18, r20
     90c:	28 2b       	or	r18, r24
     90e:	8a 85       	ldd	r24, Y+10	; 0x0a
     910:	9b 85       	ldd	r25, Y+11	; 0x0b
     912:	fc 01       	movw	r30, r24
     914:	22 83       	std	Z+2, r18	; 0x02
     916:	1b c0       	rjmp	.+54     	; 0x94e <APP_TaskHandler+0xfa>
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     918:	8a 85       	ldd	r24, Y+10	; 0x0a
     91a:	9b 85       	ldd	r25, Y+11	; 0x0b
     91c:	fc 01       	movw	r30, r24
     91e:	82 81       	ldd	r24, Z+2	; 0x02
     920:	48 2f       	mov	r20, r24
     922:	8f 81       	ldd	r24, Y+7	; 0x07
     924:	8d 87       	std	Y+13, r24	; 0x0d
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     926:	8d 85       	ldd	r24, Y+13	; 0x0d
     928:	88 2f       	mov	r24, r24
     92a:	90 e0       	ldi	r25, 0x00	; 0
     92c:	9c 01       	movw	r18, r24
     92e:	27 70       	andi	r18, 0x07	; 7
     930:	33 27       	eor	r19, r19
     932:	81 e0       	ldi	r24, 0x01	; 1
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	02 c0       	rjmp	.+4      	; 0x93c <APP_TaskHandler+0xe8>
     938:	88 0f       	add	r24, r24
     93a:	99 1f       	adc	r25, r25
     93c:	2a 95       	dec	r18
     93e:	e2 f7       	brpl	.-8      	; 0x938 <APP_TaskHandler+0xe4>
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     940:	80 95       	com	r24
     942:	84 23       	and	r24, r20
     944:	28 2f       	mov	r18, r24
     946:	8a 85       	ldd	r24, Y+10	; 0x0a
     948:	9b 85       	ldd	r25, Y+11	; 0x0b
     94a:	fc 01       	movw	r30, r24
     94c:	22 83       	std	Z+2, r18	; 0x02
#if (LED_COUNT > 0)
	LED_On(LED_NETWORK);
#endif
			appState			= APP_STATE_IDLE;
     94e:	81 e0       	ldi	r24, 0x01	; 1
     950:	80 93 39 02 	sts	0x0239, r24	; 0x800239 <appState>
			break;
     954:	29 c1       	rjmp	.+594    	; 0xba8 <APP_TaskHandler+0x354>
		}
		case APP_STATE_SEND_PREPARE:
		{
			appSendPrepare();
     956:	0e 94 55 02 	call	0x4aa	; 0x4aa <appSendPrepare>
			appState			= APP_STATE_SEND;
     95a:	83 e0       	ldi	r24, 0x03	; 3
     95c:	80 93 39 02 	sts	0x0239, r24	; 0x800239 <appState>
			break;
     960:	23 c1       	rjmp	.+582    	; 0xba8 <APP_TaskHandler+0x354>
		}
		case APP_STATE_SLEEP_PREPARE:
		{
			if(!NWK_Busy())
     962:	0e 94 8e 0d 	call	0x1b1c	; 0x1b1c <NWK_Busy>
     966:	98 2f       	mov	r25, r24
     968:	81 e0       	ldi	r24, 0x01	; 1
     96a:	89 27       	eor	r24, r25
     96c:	88 23       	and	r24, r24
     96e:	09 f4       	brne	.+2      	; 0x972 <APP_TaskHandler+0x11e>
     970:	1a c1       	rjmp	.+564    	; 0xba6 <APP_TaskHandler+0x352>
			{
				irqflags_t flags = cpu_irq_save();
     972:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <cpu_irq_save>
     976:	8a 83       	std	Y+2, r24	; 0x02
				NWK_SleepReq();
     978:	0e 94 c0 0d 	call	0x1b80	; 0x1b80 <NWK_SleepReq>
				appState		= APP_STATE_SLEEP;
     97c:	88 e0       	ldi	r24, 0x08	; 8
     97e:	80 93 39 02 	sts	0x0239, r24	; 0x800239 <appState>
				cpu_irq_restore(flags);
     982:	8a 81       	ldd	r24, Y+2	; 0x02
     984:	0e 94 8a 01 	call	0x314	; 0x314 <cpu_irq_restore>
			}
			break;
     988:	0e c1       	rjmp	.+540    	; 0xba6 <APP_TaskHandler+0x352>
     98a:	80 e3       	ldi	r24, 0x30	; 48
     98c:	8b 83       	std	Y+3, r24	; 0x03
     98e:	81 e0       	ldi	r24, 0x01	; 1
     990:	8e 8f       	std	Y+30, r24	; 0x1e
     992:	8b 81       	ldd	r24, Y+3	; 0x03
     994:	8f 8f       	std	Y+31, r24	; 0x1f
     996:	8e 8d       	ldd	r24, Y+30	; 0x1e
     998:	88 a3       	std	Y+32, r24	; 0x20
 * \param: level high/low
 */
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);
     99a:	8f 8d       	ldd	r24, Y+31	; 0x1f
     99c:	86 95       	lsr	r24
     99e:	86 95       	lsr	r24
     9a0:	86 95       	lsr	r24
     9a2:	89 a3       	std	Y+33, r24	; 0x21
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
     9a4:	89 a1       	ldd	r24, Y+33	; 0x21
     9a6:	28 2f       	mov	r18, r24
     9a8:	30 e0       	ldi	r19, 0x00	; 0
     9aa:	c9 01       	movw	r24, r18
     9ac:	88 0f       	add	r24, r24
     9ae:	99 1f       	adc	r25, r25
     9b0:	82 0f       	add	r24, r18
     9b2:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
     9b4:	80 96       	adiw	r24, 0x20	; 32
 * \param: level high/low
 */
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);
     9b6:	9b a3       	std	Y+35, r25	; 0x23
     9b8:	8a a3       	std	Y+34, r24	; 0x22

	if (level) {
     9ba:	88 a1       	ldd	r24, Y+32	; 0x20
     9bc:	88 23       	and	r24, r24
     9be:	d1 f0       	breq	.+52     	; 0x9f4 <APP_TaskHandler+0x1a0>
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
     9c0:	8a a1       	ldd	r24, Y+34	; 0x22
     9c2:	9b a1       	ldd	r25, Y+35	; 0x23
     9c4:	fc 01       	movw	r30, r24
     9c6:	42 81       	ldd	r20, Z+2	; 0x02
     9c8:	8f 8d       	ldd	r24, Y+31	; 0x1f
     9ca:	8c a3       	std	Y+36, r24	; 0x24
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     9cc:	8c a1       	ldd	r24, Y+36	; 0x24
     9ce:	88 2f       	mov	r24, r24
     9d0:	90 e0       	ldi	r25, 0x00	; 0
     9d2:	9c 01       	movw	r18, r24
     9d4:	27 70       	andi	r18, 0x07	; 7
     9d6:	33 27       	eor	r19, r19
     9d8:	81 e0       	ldi	r24, 0x01	; 1
     9da:	90 e0       	ldi	r25, 0x00	; 0
     9dc:	02 c0       	rjmp	.+4      	; 0x9e2 <APP_TaskHandler+0x18e>
     9de:	88 0f       	add	r24, r24
     9e0:	99 1f       	adc	r25, r25
     9e2:	2a 95       	dec	r18
     9e4:	e2 f7       	brpl	.-8      	; 0x9de <APP_TaskHandler+0x18a>
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
     9e6:	24 2f       	mov	r18, r20
     9e8:	28 2b       	or	r18, r24
     9ea:	8a a1       	ldd	r24, Y+34	; 0x22
     9ec:	9b a1       	ldd	r25, Y+35	; 0x23
     9ee:	fc 01       	movw	r30, r24
     9f0:	22 83       	std	Z+2, r18	; 0x02
     9f2:	1b c0       	rjmp	.+54     	; 0xa2a <APP_TaskHandler+0x1d6>
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     9f4:	8a a1       	ldd	r24, Y+34	; 0x22
     9f6:	9b a1       	ldd	r25, Y+35	; 0x23
     9f8:	fc 01       	movw	r30, r24
     9fa:	82 81       	ldd	r24, Z+2	; 0x02
     9fc:	48 2f       	mov	r20, r24
     9fe:	8f 8d       	ldd	r24, Y+31	; 0x1f
     a00:	8d a3       	std	Y+37, r24	; 0x25
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     a02:	8d a1       	ldd	r24, Y+37	; 0x25
     a04:	88 2f       	mov	r24, r24
     a06:	90 e0       	ldi	r25, 0x00	; 0
     a08:	9c 01       	movw	r18, r24
     a0a:	27 70       	andi	r18, 0x07	; 7
     a0c:	33 27       	eor	r19, r19
     a0e:	81 e0       	ldi	r24, 0x01	; 1
     a10:	90 e0       	ldi	r25, 0x00	; 0
     a12:	02 c0       	rjmp	.+4      	; 0xa18 <APP_TaskHandler+0x1c4>
     a14:	88 0f       	add	r24, r24
     a16:	99 1f       	adc	r25, r25
     a18:	2a 95       	dec	r18
     a1a:	e2 f7       	brpl	.-8      	; 0xa14 <APP_TaskHandler+0x1c0>
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     a1c:	80 95       	com	r24
     a1e:	84 23       	and	r24, r20
     a20:	28 2f       	mov	r18, r24
     a22:	8a a1       	ldd	r24, Y+34	; 0x22
     a24:	9b a1       	ldd	r25, Y+35	; 0x23
     a26:	fc 01       	movw	r30, r24
     a28:	22 83       	std	Z+2, r18	; 0x02
     a2a:	81 e3       	ldi	r24, 0x31	; 49
     a2c:	8c 83       	std	Y+4, r24	; 0x04
     a2e:	81 e0       	ldi	r24, 0x01	; 1
     a30:	8e 8b       	std	Y+22, r24	; 0x16
     a32:	8c 81       	ldd	r24, Y+4	; 0x04
     a34:	8f 8b       	std	Y+23, r24	; 0x17
     a36:	8e 89       	ldd	r24, Y+22	; 0x16
     a38:	88 8f       	std	Y+24, r24	; 0x18
 * \param: level high/low
 */
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);
     a3a:	8f 89       	ldd	r24, Y+23	; 0x17
     a3c:	86 95       	lsr	r24
     a3e:	86 95       	lsr	r24
     a40:	86 95       	lsr	r24
     a42:	89 8f       	std	Y+25, r24	; 0x19
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
     a44:	89 8d       	ldd	r24, Y+25	; 0x19
     a46:	28 2f       	mov	r18, r24
     a48:	30 e0       	ldi	r19, 0x00	; 0
     a4a:	c9 01       	movw	r24, r18
     a4c:	88 0f       	add	r24, r24
     a4e:	99 1f       	adc	r25, r25
     a50:	82 0f       	add	r24, r18
     a52:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
     a54:	80 96       	adiw	r24, 0x20	; 32
 * \param: level high/low
 */
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);
     a56:	9b 8f       	std	Y+27, r25	; 0x1b
     a58:	8a 8f       	std	Y+26, r24	; 0x1a

	if (level) {
     a5a:	88 8d       	ldd	r24, Y+24	; 0x18
     a5c:	88 23       	and	r24, r24
     a5e:	d1 f0       	breq	.+52     	; 0xa94 <APP_TaskHandler+0x240>
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
     a60:	8a 8d       	ldd	r24, Y+26	; 0x1a
     a62:	9b 8d       	ldd	r25, Y+27	; 0x1b
     a64:	fc 01       	movw	r30, r24
     a66:	42 81       	ldd	r20, Z+2	; 0x02
     a68:	8f 89       	ldd	r24, Y+23	; 0x17
     a6a:	8c 8f       	std	Y+28, r24	; 0x1c
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     a6c:	8c 8d       	ldd	r24, Y+28	; 0x1c
     a6e:	88 2f       	mov	r24, r24
     a70:	90 e0       	ldi	r25, 0x00	; 0
     a72:	9c 01       	movw	r18, r24
     a74:	27 70       	andi	r18, 0x07	; 7
     a76:	33 27       	eor	r19, r19
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	02 c0       	rjmp	.+4      	; 0xa82 <APP_TaskHandler+0x22e>
     a7e:	88 0f       	add	r24, r24
     a80:	99 1f       	adc	r25, r25
     a82:	2a 95       	dec	r18
     a84:	e2 f7       	brpl	.-8      	; 0xa7e <APP_TaskHandler+0x22a>
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
     a86:	24 2f       	mov	r18, r20
     a88:	28 2b       	or	r18, r24
     a8a:	8a 8d       	ldd	r24, Y+26	; 0x1a
     a8c:	9b 8d       	ldd	r25, Y+27	; 0x1b
     a8e:	fc 01       	movw	r30, r24
     a90:	22 83       	std	Z+2, r18	; 0x02
     a92:	1b c0       	rjmp	.+54     	; 0xaca <APP_TaskHandler+0x276>
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     a94:	8a 8d       	ldd	r24, Y+26	; 0x1a
     a96:	9b 8d       	ldd	r25, Y+27	; 0x1b
     a98:	fc 01       	movw	r30, r24
     a9a:	82 81       	ldd	r24, Z+2	; 0x02
     a9c:	48 2f       	mov	r20, r24
     a9e:	8f 89       	ldd	r24, Y+23	; 0x17
     aa0:	8d 8f       	std	Y+29, r24	; 0x1d
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     aa2:	8d 8d       	ldd	r24, Y+29	; 0x1d
     aa4:	88 2f       	mov	r24, r24
     aa6:	90 e0       	ldi	r25, 0x00	; 0
     aa8:	9c 01       	movw	r18, r24
     aaa:	27 70       	andi	r18, 0x07	; 7
     aac:	33 27       	eor	r19, r19
     aae:	81 e0       	ldi	r24, 0x01	; 1
     ab0:	90 e0       	ldi	r25, 0x00	; 0
     ab2:	02 c0       	rjmp	.+4      	; 0xab8 <APP_TaskHandler+0x264>
     ab4:	88 0f       	add	r24, r24
     ab6:	99 1f       	adc	r25, r25
     ab8:	2a 95       	dec	r18
     aba:	e2 f7       	brpl	.-8      	; 0xab4 <APP_TaskHandler+0x260>
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     abc:	80 95       	com	r24
     abe:	84 23       	and	r24, r20
     ac0:	28 2f       	mov	r18, r24
     ac2:	8a 8d       	ldd	r24, Y+26	; 0x1a
     ac4:	9b 8d       	ldd	r25, Y+27	; 0x1b
     ac6:	fc 01       	movw	r30, r24
     ac8:	22 83       	std	Z+2, r18	; 0x02
     aca:	85 e3       	ldi	r24, 0x35	; 53
     acc:	89 83       	std	Y+1, r24	; 0x01
     ace:	81 e0       	ldi	r24, 0x01	; 1
     ad0:	8e 87       	std	Y+14, r24	; 0x0e
     ad2:	89 81       	ldd	r24, Y+1	; 0x01
     ad4:	8f 87       	std	Y+15, r24	; 0x0f
     ad6:	8e 85       	ldd	r24, Y+14	; 0x0e
     ad8:	88 8b       	std	Y+16, r24	; 0x10
 * \param: level high/low
 */
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);
     ada:	8f 85       	ldd	r24, Y+15	; 0x0f
     adc:	86 95       	lsr	r24
     ade:	86 95       	lsr	r24
     ae0:	86 95       	lsr	r24
     ae2:	89 8b       	std	Y+17, r24	; 0x11
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
     ae4:	89 89       	ldd	r24, Y+17	; 0x11
     ae6:	28 2f       	mov	r18, r24
     ae8:	30 e0       	ldi	r19, 0x00	; 0
     aea:	c9 01       	movw	r24, r18
     aec:	88 0f       	add	r24, r24
     aee:	99 1f       	adc	r25, r25
     af0:	82 0f       	add	r24, r18
     af2:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
     af4:	80 96       	adiw	r24, 0x20	; 32
 * \param: level high/low
 */
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);
     af6:	9b 8b       	std	Y+19, r25	; 0x13
     af8:	8a 8b       	std	Y+18, r24	; 0x12

	if (level) {
     afa:	88 89       	ldd	r24, Y+16	; 0x10
     afc:	88 23       	and	r24, r24
     afe:	d1 f0       	breq	.+52     	; 0xb34 <APP_TaskHandler+0x2e0>
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
     b00:	8a 89       	ldd	r24, Y+18	; 0x12
     b02:	9b 89       	ldd	r25, Y+19	; 0x13
     b04:	fc 01       	movw	r30, r24
     b06:	42 81       	ldd	r20, Z+2	; 0x02
     b08:	8f 85       	ldd	r24, Y+15	; 0x0f
     b0a:	8c 8b       	std	Y+20, r24	; 0x14
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     b0c:	8c 89       	ldd	r24, Y+20	; 0x14
     b0e:	88 2f       	mov	r24, r24
     b10:	90 e0       	ldi	r25, 0x00	; 0
     b12:	9c 01       	movw	r18, r24
     b14:	27 70       	andi	r18, 0x07	; 7
     b16:	33 27       	eor	r19, r19
     b18:	81 e0       	ldi	r24, 0x01	; 1
     b1a:	90 e0       	ldi	r25, 0x00	; 0
     b1c:	02 c0       	rjmp	.+4      	; 0xb22 <APP_TaskHandler+0x2ce>
     b1e:	88 0f       	add	r24, r24
     b20:	99 1f       	adc	r25, r25
     b22:	2a 95       	dec	r18
     b24:	e2 f7       	brpl	.-8      	; 0xb1e <APP_TaskHandler+0x2ca>
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
     b26:	24 2f       	mov	r18, r20
     b28:	28 2b       	or	r18, r24
     b2a:	8a 89       	ldd	r24, Y+18	; 0x12
     b2c:	9b 89       	ldd	r25, Y+19	; 0x13
     b2e:	fc 01       	movw	r30, r24
     b30:	22 83       	std	Z+2, r18	; 0x02
     b32:	1b c0       	rjmp	.+54     	; 0xb6a <APP_TaskHandler+0x316>
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     b34:	8a 89       	ldd	r24, Y+18	; 0x12
     b36:	9b 89       	ldd	r25, Y+19	; 0x13
     b38:	fc 01       	movw	r30, r24
     b3a:	82 81       	ldd	r24, Z+2	; 0x02
     b3c:	48 2f       	mov	r20, r24
     b3e:	8f 85       	ldd	r24, Y+15	; 0x0f
     b40:	8d 8b       	std	Y+21, r24	; 0x15
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     b42:	8d 89       	ldd	r24, Y+21	; 0x15
     b44:	88 2f       	mov	r24, r24
     b46:	90 e0       	ldi	r25, 0x00	; 0
     b48:	9c 01       	movw	r18, r24
     b4a:	27 70       	andi	r18, 0x07	; 7
     b4c:	33 27       	eor	r19, r19
     b4e:	81 e0       	ldi	r24, 0x01	; 1
     b50:	90 e0       	ldi	r25, 0x00	; 0
     b52:	02 c0       	rjmp	.+4      	; 0xb58 <APP_TaskHandler+0x304>
     b54:	88 0f       	add	r24, r24
     b56:	99 1f       	adc	r25, r25
     b58:	2a 95       	dec	r18
     b5a:	e2 f7       	brpl	.-8      	; 0xb54 <APP_TaskHandler+0x300>
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     b5c:	80 95       	com	r24
     b5e:	84 23       	and	r24, r20
     b60:	28 2f       	mov	r18, r24
     b62:	8a 89       	ldd	r24, Y+18	; 0x12
     b64:	9b 89       	ldd	r25, Y+19	; 0x13
     b66:	fc 01       	movw	r30, r24
     b68:	22 83       	std	Z+2, r18	; 0x02
#if (LED_COUNT > 0)
	LED_Off(LED_NETWORK);
	LED_Off(LED_DATA);
	LED_Off(LED_BLINK);
#endif
			sleep_enable();
     b6a:	83 e5       	ldi	r24, 0x53	; 83
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	23 e5       	ldi	r18, 0x53	; 83
     b70:	30 e0       	ldi	r19, 0x00	; 0
     b72:	f9 01       	movw	r30, r18
     b74:	20 81       	ld	r18, Z
     b76:	21 60       	ori	r18, 0x01	; 1
     b78:	fc 01       	movw	r30, r24
     b7a:	20 83       	st	Z, r18
			sleep_enter();
     b7c:	88 95       	sleep
			sleep_disable();
     b7e:	83 e5       	ldi	r24, 0x53	; 83
     b80:	90 e0       	ldi	r25, 0x00	; 0
     b82:	23 e5       	ldi	r18, 0x53	; 83
     b84:	30 e0       	ldi	r19, 0x00	; 0
     b86:	f9 01       	movw	r30, r18
     b88:	20 81       	ld	r18, Z
     b8a:	2e 7f       	andi	r18, 0xFE	; 254
     b8c:	fc 01       	movw	r30, r24
     b8e:	20 83       	st	Z, r18
			break;
     b90:	0b c0       	rjmp	.+22     	; 0xba8 <APP_TaskHandler+0x354>
		}
#endif
		case APP_STATE_INITIAL:
		{
			energy_init();
     b92:	0e 94 59 0b 	call	0x16b2	; 0x16b2 <energy_init>
			solver_init();
     b96:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <solver_init>
			appInit();
     b9a:	0e 94 3e 03 	call	0x67c	; 0x67c <appInit>
			appState			= APP_STATE_IDLE;
     b9e:	81 e0       	ldi	r24, 0x01	; 1
     ba0:	80 93 39 02 	sts	0x0239, r24	; 0x800239 <appState>
			break;
     ba4:	01 c0       	rjmp	.+2      	; 0xba8 <APP_TaskHandler+0x354>
				irqflags_t flags = cpu_irq_save();
				NWK_SleepReq();
				appState		= APP_STATE_SLEEP;
				cpu_irq_restore(flags);
			}
			break;
     ba6:	00 00       	nop
		default:
		{
			break;
		}
	}
}
     ba8:	00 00       	nop
     baa:	a5 96       	adiw	r28, 0x25	; 37
     bac:	0f b6       	in	r0, 0x3f	; 63
     bae:	f8 94       	cli
     bb0:	de bf       	out	0x3e, r29	; 62
     bb2:	0f be       	out	0x3f, r0	; 63
     bb4:	cd bf       	out	0x3d, r28	; 61
     bb6:	df 91       	pop	r29
     bb8:	cf 91       	pop	r28
     bba:	08 95       	ret

00000bbc <main>:

/*****************************************************************************
*****************************************************************************/
int main(void)
{
     bbc:	cf 93       	push	r28
     bbe:	df 93       	push	r29
     bc0:	cd b7       	in	r28, 0x3d	; 61
     bc2:	de b7       	in	r29, 0x3e	; 62
	sysclk_init();
     bc4:	0e 94 ee 3c 	call	0x79dc	; 0x79dc <sysclk_init>
	board_init();
     bc8:	0e 94 23 40 	call	0x8046	; 0x8046 <board_init>

	SYS_Init();
     bcc:	0e 94 11 21 	call	0x4222	; 0x4222 <SYS_Init>
	sm_init();
     bd0:	0e 94 51 32 	call	0x64a2	; 0x64a2 <sm_init>

	// Initialize interrupt vector table support.
#if 0
	irq_initialize_vectors();
#endif
	cpu_irq_enable();
     bd4:	78 94       	sei
	stdio_serial_init(USART_HOST, &usart_serial_options);
#endif
#endif
	for(;;)
	{
		SYS_TaskHandler();
     bd6:	0e 94 21 21 	call	0x4242	; 0x4242 <SYS_TaskHandler>
		APP_TaskHandler();
     bda:	0e 94 2a 04 	call	0x854	; 0x854 <APP_TaskHandler>
	}
     bde:	fb cf       	rjmp	.-10     	; 0xbd6 <main+0x1a>

00000be0 <solver_init>:
#if APP_ENDDEVICE
	static uint8_t				slotNumber					= 0;
#endif

void solver_init(void)
{
     be0:	cf 93       	push	r28
     be2:	df 93       	push	r29
     be4:	cd b7       	in	r28, 0x3d	; 61
     be6:	de b7       	in	r29, 0x3e	; 62
#if APP_COORDINATOR
	n_colaborative				= 0;
	n_equations					= 0;
	n_received					= 0;
#else
	slotNumber					= 0;
     be8:	10 92 07 0c 	sts	0x0C07, r1	; 0x800c07 <slotNumber>
#endif
}
     bec:	00 00       	nop
     bee:	df 91       	pop	r29
     bf0:	cf 91       	pop	r28
     bf2:	08 95       	ret

00000bf4 <solver_get_n_received>:
uint8_t solver_get_n_received(void)
{
     bf4:	cf 93       	push	r28
     bf6:	df 93       	push	r29
     bf8:	cd b7       	in	r28, 0x3d	; 61
     bfa:	de b7       	in	r29, 0x3e	; 62
	return(n_received);
     bfc:	80 91 94 03 	lds	r24, 0x0394	; 0x800394 <n_received>
}
     c00:	df 91       	pop	r29
     c02:	cf 91       	pop	r28
     c04:	08 95       	ret

00000c06 <solver_get_n_colaborative>:
uint8_t solver_get_n_colaborative(void)
{
     c06:	cf 93       	push	r28
     c08:	df 93       	push	r29
     c0a:	cd b7       	in	r28, 0x3d	; 61
     c0c:	de b7       	in	r29, 0x3e	; 62
	return(n_colaborative);
     c0e:	80 91 a4 03 	lds	r24, 0x03A4	; 0x8003a4 <n_colaborative>
}
     c12:	df 91       	pop	r29
     c14:	cf 91       	pop	r28
     c16:	08 95       	ret

00000c18 <solver_mult>:
/****************************************************************************************
                            FUNÇÕES DE CODIFICAÇÃO A 8 BITS
****************************************************************************************/
//multiplicacao de 2 número num corpo de 8 bits
static uint8_t solver_mult(uint8_t a, uint8_t b)
{
     c18:	cf 93       	push	r28
     c1a:	df 93       	push	r29
     c1c:	00 d0       	rcall	.+0      	; 0xc1e <solver_mult+0x6>
     c1e:	00 d0       	rcall	.+0      	; 0xc20 <solver_mult+0x8>
     c20:	00 d0       	rcall	.+0      	; 0xc22 <solver_mult+0xa>
     c22:	cd b7       	in	r28, 0x3d	; 61
     c24:	de b7       	in	r29, 0x3e	; 62
     c26:	8d 83       	std	Y+5, r24	; 0x05
     c28:	6e 83       	std	Y+6, r22	; 0x06
	int i;
	uint16_t result = 0;
     c2a:	1c 82       	std	Y+4, r1	; 0x04
     c2c:	1b 82       	std	Y+3, r1	; 0x03

	for (i = 0; i < 8; i++)
     c2e:	1a 82       	std	Y+2, r1	; 0x02
     c30:	19 82       	std	Y+1, r1	; 0x01
     c32:	21 c0       	rjmp	.+66     	; 0xc76 <solver_mult+0x5e>
	{
		if ((a >> i) & 1)
     c34:	8d 81       	ldd	r24, Y+5	; 0x05
     c36:	88 2f       	mov	r24, r24
     c38:	90 e0       	ldi	r25, 0x00	; 0
     c3a:	09 80       	ldd	r0, Y+1	; 0x01
     c3c:	02 c0       	rjmp	.+4      	; 0xc42 <solver_mult+0x2a>
     c3e:	95 95       	asr	r25
     c40:	87 95       	ror	r24
     c42:	0a 94       	dec	r0
     c44:	e2 f7       	brpl	.-8      	; 0xc3e <solver_mult+0x26>
     c46:	81 70       	andi	r24, 0x01	; 1
     c48:	99 27       	eor	r25, r25
     c4a:	89 2b       	or	r24, r25
     c4c:	79 f0       	breq	.+30     	; 0xc6c <solver_mult+0x54>
		{
			result ^= ((uint16_t) b) << i;
     c4e:	8e 81       	ldd	r24, Y+6	; 0x06
     c50:	88 2f       	mov	r24, r24
     c52:	90 e0       	ldi	r25, 0x00	; 0
     c54:	09 80       	ldd	r0, Y+1	; 0x01
     c56:	02 c0       	rjmp	.+4      	; 0xc5c <solver_mult+0x44>
     c58:	88 0f       	add	r24, r24
     c5a:	99 1f       	adc	r25, r25
     c5c:	0a 94       	dec	r0
     c5e:	e2 f7       	brpl	.-8      	; 0xc58 <solver_mult+0x40>
     c60:	2b 81       	ldd	r18, Y+3	; 0x03
     c62:	3c 81       	ldd	r19, Y+4	; 0x04
     c64:	82 27       	eor	r24, r18
     c66:	93 27       	eor	r25, r19
     c68:	9c 83       	std	Y+4, r25	; 0x04
     c6a:	8b 83       	std	Y+3, r24	; 0x03
static uint8_t solver_mult(uint8_t a, uint8_t b)
{
	int i;
	uint16_t result = 0;

	for (i = 0; i < 8; i++)
     c6c:	89 81       	ldd	r24, Y+1	; 0x01
     c6e:	9a 81       	ldd	r25, Y+2	; 0x02
     c70:	01 96       	adiw	r24, 0x01	; 1
     c72:	9a 83       	std	Y+2, r25	; 0x02
     c74:	89 83       	std	Y+1, r24	; 0x01
     c76:	89 81       	ldd	r24, Y+1	; 0x01
     c78:	9a 81       	ldd	r25, Y+2	; 0x02
     c7a:	08 97       	sbiw	r24, 0x08	; 8
     c7c:	dc f2       	brlt	.-74     	; 0xc34 <solver_mult+0x1c>
		{
			result ^= ((uint16_t) b) << i;
		}
	}

	for (i = 6; i >= 0; i--)
     c7e:	86 e0       	ldi	r24, 0x06	; 6
     c80:	90 e0       	ldi	r25, 0x00	; 0
     c82:	9a 83       	std	Y+2, r25	; 0x02
     c84:	89 83       	std	Y+1, r24	; 0x01
     c86:	23 c0       	rjmp	.+70     	; 0xcce <solver_mult+0xb6>
	{
		if (result & (0x100 << i))
     c88:	80 e0       	ldi	r24, 0x00	; 0
     c8a:	91 e0       	ldi	r25, 0x01	; 1
     c8c:	09 80       	ldd	r0, Y+1	; 0x01
     c8e:	02 c0       	rjmp	.+4      	; 0xc94 <solver_mult+0x7c>
     c90:	88 0f       	add	r24, r24
     c92:	99 1f       	adc	r25, r25
     c94:	0a 94       	dec	r0
     c96:	e2 f7       	brpl	.-8      	; 0xc90 <solver_mult+0x78>
     c98:	9c 01       	movw	r18, r24
     c9a:	8b 81       	ldd	r24, Y+3	; 0x03
     c9c:	9c 81       	ldd	r25, Y+4	; 0x04
     c9e:	82 23       	and	r24, r18
     ca0:	93 23       	and	r25, r19
     ca2:	89 2b       	or	r24, r25
     ca4:	79 f0       	breq	.+30     	; 0xcc4 <solver_mult+0xac>
		{
			result ^= (0x1A9 << i);
     ca6:	89 ea       	ldi	r24, 0xA9	; 169
     ca8:	91 e0       	ldi	r25, 0x01	; 1
     caa:	09 80       	ldd	r0, Y+1	; 0x01
     cac:	02 c0       	rjmp	.+4      	; 0xcb2 <solver_mult+0x9a>
     cae:	88 0f       	add	r24, r24
     cb0:	99 1f       	adc	r25, r25
     cb2:	0a 94       	dec	r0
     cb4:	e2 f7       	brpl	.-8      	; 0xcae <solver_mult+0x96>
     cb6:	9c 01       	movw	r18, r24
     cb8:	8b 81       	ldd	r24, Y+3	; 0x03
     cba:	9c 81       	ldd	r25, Y+4	; 0x04
     cbc:	82 27       	eor	r24, r18
     cbe:	93 27       	eor	r25, r19
     cc0:	9c 83       	std	Y+4, r25	; 0x04
     cc2:	8b 83       	std	Y+3, r24	; 0x03
		{
			result ^= ((uint16_t) b) << i;
		}
	}

	for (i = 6; i >= 0; i--)
     cc4:	89 81       	ldd	r24, Y+1	; 0x01
     cc6:	9a 81       	ldd	r25, Y+2	; 0x02
     cc8:	01 97       	sbiw	r24, 0x01	; 1
     cca:	9a 83       	std	Y+2, r25	; 0x02
     ccc:	89 83       	std	Y+1, r24	; 0x01
     cce:	89 81       	ldd	r24, Y+1	; 0x01
     cd0:	9a 81       	ldd	r25, Y+2	; 0x02
     cd2:	99 23       	and	r25, r25
     cd4:	cc f6       	brge	.-78     	; 0xc88 <solver_mult+0x70>
		{
			result ^= (0x1A9 << i);
		}
	}

	return result;
     cd6:	8b 81       	ldd	r24, Y+3	; 0x03
}
     cd8:	26 96       	adiw	r28, 0x06	; 6
     cda:	0f b6       	in	r0, 0x3f	; 63
     cdc:	f8 94       	cli
     cde:	de bf       	out	0x3e, r29	; 62
     ce0:	0f be       	out	0x3f, r0	; 63
     ce2:	cd bf       	out	0x3d, r28	; 61
     ce4:	df 91       	pop	r29
     ce6:	cf 91       	pop	r28
     ce8:	08 95       	ret

00000cea <solver_encode_messages>:
/****************************************************************************************
                CODIFICAÇÃO E ENVIO DE RETRANSMISSÃO
****************************************************************************************/
//codifica, constroi e transmite mensagens
void solver_encode_messages(AppMessageFrame_t* frame)
{
     cea:	cf 93       	push	r28
     cec:	df 93       	push	r29
     cee:	cd b7       	in	r28, 0x3d	; 61
     cf0:	de b7       	in	r29, 0x3e	; 62
     cf2:	28 97       	sbiw	r28, 0x08	; 8
     cf4:	0f b6       	in	r0, 0x3f	; 63
     cf6:	f8 94       	cli
     cf8:	de bf       	out	0x3e, r29	; 62
     cfa:	0f be       	out	0x3f, r0	; 63
     cfc:	cd bf       	out	0x3d, r28	; 61
     cfe:	98 87       	std	Y+8, r25	; 0x08
     d00:	8f 83       	std	Y+7, r24	; 0x07
    // Os parametros sao posicao do nodo retransmissor na retransmissao + endereco do vizinho.
    // Cada vizinho tera a sua msg codificada no formato de um vetor de byte.
	//
    // 2° fazer o xor de todas as msgs codificadas.

	memset(frame->collab.coefficients, 0x00, N_MOTES_MAX);
     d02:	8f 81       	ldd	r24, Y+7	; 0x07
     d04:	98 85       	ldd	r25, Y+8	; 0x08
     d06:	01 96       	adiw	r24, 0x01	; 1
     d08:	4f e0       	ldi	r20, 0x0F	; 15
     d0a:	50 e0       	ldi	r21, 0x00	; 0
     d0c:	60 e0       	ldi	r22, 0x00	; 0
     d0e:	70 e0       	ldi	r23, 0x00	; 0
     d10:	0e 94 ee 4c 	call	0x99dc	; 0x99dc <memset>
	memset(frame->collab.data_vector, 0x00, MSG_SIZE_MAX);
     d14:	8f 81       	ldd	r24, Y+7	; 0x07
     d16:	98 85       	ldd	r25, Y+8	; 0x08
     d18:	40 96       	adiw	r24, 0x10	; 16
     d1a:	40 e4       	ldi	r20, 0x40	; 64
     d1c:	50 e0       	ldi	r21, 0x00	; 0
     d1e:	60 e0       	ldi	r22, 0x00	; 0
     d20:	70 e0       	ldi	r23, 0x00	; 0
     d22:	0e 94 ee 4c 	call	0x99dc	; 0x99dc <memset>

    uint8_t coef											= COEFICIENT_BASE + slotNumber;
     d26:	80 91 07 0c 	lds	r24, 0x0C07	; 0x800c07 <slotNumber>
     d2a:	80 5d       	subi	r24, 0xD0	; 208
     d2c:	89 83       	std	Y+1, r24	; 0x01
    for (int i = 0; i < N_MOTES_MAX; i++)
     d2e:	1b 82       	std	Y+3, r1	; 0x03
     d30:	1a 82       	std	Y+2, r1	; 0x02
     d32:	5f c0       	rjmp	.+190    	; 0xdf2 <solver_encode_messages+0x108>
    {
	    if (received[i] == SOLVER_MSG_RECEIVED)
     d34:	8a 81       	ldd	r24, Y+2	; 0x02
     d36:	9b 81       	ldd	r25, Y+3	; 0x03
     d38:	8b 56       	subi	r24, 0x6B	; 107
     d3a:	9c 4f       	sbci	r25, 0xFC	; 252
     d3c:	fc 01       	movw	r30, r24
     d3e:	80 81       	ld	r24, Z
     d40:	81 30       	cpi	r24, 0x01	; 1
     d42:	09 f0       	breq	.+2      	; 0xd46 <solver_encode_messages+0x5c>
     d44:	51 c0       	rjmp	.+162    	; 0xde8 <solver_encode_messages+0xfe>
	    {
			frame->collab.coefficients[i]					= coef;				// slotNumber == posição de retransmissão,
     d46:	2f 81       	ldd	r18, Y+7	; 0x07
     d48:	38 85       	ldd	r19, Y+8	; 0x08
     d4a:	8a 81       	ldd	r24, Y+2	; 0x02
     d4c:	9b 81       	ldd	r25, Y+3	; 0x03
     d4e:	82 0f       	add	r24, r18
     d50:	93 1f       	adc	r25, r19
     d52:	01 96       	adiw	r24, 0x01	; 1
     d54:	29 81       	ldd	r18, Y+1	; 0x01
     d56:	fc 01       	movw	r30, r24
     d58:	20 83       	st	Z, r18
																				// i == Endereço do Nodo indexado a partir de zero (nodo_1 é 0)
			uint8_t byte;
			for(int j = 0; j < MSG_SIZE_MAX; j++)
     d5a:	1d 82       	std	Y+5, r1	; 0x05
     d5c:	1c 82       	std	Y+4, r1	; 0x04
     d5e:	3b c0       	rjmp	.+118    	; 0xdd6 <solver_encode_messages+0xec>
			{
				// 1°
				byte										= solver_mult(frame->collab.coefficients[i], buffer_msg[i][j]);
     d60:	8a 81       	ldd	r24, Y+2	; 0x02
     d62:	9b 81       	ldd	r25, Y+3	; 0x03
     d64:	9c 01       	movw	r18, r24
     d66:	00 24       	eor	r0, r0
     d68:	36 95       	lsr	r19
     d6a:	27 95       	ror	r18
     d6c:	07 94       	ror	r0
     d6e:	36 95       	lsr	r19
     d70:	27 95       	ror	r18
     d72:	07 94       	ror	r0
     d74:	32 2f       	mov	r19, r18
     d76:	20 2d       	mov	r18, r0
     d78:	8c 81       	ldd	r24, Y+4	; 0x04
     d7a:	9d 81       	ldd	r25, Y+5	; 0x05
     d7c:	82 0f       	add	r24, r18
     d7e:	93 1f       	adc	r25, r19
     d80:	8b 55       	subi	r24, 0x5B	; 91
     d82:	9c 4f       	sbci	r25, 0xFC	; 252
     d84:	fc 01       	movw	r30, r24
     d86:	40 81       	ld	r20, Z
     d88:	2f 81       	ldd	r18, Y+7	; 0x07
     d8a:	38 85       	ldd	r19, Y+8	; 0x08
     d8c:	8a 81       	ldd	r24, Y+2	; 0x02
     d8e:	9b 81       	ldd	r25, Y+3	; 0x03
     d90:	82 0f       	add	r24, r18
     d92:	93 1f       	adc	r25, r19
     d94:	01 96       	adiw	r24, 0x01	; 1
     d96:	fc 01       	movw	r30, r24
     d98:	80 81       	ld	r24, Z
     d9a:	64 2f       	mov	r22, r20
     d9c:	0e 94 0c 06 	call	0xc18	; 0xc18 <solver_mult>
     da0:	8e 83       	std	Y+6, r24	; 0x06

				// 2°
				frame->collab.data_vector[j]				^= byte;
     da2:	2f 81       	ldd	r18, Y+7	; 0x07
     da4:	38 85       	ldd	r19, Y+8	; 0x08
     da6:	8c 81       	ldd	r24, Y+4	; 0x04
     da8:	9d 81       	ldd	r25, Y+5	; 0x05
     daa:	82 0f       	add	r24, r18
     dac:	93 1f       	adc	r25, r19
     dae:	40 96       	adiw	r24, 0x10	; 16
     db0:	fc 01       	movw	r30, r24
     db2:	90 81       	ld	r25, Z
     db4:	8e 81       	ldd	r24, Y+6	; 0x06
     db6:	49 2f       	mov	r20, r25
     db8:	48 27       	eor	r20, r24
     dba:	2f 81       	ldd	r18, Y+7	; 0x07
     dbc:	38 85       	ldd	r19, Y+8	; 0x08
     dbe:	8c 81       	ldd	r24, Y+4	; 0x04
     dc0:	9d 81       	ldd	r25, Y+5	; 0x05
     dc2:	82 0f       	add	r24, r18
     dc4:	93 1f       	adc	r25, r19
     dc6:	40 96       	adiw	r24, 0x10	; 16
     dc8:	fc 01       	movw	r30, r24
     dca:	40 83       	st	Z, r20
	    if (received[i] == SOLVER_MSG_RECEIVED)
	    {
			frame->collab.coefficients[i]					= coef;				// slotNumber == posição de retransmissão,
																				// i == Endereço do Nodo indexado a partir de zero (nodo_1 é 0)
			uint8_t byte;
			for(int j = 0; j < MSG_SIZE_MAX; j++)
     dcc:	8c 81       	ldd	r24, Y+4	; 0x04
     dce:	9d 81       	ldd	r25, Y+5	; 0x05
     dd0:	01 96       	adiw	r24, 0x01	; 1
     dd2:	9d 83       	std	Y+5, r25	; 0x05
     dd4:	8c 83       	std	Y+4, r24	; 0x04
     dd6:	8c 81       	ldd	r24, Y+4	; 0x04
     dd8:	9d 81       	ldd	r25, Y+5	; 0x05
     dda:	80 34       	cpi	r24, 0x40	; 64
     ddc:	91 05       	cpc	r25, r1
     dde:	0c f4       	brge	.+2      	; 0xde2 <solver_encode_messages+0xf8>
     de0:	bf cf       	rjmp	.-130    	; 0xd60 <solver_encode_messages+0x76>

				// 2°
				frame->collab.data_vector[j]				^= byte;
			}

			++coef;
     de2:	89 81       	ldd	r24, Y+1	; 0x01
     de4:	8f 5f       	subi	r24, 0xFF	; 255
     de6:	89 83       	std	Y+1, r24	; 0x01

	memset(frame->collab.coefficients, 0x00, N_MOTES_MAX);
	memset(frame->collab.data_vector, 0x00, MSG_SIZE_MAX);

    uint8_t coef											= COEFICIENT_BASE + slotNumber;
    for (int i = 0; i < N_MOTES_MAX; i++)
     de8:	8a 81       	ldd	r24, Y+2	; 0x02
     dea:	9b 81       	ldd	r25, Y+3	; 0x03
     dec:	01 96       	adiw	r24, 0x01	; 1
     dee:	9b 83       	std	Y+3, r25	; 0x03
     df0:	8a 83       	std	Y+2, r24	; 0x02
     df2:	8a 81       	ldd	r24, Y+2	; 0x02
     df4:	9b 81       	ldd	r25, Y+3	; 0x03
     df6:	0f 97       	sbiw	r24, 0x0f	; 15
     df8:	0c f4       	brge	.+2      	; 0xdfc <solver_encode_messages+0x112>
     dfa:	9c cf       	rjmp	.-200    	; 0xd34 <solver_encode_messages+0x4a>
			}

			++coef;
		}
    }
}
     dfc:	00 00       	nop
     dfe:	28 96       	adiw	r28, 0x08	; 8
     e00:	0f b6       	in	r0, 0x3f	; 63
     e02:	f8 94       	cli
     e04:	de bf       	out	0x3e, r29	; 62
     e06:	0f be       	out	0x3f, r0	; 63
     e08:	cd bf       	out	0x3d, r28	; 61
     e0a:	df 91       	pop	r29
     e0c:	cf 91       	pop	r28
     e0e:	08 95       	ret

00000e10 <solver_set_collab_device>:
void solver_set_collab_device(uint8_t slot)
{
     e10:	cf 93       	push	r28
     e12:	df 93       	push	r29
     e14:	1f 92       	push	r1
     e16:	cd b7       	in	r28, 0x3d	; 61
     e18:	de b7       	in	r29, 0x3e	; 62
     e1a:	89 83       	std	Y+1, r24	; 0x01
	slotNumber					= slot;
     e1c:	89 81       	ldd	r24, Y+1	; 0x01
     e1e:	80 93 07 0c 	sts	0x0C07, r24	; 0x800c07 <slotNumber>
}
     e22:	00 00       	nop
     e24:	0f 90       	pop	r0
     e26:	df 91       	pop	r29
     e28:	cf 91       	pop	r28
     e2a:	08 95       	ret

00000e2c <solver_prepare_next_turn>:

/****************************************************************************************
                IMPLEMENTAÇÃO REAL COM NODOS
****************************************************************************************/
void solver_prepare_next_turn(void)
{
     e2c:	cf 93       	push	r28
     e2e:	df 93       	push	r29
     e30:	cd b7       	in	r28, 0x3d	; 61
     e32:	de b7       	in	r29, 0x3e	; 62
	n_colaborative				= 0;
     e34:	10 92 a4 03 	sts	0x03A4, r1	; 0x8003a4 <n_colaborative>
	n_equations					= 0;
     e38:	10 92 65 07 	sts	0x0765, r1	; 0x800765 <n_equations>
	n_received					= 0;
     e3c:	10 92 94 03 	sts	0x0394, r1	; 0x800394 <n_received>

	memset(received, SOLVER_MSG_NONE, sizeof(received));
     e40:	4f e0       	ldi	r20, 0x0F	; 15
     e42:	50 e0       	ldi	r21, 0x00	; 0
     e44:	60 e0       	ldi	r22, 0x00	; 0
     e46:	70 e0       	ldi	r23, 0x00	; 0
     e48:	85 e9       	ldi	r24, 0x95	; 149
     e4a:	93 e0       	ldi	r25, 0x03	; 3
     e4c:	0e 94 ee 4c 	call	0x99dc	; 0x99dc <memset>
	memset(matrix, 0x00, sizeof(matrix));
     e50:	41 ee       	ldi	r20, 0xE1	; 225
     e52:	50 e0       	ldi	r21, 0x00	; 0
     e54:	60 e0       	ldi	r22, 0x00	; 0
     e56:	70 e0       	ldi	r23, 0x00	; 0
     e58:	86 e6       	ldi	r24, 0x66	; 102
     e5a:	97 e0       	ldi	r25, 0x07	; 7
     e5c:	0e 94 ee 4c 	call	0x99dc	; 0x99dc <memset>
	memset(combination, 0x00, sizeof(combination));
     e60:	40 ec       	ldi	r20, 0xC0	; 192
     e62:	53 e0       	ldi	r21, 0x03	; 3
     e64:	60 e0       	ldi	r22, 0x00	; 0
     e66:	70 e0       	ldi	r23, 0x00	; 0
     e68:	87 e4       	ldi	r24, 0x47	; 71
     e6a:	98 e0       	ldi	r25, 0x08	; 8
     e6c:	0e 94 ee 4c 	call	0x99dc	; 0x99dc <memset>
}
     e70:	00 00       	nop
     e72:	df 91       	pop	r29
     e74:	cf 91       	pop	r28
     e76:	08 95       	ret

00000e78 <solver_received_data_frame>:
 * qual o endereço do nodos que enviou os dados. Endereços são:
 *	0 - Coordenador
 *	1~N - Nodos
 */
void solver_received_data_frame(NWK_DataInd_t *ind)
{
     e78:	cf 93       	push	r28
     e7a:	df 93       	push	r29
     e7c:	00 d0       	rcall	.+0      	; 0xe7e <solver_received_data_frame+0x6>
     e7e:	00 d0       	rcall	.+0      	; 0xe80 <solver_received_data_frame+0x8>
     e80:	cd b7       	in	r28, 0x3d	; 61
     e82:	de b7       	in	r29, 0x3e	; 62
     e84:	9c 83       	std	Y+4, r25	; 0x04
     e86:	8b 83       	std	Y+3, r24	; 0x03
	// Sanity check!
	if(ind->srcAddr == 0 || ind->srcAddr >= N_MOTES_MAX)
     e88:	8b 81       	ldd	r24, Y+3	; 0x03
     e8a:	9c 81       	ldd	r25, Y+4	; 0x04
     e8c:	fc 01       	movw	r30, r24
     e8e:	80 81       	ld	r24, Z
     e90:	91 81       	ldd	r25, Z+1	; 0x01
     e92:	89 2b       	or	r24, r25
     e94:	09 f4       	brne	.+2      	; 0xe98 <solver_received_data_frame+0x20>
     e96:	40 c0       	rjmp	.+128    	; 0xf18 <solver_received_data_frame+0xa0>
     e98:	8b 81       	ldd	r24, Y+3	; 0x03
     e9a:	9c 81       	ldd	r25, Y+4	; 0x04
     e9c:	fc 01       	movw	r30, r24
     e9e:	80 81       	ld	r24, Z
     ea0:	91 81       	ldd	r25, Z+1	; 0x01
     ea2:	0f 97       	sbiw	r24, 0x0f	; 15
     ea4:	c8 f5       	brcc	.+114    	; 0xf18 <solver_received_data_frame+0xa0>
		return;

	AppMessageFrame_t*	frame_struct	= (AppMessageFrame_t*) ind->data;
     ea6:	8b 81       	ldd	r24, Y+3	; 0x03
     ea8:	9c 81       	ldd	r25, Y+4	; 0x04
     eaa:	fc 01       	movw	r30, r24
     eac:	87 81       	ldd	r24, Z+7	; 0x07
     eae:	90 85       	ldd	r25, Z+8	; 0x08
     eb0:	9a 83       	std	Y+2, r25	; 0x02
     eb2:	89 83       	std	Y+1, r24	; 0x01

	if(frame_struct->frameType == MSG_STATE_DATA)
     eb4:	89 81       	ldd	r24, Y+1	; 0x01
     eb6:	9a 81       	ldd	r25, Y+2	; 0x02
     eb8:	fc 01       	movw	r30, r24
     eba:	80 81       	ld	r24, Z
     ebc:	81 30       	cpi	r24, 0x01	; 1
     ebe:	69 f5       	brne	.+90     	; 0xf1a <solver_received_data_frame+0xa2>
			++n_received;
			received[ind->srcAddr - 1]	= SOLVER_MSG_RECEIVED;
			memcpy(buffer_msg[ind->srcAddr - 1], frame_struct->data.data_vector, MSG_SIZE_MAX);			
		//}
#else
		++n_received;
     ec0:	80 91 94 03 	lds	r24, 0x0394	; 0x800394 <n_received>
     ec4:	8f 5f       	subi	r24, 0xFF	; 255
     ec6:	80 93 94 03 	sts	0x0394, r24	; 0x800394 <n_received>
		received[ind->srcAddr - 1]		= SOLVER_MSG_RECEIVED;
     eca:	8b 81       	ldd	r24, Y+3	; 0x03
     ecc:	9c 81       	ldd	r25, Y+4	; 0x04
     ece:	fc 01       	movw	r30, r24
     ed0:	80 81       	ld	r24, Z
     ed2:	91 81       	ldd	r25, Z+1	; 0x01
     ed4:	01 97       	sbiw	r24, 0x01	; 1
     ed6:	8b 56       	subi	r24, 0x6B	; 107
     ed8:	9c 4f       	sbci	r25, 0xFC	; 252
     eda:	21 e0       	ldi	r18, 0x01	; 1
     edc:	fc 01       	movw	r30, r24
     ede:	20 83       	st	Z, r18
		memcpy(buffer_msg[ind->srcAddr - 1], frame_struct->data.data_vector, MSG_SIZE_MAX);
     ee0:	89 81       	ldd	r24, Y+1	; 0x01
     ee2:	9a 81       	ldd	r25, Y+2	; 0x02
     ee4:	9c 01       	movw	r18, r24
     ee6:	2f 5f       	subi	r18, 0xFF	; 255
     ee8:	3f 4f       	sbci	r19, 0xFF	; 255
     eea:	8b 81       	ldd	r24, Y+3	; 0x03
     eec:	9c 81       	ldd	r25, Y+4	; 0x04
     eee:	fc 01       	movw	r30, r24
     ef0:	80 81       	ld	r24, Z
     ef2:	91 81       	ldd	r25, Z+1	; 0x01
     ef4:	01 97       	sbiw	r24, 0x01	; 1
     ef6:	00 24       	eor	r0, r0
     ef8:	96 95       	lsr	r25
     efa:	87 95       	ror	r24
     efc:	07 94       	ror	r0
     efe:	96 95       	lsr	r25
     f00:	87 95       	ror	r24
     f02:	07 94       	ror	r0
     f04:	98 2f       	mov	r25, r24
     f06:	80 2d       	mov	r24, r0
     f08:	8b 55       	subi	r24, 0x5B	; 91
     f0a:	9c 4f       	sbci	r25, 0xFC	; 252
     f0c:	40 e4       	ldi	r20, 0x40	; 64
     f0e:	50 e0       	ldi	r21, 0x00	; 0
     f10:	b9 01       	movw	r22, r18
     f12:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <memcpy>
     f16:	01 c0       	rjmp	.+2      	; 0xf1a <solver_received_data_frame+0xa2>
 */
void solver_received_data_frame(NWK_DataInd_t *ind)
{
	// Sanity check!
	if(ind->srcAddr == 0 || ind->srcAddr >= N_MOTES_MAX)
		return;
     f18:	00 00       	nop
		memcpy(matrix[n_colaborative], frame_struct->collab.coefficients, N_MOTES_MAX);      
		memcpy(combination[n_colaborative], frame_struct->collab.data_vector, MSG_SIZE_MAX);
		++n_colaborative;
	}
#endif
}
     f1a:	0f 90       	pop	r0
     f1c:	0f 90       	pop	r0
     f1e:	0f 90       	pop	r0
     f20:	0f 90       	pop	r0
     f22:	df 91       	pop	r29
     f24:	cf 91       	pop	r28
     f26:	08 95       	ret

00000f28 <solver_set_data_frame>:
void solver_set_data_frame(uint8_t address, AppMessageFrame_t *frame_struct)
{
     f28:	cf 93       	push	r28
     f2a:	df 93       	push	r29
     f2c:	00 d0       	rcall	.+0      	; 0xf2e <solver_set_data_frame+0x6>
     f2e:	1f 92       	push	r1
     f30:	cd b7       	in	r28, 0x3d	; 61
     f32:	de b7       	in	r29, 0x3e	; 62
     f34:	89 83       	std	Y+1, r24	; 0x01
     f36:	7b 83       	std	Y+3, r23	; 0x03
     f38:	6a 83       	std	Y+2, r22	; 0x02
	++n_received;
     f3a:	80 91 94 03 	lds	r24, 0x0394	; 0x800394 <n_received>
     f3e:	8f 5f       	subi	r24, 0xFF	; 255
     f40:	80 93 94 03 	sts	0x0394, r24	; 0x800394 <n_received>
	received[address - 1]				= SOLVER_MSG_RECEIVED;
     f44:	89 81       	ldd	r24, Y+1	; 0x01
     f46:	88 2f       	mov	r24, r24
     f48:	90 e0       	ldi	r25, 0x00	; 0
     f4a:	01 97       	sbiw	r24, 0x01	; 1
     f4c:	8b 56       	subi	r24, 0x6B	; 107
     f4e:	9c 4f       	sbci	r25, 0xFC	; 252
     f50:	21 e0       	ldi	r18, 0x01	; 1
     f52:	fc 01       	movw	r30, r24
     f54:	20 83       	st	Z, r18
	memcpy(buffer_msg[address - 1], frame_struct->data.data_vector, MSG_SIZE_MAX);	
     f56:	8a 81       	ldd	r24, Y+2	; 0x02
     f58:	9b 81       	ldd	r25, Y+3	; 0x03
     f5a:	9c 01       	movw	r18, r24
     f5c:	2f 5f       	subi	r18, 0xFF	; 255
     f5e:	3f 4f       	sbci	r19, 0xFF	; 255
     f60:	89 81       	ldd	r24, Y+1	; 0x01
     f62:	88 2f       	mov	r24, r24
     f64:	90 e0       	ldi	r25, 0x00	; 0
     f66:	01 97       	sbiw	r24, 0x01	; 1
     f68:	00 24       	eor	r0, r0
     f6a:	96 95       	lsr	r25
     f6c:	87 95       	ror	r24
     f6e:	07 94       	ror	r0
     f70:	96 95       	lsr	r25
     f72:	87 95       	ror	r24
     f74:	07 94       	ror	r0
     f76:	98 2f       	mov	r25, r24
     f78:	80 2d       	mov	r24, r0
     f7a:	8b 55       	subi	r24, 0x5B	; 91
     f7c:	9c 4f       	sbci	r25, 0xFC	; 252
     f7e:	40 e4       	ldi	r20, 0x40	; 64
     f80:	50 e0       	ldi	r21, 0x00	; 0
     f82:	b9 01       	movw	r22, r18
     f84:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <memcpy>
}
     f88:	00 00       	nop
     f8a:	0f 90       	pop	r0
     f8c:	0f 90       	pop	r0
     f8e:	0f 90       	pop	r0
     f90:	df 91       	pop	r29
     f92:	cf 91       	pop	r28
     f94:	08 95       	ret

00000f96 <cmp_EnergyStatistics_t_func>:
								// Mul by 2 (actual list, next list)

// Rotina de ordenação do algoritmo quicksort. É chamado recursivamente até
// ordenar o vetor de dados.
static int cmp_EnergyStatistics_t_func(const void * a, const void * b)
{
     f96:	2f 92       	push	r2
     f98:	3f 92       	push	r3
     f9a:	4f 92       	push	r4
     f9c:	5f 92       	push	r5
     f9e:	6f 92       	push	r6
     fa0:	7f 92       	push	r7
     fa2:	8f 92       	push	r8
     fa4:	9f 92       	push	r9
     fa6:	af 92       	push	r10
     fa8:	bf 92       	push	r11
     faa:	cf 92       	push	r12
     fac:	df 92       	push	r13
     fae:	ef 92       	push	r14
     fb0:	ff 92       	push	r15
     fb2:	0f 93       	push	r16
     fb4:	1f 93       	push	r17
     fb6:	cf 93       	push	r28
     fb8:	df 93       	push	r29
     fba:	cd b7       	in	r28, 0x3d	; 61
     fbc:	de b7       	in	r29, 0x3e	; 62
     fbe:	62 97       	sbiw	r28, 0x12	; 18
     fc0:	0f b6       	in	r0, 0x3f	; 63
     fc2:	f8 94       	cli
     fc4:	de bf       	out	0x3e, r29	; 62
     fc6:	0f be       	out	0x3f, r0	; 63
     fc8:	cd bf       	out	0x3d, r28	; 61
     fca:	98 8b       	std	Y+16, r25	; 0x10
     fcc:	8f 87       	std	Y+15, r24	; 0x0f
     fce:	7a 8b       	std	Y+18, r23	; 0x12
     fd0:	69 8b       	std	Y+17, r22	; 0x11
	// Retorno:
	// value_a > value_b		>=1
	// value_a = value_b		0
	// value_a < value_b		<=-1

	EnergyStatistics_t*			value_a						= (EnergyStatistics_t*) a;
     fd2:	8f 85       	ldd	r24, Y+15	; 0x0f
     fd4:	98 89       	ldd	r25, Y+16	; 0x10
     fd6:	9a 83       	std	Y+2, r25	; 0x02
     fd8:	89 83       	std	Y+1, r24	; 0x01
	EnergyStatistics_t*			value_b						= (EnergyStatistics_t*) b;
     fda:	89 89       	ldd	r24, Y+17	; 0x11
     fdc:	9a 89       	ldd	r25, Y+18	; 0x12
     fde:	9c 83       	std	Y+4, r25	; 0x04
     fe0:	8b 83       	std	Y+3, r24	; 0x03
	
	int							diff						= (value_b->rssi - value_a->rssi);
     fe2:	8b 81       	ldd	r24, Y+3	; 0x03
     fe4:	9c 81       	ldd	r25, Y+4	; 0x04
     fe6:	fc 01       	movw	r30, r24
     fe8:	81 81       	ldd	r24, Z+1	; 0x01
     fea:	28 2f       	mov	r18, r24
     fec:	30 e0       	ldi	r19, 0x00	; 0
     fee:	89 81       	ldd	r24, Y+1	; 0x01
     ff0:	9a 81       	ldd	r25, Y+2	; 0x02
     ff2:	fc 01       	movw	r30, r24
     ff4:	81 81       	ldd	r24, Z+1	; 0x01
     ff6:	88 2f       	mov	r24, r24
     ff8:	90 e0       	ldi	r25, 0x00	; 0
     ffa:	a9 01       	movw	r20, r18
     ffc:	48 1b       	sub	r20, r24
     ffe:	59 0b       	sbc	r21, r25
    1000:	ca 01       	movw	r24, r20
    1002:	9e 83       	std	Y+6, r25	; 0x06
    1004:	8d 83       	std	Y+5, r24	; 0x05

	// Condição de Ordenação.
	// Se a diferença absoluta for >= 25, significa que independente das transmissões é necessário
	// ordenar pela qualidade de sinal de transmissão, ou seja, não utilizar nodos com LQI baixo como colaboradores.
	if(abs(diff) >= 25)
    1006:	8d 81       	ldd	r24, Y+5	; 0x05
    1008:	9e 81       	ldd	r25, Y+6	; 0x06
    100a:	99 23       	and	r25, r25
    100c:	1c f4       	brge	.+6      	; 0x1014 <__EEPROM_REGION_LENGTH__+0x14>
    100e:	91 95       	neg	r25
    1010:	81 95       	neg	r24
    1012:	91 09       	sbc	r25, r1
    1014:	49 97       	sbiw	r24, 0x19	; 25
    1016:	1c f0       	brlt	.+6      	; 0x101e <__EEPROM_REGION_LENGTH__+0x1e>
	{
		return(diff);
    1018:	8d 81       	ldd	r24, Y+5	; 0x05
    101a:	9e 81       	ldd	r25, Y+6	; 0x06
    101c:	9a c0       	rjmp	.+308    	; 0x1152 <__EEPROM_REGION_LENGTH__+0x152>
	// Se o nodo A e B alcançam pelo menos n% das vezes o coordenador, então pode-se utilizar a regra de mensagens.
	// Isto é de suma importância para garantir que os nodos que nunca alcançam o coordenador, ou estão com interferência,
	// não sejam indicados como colaboradores. Assim, somente quem tem um certo nível de participação pode ser colaborador.
	// Exemplo, Acabou a bateria de um nodo. O número de colaboração dele pode ser 0. Sem esta regra este nodo passaria a
	// ser o colaborador e nunca colaboraria com o sistema.
	if(value_a->reach_coord && value_b->reach_coord)
    101e:	89 81       	ldd	r24, Y+1	; 0x01
    1020:	9a 81       	ldd	r25, Y+2	; 0x02
    1022:	fc 01       	movw	r30, r24
    1024:	84 89       	ldd	r24, Z+20	; 0x14
    1026:	88 23       	and	r24, r24
    1028:	09 f4       	brne	.+2      	; 0x102c <__EEPROM_REGION_LENGTH__+0x2c>
    102a:	7f c0       	rjmp	.+254    	; 0x112a <__EEPROM_REGION_LENGTH__+0x12a>
    102c:	8b 81       	ldd	r24, Y+3	; 0x03
    102e:	9c 81       	ldd	r25, Y+4	; 0x04
    1030:	fc 01       	movw	r30, r24
    1032:	84 89       	ldd	r24, Z+20	; 0x14
    1034:	88 23       	and	r24, r24
    1036:	09 f4       	brne	.+2      	; 0x103a <__EEPROM_REGION_LENGTH__+0x3a>
    1038:	78 c0       	rjmp	.+240    	; 0x112a <__EEPROM_REGION_LENGTH__+0x12a>
	{	
		// Caso contrário (pouca diferença entre o LQI dos nodos), organizar nodos cooperantes da seginte forma:
		// Selecionar o nodo cooperante pelo número de mensagens transmitidas alternando (rotacionar) os cooperantes.
		// Neste caso, a ordenação será decrescente (quem transmitiu menos será o primeiro da lista)
		// Isto visa economizar bateria por alguns ciclos conforme as condições da rede.
		int64_t					diff_collab					= (value_a->n_collab_msg - value_b->n_collab_msg);
    103a:	89 81       	ldd	r24, Y+1	; 0x01
    103c:	9a 81       	ldd	r25, Y+2	; 0x02
    103e:	fc 01       	movw	r30, r24
    1040:	a3 84       	ldd	r10, Z+11	; 0x0b
    1042:	fc 01       	movw	r30, r24
    1044:	b4 84       	ldd	r11, Z+12	; 0x0c
    1046:	fc 01       	movw	r30, r24
    1048:	c5 84       	ldd	r12, Z+13	; 0x0d
    104a:	fc 01       	movw	r30, r24
    104c:	d6 84       	ldd	r13, Z+14	; 0x0e
    104e:	fc 01       	movw	r30, r24
    1050:	e7 84       	ldd	r14, Z+15	; 0x0f
    1052:	fc 01       	movw	r30, r24
    1054:	f0 88       	ldd	r15, Z+16	; 0x10
    1056:	fc 01       	movw	r30, r24
    1058:	01 89       	ldd	r16, Z+17	; 0x11
    105a:	fc 01       	movw	r30, r24
    105c:	12 89       	ldd	r17, Z+18	; 0x12
    105e:	8b 81       	ldd	r24, Y+3	; 0x03
    1060:	9c 81       	ldd	r25, Y+4	; 0x04
    1062:	fc 01       	movw	r30, r24
    1064:	23 84       	ldd	r2, Z+11	; 0x0b
    1066:	fc 01       	movw	r30, r24
    1068:	34 84       	ldd	r3, Z+12	; 0x0c
    106a:	fc 01       	movw	r30, r24
    106c:	45 84       	ldd	r4, Z+13	; 0x0d
    106e:	fc 01       	movw	r30, r24
    1070:	56 84       	ldd	r5, Z+14	; 0x0e
    1072:	fc 01       	movw	r30, r24
    1074:	67 84       	ldd	r6, Z+15	; 0x0f
    1076:	fc 01       	movw	r30, r24
    1078:	70 88       	ldd	r7, Z+16	; 0x10
    107a:	fc 01       	movw	r30, r24
    107c:	81 88       	ldd	r8, Z+17	; 0x11
    107e:	fc 01       	movw	r30, r24
    1080:	92 88       	ldd	r9, Z+18	; 0x12
    1082:	2a 2d       	mov	r18, r10
    1084:	3b 2d       	mov	r19, r11
    1086:	4c 2d       	mov	r20, r12
    1088:	5d 2d       	mov	r21, r13
    108a:	6e 2d       	mov	r22, r14
    108c:	7f 2d       	mov	r23, r15
    108e:	80 2f       	mov	r24, r16
    1090:	91 2f       	mov	r25, r17
    1092:	a2 2c       	mov	r10, r2
    1094:	b3 2c       	mov	r11, r3
    1096:	c4 2c       	mov	r12, r4
    1098:	d5 2c       	mov	r13, r5
    109a:	e6 2c       	mov	r14, r6
    109c:	f7 2c       	mov	r15, r7
    109e:	08 2d       	mov	r16, r8
    10a0:	19 2d       	mov	r17, r9
    10a2:	0e 94 7f 49 	call	0x92fe	; 0x92fe <__subdi3>
    10a6:	a2 2e       	mov	r10, r18
    10a8:	b3 2e       	mov	r11, r19
    10aa:	c4 2e       	mov	r12, r20
    10ac:	d5 2e       	mov	r13, r21
    10ae:	e6 2e       	mov	r14, r22
    10b0:	f7 2e       	mov	r15, r23
    10b2:	08 2f       	mov	r16, r24
    10b4:	19 2f       	mov	r17, r25
    10b6:	af 82       	std	Y+7, r10	; 0x07
    10b8:	b8 86       	std	Y+8, r11	; 0x08
    10ba:	c9 86       	std	Y+9, r12	; 0x09
    10bc:	da 86       	std	Y+10, r13	; 0x0a
    10be:	eb 86       	std	Y+11, r14	; 0x0b
    10c0:	fc 86       	std	Y+12, r15	; 0x0c
    10c2:	0d 87       	std	Y+13, r16	; 0x0d
    10c4:	1e 87       	std	Y+14, r17	; 0x0e

		if(diff_collab > 0)									// A transmitiu > que B
    10c6:	af 80       	ldd	r10, Y+7	; 0x07
    10c8:	b8 84       	ldd	r11, Y+8	; 0x08
    10ca:	c9 84       	ldd	r12, Y+9	; 0x09
    10cc:	da 84       	ldd	r13, Y+10	; 0x0a
    10ce:	eb 84       	ldd	r14, Y+11	; 0x0b
    10d0:	fc 84       	ldd	r15, Y+12	; 0x0c
    10d2:	0d 85       	ldd	r16, Y+13	; 0x0d
    10d4:	1e 85       	ldd	r17, Y+14	; 0x0e
    10d6:	2a 2d       	mov	r18, r10
    10d8:	3b 2d       	mov	r19, r11
    10da:	4c 2d       	mov	r20, r12
    10dc:	5d 2d       	mov	r21, r13
    10de:	6e 2d       	mov	r22, r14
    10e0:	7f 2d       	mov	r23, r15
    10e2:	80 2f       	mov	r24, r16
    10e4:	91 2f       	mov	r25, r17
    10e6:	a0 e0       	ldi	r26, 0x00	; 0
    10e8:	0e 94 88 49 	call	0x9310	; 0x9310 <__cmpdi2_s8>
    10ec:	21 f0       	breq	.+8      	; 0x10f6 <__EEPROM_REGION_LENGTH__+0xf6>
    10ee:	1c f0       	brlt	.+6      	; 0x10f6 <__EEPROM_REGION_LENGTH__+0xf6>
			return(-1);										// Indica que A < B para reordenar
    10f0:	8f ef       	ldi	r24, 0xFF	; 255
    10f2:	9f ef       	ldi	r25, 0xFF	; 255
    10f4:	2e c0       	rjmp	.+92     	; 0x1152 <__EEPROM_REGION_LENGTH__+0x152>
		else if(diff_collab < 0)							// A transmitiu < que B
    10f6:	af 80       	ldd	r10, Y+7	; 0x07
    10f8:	b8 84       	ldd	r11, Y+8	; 0x08
    10fa:	c9 84       	ldd	r12, Y+9	; 0x09
    10fc:	da 84       	ldd	r13, Y+10	; 0x0a
    10fe:	eb 84       	ldd	r14, Y+11	; 0x0b
    1100:	fc 84       	ldd	r15, Y+12	; 0x0c
    1102:	0d 85       	ldd	r16, Y+13	; 0x0d
    1104:	1e 85       	ldd	r17, Y+14	; 0x0e
    1106:	2a 2d       	mov	r18, r10
    1108:	3b 2d       	mov	r19, r11
    110a:	4c 2d       	mov	r20, r12
    110c:	5d 2d       	mov	r21, r13
    110e:	6e 2d       	mov	r22, r14
    1110:	7f 2d       	mov	r23, r15
    1112:	80 2f       	mov	r24, r16
    1114:	91 2f       	mov	r25, r17
    1116:	a0 e0       	ldi	r26, 0x00	; 0
    1118:	0e 94 88 49 	call	0x9310	; 0x9310 <__cmpdi2_s8>
    111c:	1c f4       	brge	.+6      	; 0x1124 <__EEPROM_REGION_LENGTH__+0x124>
			return(1);										// Indica que A > B para reordenar
    111e:	81 e0       	ldi	r24, 0x01	; 1
    1120:	90 e0       	ldi	r25, 0x00	; 0
    1122:	17 c0       	rjmp	.+46     	; 0x1152 <__EEPROM_REGION_LENGTH__+0x152>
		else
			return(0);										// A transmitiu == B, não importa
    1124:	80 e0       	ldi	r24, 0x00	; 0
    1126:	90 e0       	ldi	r25, 0x00	; 0
    1128:	14 c0       	rjmp	.+40     	; 0x1152 <__EEPROM_REGION_LENGTH__+0x152>
	}
	// Se apenas o nodo A alcança o coordenador, deixar ele antes de B
	else if(value_a->reach_coord)
    112a:	89 81       	ldd	r24, Y+1	; 0x01
    112c:	9a 81       	ldd	r25, Y+2	; 0x02
    112e:	fc 01       	movw	r30, r24
    1130:	84 89       	ldd	r24, Z+20	; 0x14
    1132:	88 23       	and	r24, r24
    1134:	19 f0       	breq	.+6      	; 0x113c <__EEPROM_REGION_LENGTH__+0x13c>
	{
		return(1);
    1136:	81 e0       	ldi	r24, 0x01	; 1
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	0b c0       	rjmp	.+22     	; 0x1152 <__EEPROM_REGION_LENGTH__+0x152>
	}
	// Se apenas o nodo B alcança o coordenador, deixar ele antes de A
	else if(value_b->reach_coord)
    113c:	8b 81       	ldd	r24, Y+3	; 0x03
    113e:	9c 81       	ldd	r25, Y+4	; 0x04
    1140:	fc 01       	movw	r30, r24
    1142:	84 89       	ldd	r24, Z+20	; 0x14
    1144:	88 23       	and	r24, r24
    1146:	19 f0       	breq	.+6      	; 0x114e <__EEPROM_REGION_LENGTH__+0x14e>
	{
		return(-1);
    1148:	8f ef       	ldi	r24, 0xFF	; 255
    114a:	9f ef       	ldi	r25, 0xFF	; 255
    114c:	02 c0       	rjmp	.+4      	; 0x1152 <__EEPROM_REGION_LENGTH__+0x152>
	}
	// Se nenhuma alcança o coordenador, não deixar como esta
	else
	{
		return(0);
    114e:	80 e0       	ldi	r24, 0x00	; 0
    1150:	90 e0       	ldi	r25, 0x00	; 0
	}
}
    1152:	62 96       	adiw	r28, 0x12	; 18
    1154:	0f b6       	in	r0, 0x3f	; 63
    1156:	f8 94       	cli
    1158:	de bf       	out	0x3e, r29	; 62
    115a:	0f be       	out	0x3f, r0	; 63
    115c:	cd bf       	out	0x3d, r28	; 61
    115e:	df 91       	pop	r29
    1160:	cf 91       	pop	r28
    1162:	1f 91       	pop	r17
    1164:	0f 91       	pop	r16
    1166:	ff 90       	pop	r15
    1168:	ef 90       	pop	r14
    116a:	df 90       	pop	r13
    116c:	cf 90       	pop	r12
    116e:	bf 90       	pop	r11
    1170:	af 90       	pop	r10
    1172:	9f 90       	pop	r9
    1174:	8f 90       	pop	r8
    1176:	7f 90       	pop	r7
    1178:	6f 90       	pop	r6
    117a:	5f 90       	pop	r5
    117c:	4f 90       	pop	r4
    117e:	3f 90       	pop	r3
    1180:	2f 90       	pop	r2
    1182:	08 95       	ret

00001184 <energy_Calc_NumMotes>:
static void energy_Calc_NumMotes(void)
{
    1184:	8f 92       	push	r8
    1186:	9f 92       	push	r9
    1188:	af 92       	push	r10
    118a:	bf 92       	push	r11
    118c:	cf 92       	push	r12
    118e:	df 92       	push	r13
    1190:	ef 92       	push	r14
    1192:	ff 92       	push	r15
    1194:	0f 93       	push	r16
    1196:	1f 93       	push	r17
    1198:	cf 93       	push	r28
    119a:	df 93       	push	r29
    119c:	cd b7       	in	r28, 0x3d	; 61
    119e:	de b7       	in	r29, 0x3e	; 62
	// taxa de perda
//	SamLoss								= N_MOTES_COLLAB_MAX - solver_get_n_received();	// Exclude Coordinator Node
	SamLoss								= motes_connected_n - solver_get_n_received();	// Exclude Coordinator Node
    11a0:	10 91 5e 0e 	lds	r17, 0x0E5E	; 0x800e5e <motes_connected_n>
    11a4:	0e 94 fa 05 	call	0xbf4	; 0xbf4 <solver_get_n_received>
    11a8:	91 2f       	mov	r25, r17
    11aa:	98 1b       	sub	r25, r24
    11ac:	89 2f       	mov	r24, r25
    11ae:	80 93 09 0c 	sts	0x0C09, r24	; 0x800c09 <SamLoss>
	if(SamLoss < 0)
    11b2:	80 91 09 0c 	lds	r24, 0x0C09	; 0x800c09 <SamLoss>
    11b6:	88 23       	and	r24, r24
    11b8:	14 f4       	brge	.+4      	; 0x11be <energy_Calc_NumMotes+0x3a>
	{
		SamLoss							= 0;
    11ba:	10 92 09 0c 	sts	0x0C09, r1	; 0x800c09 <SamLoss>
	//alpha							= alpha - 0.1;
	//
	//if (betha > limiarbetha)
	//betha							= betha - 0.1;

	EstLoss								= (1.0 - alpha) * EstLoss + alpha * SamLoss;
    11be:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <alpha>
    11c2:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <alpha+0x1>
    11c6:	a0 91 0c 02 	lds	r26, 0x020C	; 0x80020c <alpha+0x2>
    11ca:	b0 91 0d 02 	lds	r27, 0x020D	; 0x80020d <alpha+0x3>
    11ce:	9c 01       	movw	r18, r24
    11d0:	ad 01       	movw	r20, r26
    11d2:	60 e0       	ldi	r22, 0x00	; 0
    11d4:	70 e0       	ldi	r23, 0x00	; 0
    11d6:	80 e8       	ldi	r24, 0x80	; 128
    11d8:	9f e3       	ldi	r25, 0x3F	; 63
    11da:	0e 94 38 47 	call	0x8e70	; 0x8e70 <__subsf3>
    11de:	dc 01       	movw	r26, r24
    11e0:	cb 01       	movw	r24, r22
    11e2:	7c 01       	movw	r14, r24
    11e4:	8d 01       	movw	r16, r26
    11e6:	80 91 0a 0c 	lds	r24, 0x0C0A	; 0x800c0a <EstLoss>
    11ea:	90 91 0b 0c 	lds	r25, 0x0C0B	; 0x800c0b <EstLoss+0x1>
    11ee:	a0 91 0c 0c 	lds	r26, 0x0C0C	; 0x800c0c <EstLoss+0x2>
    11f2:	b0 91 0d 0c 	lds	r27, 0x0C0D	; 0x800c0d <EstLoss+0x3>
    11f6:	9c 01       	movw	r18, r24
    11f8:	ad 01       	movw	r20, r26
    11fa:	c8 01       	movw	r24, r16
    11fc:	b7 01       	movw	r22, r14
    11fe:	0e 94 c1 48 	call	0x9182	; 0x9182 <__mulsf3>
    1202:	dc 01       	movw	r26, r24
    1204:	cb 01       	movw	r24, r22
    1206:	6c 01       	movw	r12, r24
    1208:	7d 01       	movw	r14, r26
    120a:	80 91 09 0c 	lds	r24, 0x0C09	; 0x800c09 <SamLoss>
    120e:	08 2e       	mov	r0, r24
    1210:	00 0c       	add	r0, r0
    1212:	99 0b       	sbc	r25, r25
    1214:	aa 0b       	sbc	r26, r26
    1216:	bb 0b       	sbc	r27, r27
    1218:	bc 01       	movw	r22, r24
    121a:	cd 01       	movw	r24, r26
    121c:	0e 94 f4 47 	call	0x8fe8	; 0x8fe8 <__floatsisf>
    1220:	4b 01       	movw	r8, r22
    1222:	5c 01       	movw	r10, r24
    1224:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <alpha>
    1228:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <alpha+0x1>
    122c:	a0 91 0c 02 	lds	r26, 0x020C	; 0x80020c <alpha+0x2>
    1230:	b0 91 0d 02 	lds	r27, 0x020D	; 0x80020d <alpha+0x3>
    1234:	9c 01       	movw	r18, r24
    1236:	ad 01       	movw	r20, r26
    1238:	c5 01       	movw	r24, r10
    123a:	b4 01       	movw	r22, r8
    123c:	0e 94 c1 48 	call	0x9182	; 0x9182 <__mulsf3>
    1240:	dc 01       	movw	r26, r24
    1242:	cb 01       	movw	r24, r22
    1244:	9c 01       	movw	r18, r24
    1246:	ad 01       	movw	r20, r26
    1248:	c7 01       	movw	r24, r14
    124a:	b6 01       	movw	r22, r12
    124c:	0e 94 39 47 	call	0x8e72	; 0x8e72 <__addsf3>
    1250:	dc 01       	movw	r26, r24
    1252:	cb 01       	movw	r24, r22
    1254:	80 93 0a 0c 	sts	0x0C0A, r24	; 0x800c0a <EstLoss>
    1258:	90 93 0b 0c 	sts	0x0C0B, r25	; 0x800c0b <EstLoss+0x1>
    125c:	a0 93 0c 0c 	sts	0x0C0C, r26	; 0x800c0c <EstLoss+0x2>
    1260:	b0 93 0d 0c 	sts	0x0C0D, r27	; 0x800c0d <EstLoss+0x3>
	DevLoss								= (1.0 - betha) * DevLoss + betha * abs(SamLoss - EstLoss);
    1264:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <betha>
    1268:	90 91 0f 02 	lds	r25, 0x020F	; 0x80020f <betha+0x1>
    126c:	a0 91 10 02 	lds	r26, 0x0210	; 0x800210 <betha+0x2>
    1270:	b0 91 11 02 	lds	r27, 0x0211	; 0x800211 <betha+0x3>
    1274:	9c 01       	movw	r18, r24
    1276:	ad 01       	movw	r20, r26
    1278:	60 e0       	ldi	r22, 0x00	; 0
    127a:	70 e0       	ldi	r23, 0x00	; 0
    127c:	80 e8       	ldi	r24, 0x80	; 128
    127e:	9f e3       	ldi	r25, 0x3F	; 63
    1280:	0e 94 38 47 	call	0x8e70	; 0x8e70 <__subsf3>
    1284:	dc 01       	movw	r26, r24
    1286:	cb 01       	movw	r24, r22
    1288:	7c 01       	movw	r14, r24
    128a:	8d 01       	movw	r16, r26
    128c:	80 91 0e 0c 	lds	r24, 0x0C0E	; 0x800c0e <DevLoss>
    1290:	90 91 0f 0c 	lds	r25, 0x0C0F	; 0x800c0f <DevLoss+0x1>
    1294:	a0 91 10 0c 	lds	r26, 0x0C10	; 0x800c10 <DevLoss+0x2>
    1298:	b0 91 11 0c 	lds	r27, 0x0C11	; 0x800c11 <DevLoss+0x3>
    129c:	9c 01       	movw	r18, r24
    129e:	ad 01       	movw	r20, r26
    12a0:	c8 01       	movw	r24, r16
    12a2:	b7 01       	movw	r22, r14
    12a4:	0e 94 c1 48 	call	0x9182	; 0x9182 <__mulsf3>
    12a8:	dc 01       	movw	r26, r24
    12aa:	cb 01       	movw	r24, r22
    12ac:	6c 01       	movw	r12, r24
    12ae:	7d 01       	movw	r14, r26
    12b0:	80 91 09 0c 	lds	r24, 0x0C09	; 0x800c09 <SamLoss>
    12b4:	08 2e       	mov	r0, r24
    12b6:	00 0c       	add	r0, r0
    12b8:	99 0b       	sbc	r25, r25
    12ba:	aa 0b       	sbc	r26, r26
    12bc:	bb 0b       	sbc	r27, r27
    12be:	bc 01       	movw	r22, r24
    12c0:	cd 01       	movw	r24, r26
    12c2:	0e 94 f4 47 	call	0x8fe8	; 0x8fe8 <__floatsisf>
    12c6:	4b 01       	movw	r8, r22
    12c8:	5c 01       	movw	r10, r24
    12ca:	80 91 0a 0c 	lds	r24, 0x0C0A	; 0x800c0a <EstLoss>
    12ce:	90 91 0b 0c 	lds	r25, 0x0C0B	; 0x800c0b <EstLoss+0x1>
    12d2:	a0 91 0c 0c 	lds	r26, 0x0C0C	; 0x800c0c <EstLoss+0x2>
    12d6:	b0 91 0d 0c 	lds	r27, 0x0C0D	; 0x800c0d <EstLoss+0x3>
    12da:	9c 01       	movw	r18, r24
    12dc:	ad 01       	movw	r20, r26
    12de:	c5 01       	movw	r24, r10
    12e0:	b4 01       	movw	r22, r8
    12e2:	0e 94 38 47 	call	0x8e70	; 0x8e70 <__subsf3>
    12e6:	dc 01       	movw	r26, r24
    12e8:	cb 01       	movw	r24, r22
    12ea:	bc 01       	movw	r22, r24
    12ec:	cd 01       	movw	r24, r26
    12ee:	0e 94 bc 47 	call	0x8f78	; 0x8f78 <__fixsfsi>
    12f2:	dc 01       	movw	r26, r24
    12f4:	cb 01       	movw	r24, r22
    12f6:	99 23       	and	r25, r25
    12f8:	1c f4       	brge	.+6      	; 0x1300 <energy_Calc_NumMotes+0x17c>
    12fa:	91 95       	neg	r25
    12fc:	81 95       	neg	r24
    12fe:	91 09       	sbc	r25, r1
    1300:	09 2e       	mov	r0, r25
    1302:	00 0c       	add	r0, r0
    1304:	aa 0b       	sbc	r26, r26
    1306:	bb 0b       	sbc	r27, r27
    1308:	bc 01       	movw	r22, r24
    130a:	cd 01       	movw	r24, r26
    130c:	0e 94 f4 47 	call	0x8fe8	; 0x8fe8 <__floatsisf>
    1310:	4b 01       	movw	r8, r22
    1312:	5c 01       	movw	r10, r24
    1314:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <betha>
    1318:	90 91 0f 02 	lds	r25, 0x020F	; 0x80020f <betha+0x1>
    131c:	a0 91 10 02 	lds	r26, 0x0210	; 0x800210 <betha+0x2>
    1320:	b0 91 11 02 	lds	r27, 0x0211	; 0x800211 <betha+0x3>
    1324:	9c 01       	movw	r18, r24
    1326:	ad 01       	movw	r20, r26
    1328:	c5 01       	movw	r24, r10
    132a:	b4 01       	movw	r22, r8
    132c:	0e 94 c1 48 	call	0x9182	; 0x9182 <__mulsf3>
    1330:	dc 01       	movw	r26, r24
    1332:	cb 01       	movw	r24, r22
    1334:	9c 01       	movw	r18, r24
    1336:	ad 01       	movw	r20, r26
    1338:	c7 01       	movw	r24, r14
    133a:	b6 01       	movw	r22, r12
    133c:	0e 94 39 47 	call	0x8e72	; 0x8e72 <__addsf3>
    1340:	dc 01       	movw	r26, r24
    1342:	cb 01       	movw	r24, r22
    1344:	80 93 0e 0c 	sts	0x0C0E, r24	; 0x800c0e <DevLoss>
    1348:	90 93 0f 0c 	sts	0x0C0F, r25	; 0x800c0f <DevLoss+0x1>
    134c:	a0 93 10 0c 	sts	0x0C10, r26	; 0x800c10 <DevLoss+0x2>
    1350:	b0 93 11 0c 	sts	0x0C11, r27	; 0x800c11 <DevLoss+0x3>
	n_collab							= ceil(ganho * EstLoss + DevLoss);
    1354:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <ganho>
    1358:	90 91 13 02 	lds	r25, 0x0213	; 0x800213 <ganho+0x1>
    135c:	a0 91 14 02 	lds	r26, 0x0214	; 0x800214 <ganho+0x2>
    1360:	b0 91 15 02 	lds	r27, 0x0215	; 0x800215 <ganho+0x3>
    1364:	20 91 0a 0c 	lds	r18, 0x0C0A	; 0x800c0a <EstLoss>
    1368:	30 91 0b 0c 	lds	r19, 0x0C0B	; 0x800c0b <EstLoss+0x1>
    136c:	40 91 0c 0c 	lds	r20, 0x0C0C	; 0x800c0c <EstLoss+0x2>
    1370:	50 91 0d 0c 	lds	r21, 0x0C0D	; 0x800c0d <EstLoss+0x3>
    1374:	bc 01       	movw	r22, r24
    1376:	cd 01       	movw	r24, r26
    1378:	0e 94 c1 48 	call	0x9182	; 0x9182 <__mulsf3>
    137c:	dc 01       	movw	r26, r24
    137e:	cb 01       	movw	r24, r22
    1380:	7c 01       	movw	r14, r24
    1382:	8d 01       	movw	r16, r26
    1384:	80 91 0e 0c 	lds	r24, 0x0C0E	; 0x800c0e <DevLoss>
    1388:	90 91 0f 0c 	lds	r25, 0x0C0F	; 0x800c0f <DevLoss+0x1>
    138c:	a0 91 10 0c 	lds	r26, 0x0C10	; 0x800c10 <DevLoss+0x2>
    1390:	b0 91 11 0c 	lds	r27, 0x0C11	; 0x800c11 <DevLoss+0x3>
    1394:	9c 01       	movw	r18, r24
    1396:	ad 01       	movw	r20, r26
    1398:	c8 01       	movw	r24, r16
    139a:	b7 01       	movw	r22, r14
    139c:	0e 94 39 47 	call	0x8e72	; 0x8e72 <__addsf3>
    13a0:	dc 01       	movw	r26, r24
    13a2:	cb 01       	movw	r24, r22
    13a4:	bc 01       	movw	r22, r24
    13a6:	cd 01       	movw	r24, r26
    13a8:	0e 94 a5 47 	call	0x8f4a	; 0x8f4a <ceil>
    13ac:	dc 01       	movw	r26, r24
    13ae:	cb 01       	movw	r24, r22
    13b0:	bc 01       	movw	r22, r24
    13b2:	cd 01       	movw	r24, r26
    13b4:	0e 94 c3 47 	call	0x8f86	; 0x8f86 <__fixunssfsi>
    13b8:	dc 01       	movw	r26, r24
    13ba:	cb 01       	movw	r24, r22
    13bc:	80 93 08 0c 	sts	0x0C08, r24	; 0x800c08 <n_collab>
	
	if(n_collab > N_MOTES_COLLAB_MAX)
    13c0:	80 91 08 0c 	lds	r24, 0x0C08	; 0x800c08 <n_collab>
    13c4:	8f 30       	cpi	r24, 0x0F	; 15
    13c6:	18 f0       	brcs	.+6      	; 0x13ce <energy_Calc_NumMotes+0x24a>
	{
		n_collab						= N_MOTES_COLLAB_MAX;
    13c8:	8e e0       	ldi	r24, 0x0E	; 14
    13ca:	80 93 08 0c 	sts	0x0C08, r24	; 0x800c08 <n_collab>
	}
}
    13ce:	00 00       	nop
    13d0:	df 91       	pop	r29
    13d2:	cf 91       	pop	r28
    13d4:	1f 91       	pop	r17
    13d6:	0f 91       	pop	r16
    13d8:	ff 90       	pop	r15
    13da:	ef 90       	pop	r14
    13dc:	df 90       	pop	r13
    13de:	cf 90       	pop	r12
    13e0:	bf 90       	pop	r11
    13e2:	af 90       	pop	r10
    13e4:	9f 90       	pop	r9
    13e6:	8f 90       	pop	r8
    13e8:	08 95       	ret

000013ea <energy_check_each_coordinator>:
static void energy_check_each_coordinator(void)
{
    13ea:	cf 93       	push	r28
    13ec:	df 93       	push	r29
    13ee:	00 d0       	rcall	.+0      	; 0x13f0 <energy_check_each_coordinator+0x6>
    13f0:	cd b7       	in	r28, 0x3d	; 61
    13f2:	de b7       	in	r29, 0x3e	; 62
	for (int i = 0; i <= N_MOTES_COLLAB_MAX; ++i)
    13f4:	1a 82       	std	Y+2, r1	; 0x02
    13f6:	19 82       	std	Y+1, r1	; 0x01
    13f8:	4b c0       	rjmp	.+150    	; 0x1490 <energy_check_each_coordinator+0xa6>
	{
		// 50 %
		motes[i].reach_coord			= ((motes[i].n_recv_msg_turn + motes[i].n_collab_msg_turn) >= COLLAB_ALG_TURN) ? true : false;
    13fa:	29 81       	ldd	r18, Y+1	; 0x01
    13fc:	3a 81       	ldd	r19, Y+2	; 0x02
    13fe:	45 e1       	ldi	r20, 0x15	; 21
    1400:	42 9f       	mul	r20, r18
    1402:	c0 01       	movw	r24, r0
    1404:	43 9f       	mul	r20, r19
    1406:	90 0d       	add	r25, r0
    1408:	11 24       	eor	r1, r1
    140a:	84 5e       	subi	r24, 0xE4	; 228
    140c:	93 4f       	sbci	r25, 0xF3	; 243
    140e:	fc 01       	movw	r30, r24
    1410:	80 81       	ld	r24, Z
    1412:	28 2f       	mov	r18, r24
    1414:	30 e0       	ldi	r19, 0x00	; 0
    1416:	49 81       	ldd	r20, Y+1	; 0x01
    1418:	5a 81       	ldd	r21, Y+2	; 0x02
    141a:	65 e1       	ldi	r22, 0x15	; 21
    141c:	64 9f       	mul	r22, r20
    141e:	c0 01       	movw	r24, r0
    1420:	65 9f       	mul	r22, r21
    1422:	90 0d       	add	r25, r0
    1424:	11 24       	eor	r1, r1
    1426:	8b 5d       	subi	r24, 0xDB	; 219
    1428:	93 4f       	sbci	r25, 0xF3	; 243
    142a:	fc 01       	movw	r30, r24
    142c:	80 81       	ld	r24, Z
    142e:	88 2f       	mov	r24, r24
    1430:	90 e0       	ldi	r25, 0x00	; 0
    1432:	82 0f       	add	r24, r18
    1434:	93 1f       	adc	r25, r19
    1436:	41 e0       	ldi	r20, 0x01	; 1
    1438:	04 97       	sbiw	r24, 0x04	; 4
    143a:	0c f4       	brge	.+2      	; 0x143e <energy_check_each_coordinator+0x54>
    143c:	40 e0       	ldi	r20, 0x00	; 0
    143e:	29 81       	ldd	r18, Y+1	; 0x01
    1440:	3a 81       	ldd	r19, Y+2	; 0x02
    1442:	55 e1       	ldi	r21, 0x15	; 21
    1444:	52 9f       	mul	r21, r18
    1446:	c0 01       	movw	r24, r0
    1448:	53 9f       	mul	r21, r19
    144a:	90 0d       	add	r25, r0
    144c:	11 24       	eor	r1, r1
    144e:	8a 5d       	subi	r24, 0xDA	; 218
    1450:	93 4f       	sbci	r25, 0xF3	; 243
    1452:	fc 01       	movw	r30, r24
    1454:	40 83       	st	Z, r20
		
		// Reset to calc again after next COLLAB_ALG_TURN.
		motes[i].n_recv_msg_turn		= 0;
    1456:	29 81       	ldd	r18, Y+1	; 0x01
    1458:	3a 81       	ldd	r19, Y+2	; 0x02
    145a:	45 e1       	ldi	r20, 0x15	; 21
    145c:	42 9f       	mul	r20, r18
    145e:	c0 01       	movw	r24, r0
    1460:	43 9f       	mul	r20, r19
    1462:	90 0d       	add	r25, r0
    1464:	11 24       	eor	r1, r1
    1466:	84 5e       	subi	r24, 0xE4	; 228
    1468:	93 4f       	sbci	r25, 0xF3	; 243
    146a:	fc 01       	movw	r30, r24
    146c:	10 82       	st	Z, r1
		motes[i].n_collab_msg_turn		= 0;
    146e:	29 81       	ldd	r18, Y+1	; 0x01
    1470:	3a 81       	ldd	r19, Y+2	; 0x02
    1472:	45 e1       	ldi	r20, 0x15	; 21
    1474:	42 9f       	mul	r20, r18
    1476:	c0 01       	movw	r24, r0
    1478:	43 9f       	mul	r20, r19
    147a:	90 0d       	add	r25, r0
    147c:	11 24       	eor	r1, r1
    147e:	8b 5d       	subi	r24, 0xDB	; 219
    1480:	93 4f       	sbci	r25, 0xF3	; 243
    1482:	fc 01       	movw	r30, r24
    1484:	10 82       	st	Z, r1
		n_collab						= N_MOTES_COLLAB_MAX;
	}
}
static void energy_check_each_coordinator(void)
{
	for (int i = 0; i <= N_MOTES_COLLAB_MAX; ++i)
    1486:	89 81       	ldd	r24, Y+1	; 0x01
    1488:	9a 81       	ldd	r25, Y+2	; 0x02
    148a:	01 96       	adiw	r24, 0x01	; 1
    148c:	9a 83       	std	Y+2, r25	; 0x02
    148e:	89 83       	std	Y+1, r24	; 0x01
    1490:	89 81       	ldd	r24, Y+1	; 0x01
    1492:	9a 81       	ldd	r25, Y+2	; 0x02
    1494:	0f 97       	sbiw	r24, 0x0f	; 15
    1496:	0c f4       	brge	.+2      	; 0x149a <energy_check_each_coordinator+0xb0>
    1498:	b0 cf       	rjmp	.-160    	; 0x13fa <energy_check_each_coordinator+0x10>
		
		// Reset to calc again after next COLLAB_ALG_TURN.
		motes[i].n_recv_msg_turn		= 0;
		motes[i].n_collab_msg_turn		= 0;
	}
}
    149a:	00 00       	nop
    149c:	0f 90       	pop	r0
    149e:	0f 90       	pop	r0
    14a0:	df 91       	pop	r29
    14a2:	cf 91       	pop	r28
    14a4:	08 95       	ret

000014a6 <energy_generate_collab_vector>:
// Método do PAN
static void energy_generate_collab_vector(void)
{
    14a6:	cf 93       	push	r28
    14a8:	df 93       	push	r29
    14aa:	cd b7       	in	r28, 0x3d	; 61
    14ac:	de b7       	in	r29, 0x3e	; 62
    14ae:	29 97       	sbiw	r28, 0x09	; 9
    14b0:	0f b6       	in	r0, 0x3f	; 63
    14b2:	f8 94       	cli
    14b4:	de bf       	out	0x3e, r29	; 62
    14b6:	0f be       	out	0x3f, r0	; 63
    14b8:	cd bf       	out	0x3d, r28	; 61
	// Verificação simples, melhorar depois. Está pegando os nodos cooperantes com SNR acima da média, mas apenas
	// os N primeiros da lista, sendo N= nº de nodos cooperantes.
	// O número máximo de nodos cooperantes está limitado a 20, pela classe Ieee802154BeaconFrame.msg
	// na propriedade listanodoscooperantes

	uint32_t snrmedio					= 0.0;
    14ba:	19 82       	std	Y+1, r1	; 0x01
    14bc:	1a 82       	std	Y+2, r1	; 0x02
    14be:	1b 82       	std	Y+3, r1	; 0x03
    14c0:	1c 82       	std	Y+4, r1	; 0x04
	memcpy(motes_aux, motes, sizeof(motes));		// Copia toda a estrutura motes para motes_aux
    14c2:	86 e2       	ldi	r24, 0x26	; 38
    14c4:	91 e0       	ldi	r25, 0x01	; 1
    14c6:	e2 e1       	ldi	r30, 0x12	; 18
    14c8:	fc e0       	ldi	r31, 0x0C	; 12
    14ca:	a8 e3       	ldi	r26, 0x38	; 56
    14cc:	bd e0       	ldi	r27, 0x0D	; 13
    14ce:	01 90       	ld	r0, Z+
    14d0:	0d 92       	st	X+, r0
    14d2:	01 97       	sbiw	r24, 0x01	; 1
    14d4:	e1 f7       	brne	.-8      	; 0x14ce <energy_generate_collab_vector+0x28>

	// Calcula o SNR médio para ponto de corte...
	for (int i = 0; i <= N_MOTES_COLLAB_MAX; ++i)
    14d6:	1e 82       	std	Y+6, r1	; 0x06
    14d8:	1d 82       	std	Y+5, r1	; 0x05
    14da:	3c c0       	rjmp	.+120    	; 0x1554 <energy_generate_collab_vector+0xae>
	{
		// Estabelece um SNR bem baixo (23) para os nodos que não tiveram sucesso ao enviar msg para o PAN (PAN não recebeu!).
		if(motes_aux[i].rssi == 0)
    14dc:	2d 81       	ldd	r18, Y+5	; 0x05
    14de:	3e 81       	ldd	r19, Y+6	; 0x06
    14e0:	45 e1       	ldi	r20, 0x15	; 21
    14e2:	42 9f       	mul	r20, r18
    14e4:	c0 01       	movw	r24, r0
    14e6:	43 9f       	mul	r20, r19
    14e8:	90 0d       	add	r25, r0
    14ea:	11 24       	eor	r1, r1
    14ec:	87 5c       	subi	r24, 0xC7	; 199
    14ee:	92 4f       	sbci	r25, 0xF2	; 242
    14f0:	fc 01       	movw	r30, r24
    14f2:	80 81       	ld	r24, Z
    14f4:	88 23       	and	r24, r24
    14f6:	69 f4       	brne	.+26     	; 0x1512 <energy_generate_collab_vector+0x6c>
		{
			motes_aux[i].rssi			= 23;
    14f8:	2d 81       	ldd	r18, Y+5	; 0x05
    14fa:	3e 81       	ldd	r19, Y+6	; 0x06
    14fc:	45 e1       	ldi	r20, 0x15	; 21
    14fe:	42 9f       	mul	r20, r18
    1500:	c0 01       	movw	r24, r0
    1502:	43 9f       	mul	r20, r19
    1504:	90 0d       	add	r25, r0
    1506:	11 24       	eor	r1, r1
    1508:	87 5c       	subi	r24, 0xC7	; 199
    150a:	92 4f       	sbci	r25, 0xF2	; 242
    150c:	27 e1       	ldi	r18, 0x17	; 23
    150e:	fc 01       	movw	r30, r24
    1510:	20 83       	st	Z, r18
		}
		snrmedio						+= motes_aux[i].rssi;
    1512:	2d 81       	ldd	r18, Y+5	; 0x05
    1514:	3e 81       	ldd	r19, Y+6	; 0x06
    1516:	45 e1       	ldi	r20, 0x15	; 21
    1518:	42 9f       	mul	r20, r18
    151a:	c0 01       	movw	r24, r0
    151c:	43 9f       	mul	r20, r19
    151e:	90 0d       	add	r25, r0
    1520:	11 24       	eor	r1, r1
    1522:	87 5c       	subi	r24, 0xC7	; 199
    1524:	92 4f       	sbci	r25, 0xF2	; 242
    1526:	fc 01       	movw	r30, r24
    1528:	80 81       	ld	r24, Z
    152a:	88 2f       	mov	r24, r24
    152c:	90 e0       	ldi	r25, 0x00	; 0
    152e:	a0 e0       	ldi	r26, 0x00	; 0
    1530:	b0 e0       	ldi	r27, 0x00	; 0
    1532:	29 81       	ldd	r18, Y+1	; 0x01
    1534:	3a 81       	ldd	r19, Y+2	; 0x02
    1536:	4b 81       	ldd	r20, Y+3	; 0x03
    1538:	5c 81       	ldd	r21, Y+4	; 0x04
    153a:	82 0f       	add	r24, r18
    153c:	93 1f       	adc	r25, r19
    153e:	a4 1f       	adc	r26, r20
    1540:	b5 1f       	adc	r27, r21
    1542:	89 83       	std	Y+1, r24	; 0x01
    1544:	9a 83       	std	Y+2, r25	; 0x02
    1546:	ab 83       	std	Y+3, r26	; 0x03
    1548:	bc 83       	std	Y+4, r27	; 0x04

	uint32_t snrmedio					= 0.0;
	memcpy(motes_aux, motes, sizeof(motes));		// Copia toda a estrutura motes para motes_aux

	// Calcula o SNR médio para ponto de corte...
	for (int i = 0; i <= N_MOTES_COLLAB_MAX; ++i)
    154a:	8d 81       	ldd	r24, Y+5	; 0x05
    154c:	9e 81       	ldd	r25, Y+6	; 0x06
    154e:	01 96       	adiw	r24, 0x01	; 1
    1550:	9e 83       	std	Y+6, r25	; 0x06
    1552:	8d 83       	std	Y+5, r24	; 0x05
    1554:	8d 81       	ldd	r24, Y+5	; 0x05
    1556:	9e 81       	ldd	r25, Y+6	; 0x06
    1558:	0f 97       	sbiw	r24, 0x0f	; 15
    155a:	0c f4       	brge	.+2      	; 0x155e <energy_generate_collab_vector+0xb8>
    155c:	bf cf       	rjmp	.-130    	; 0x14dc <energy_generate_collab_vector+0x36>
		{
			motes_aux[i].rssi			= 23;
		}
		snrmedio						+= motes_aux[i].rssi;
	}
	snrmedio							/= N_MOTES_COLLAB_MAX;
    155e:	89 81       	ldd	r24, Y+1	; 0x01
    1560:	9a 81       	ldd	r25, Y+2	; 0x02
    1562:	ab 81       	ldd	r26, Y+3	; 0x03
    1564:	bc 81       	ldd	r27, Y+4	; 0x04
    1566:	2e e0       	ldi	r18, 0x0E	; 14
    1568:	30 e0       	ldi	r19, 0x00	; 0
    156a:	40 e0       	ldi	r20, 0x00	; 0
    156c:	50 e0       	ldi	r21, 0x00	; 0
    156e:	bc 01       	movw	r22, r24
    1570:	cd 01       	movw	r24, r26
    1572:	0e 94 42 49 	call	0x9284	; 0x9284 <__udivmodsi4>
    1576:	da 01       	movw	r26, r20
    1578:	c9 01       	movw	r24, r18
    157a:	89 83       	std	Y+1, r24	; 0x01
    157c:	9a 83       	std	Y+2, r25	; 0x02
    157e:	ab 83       	std	Y+3, r26	; 0x03
    1580:	bc 83       	std	Y+4, r27	; 0x04
	
	// Força um valor mínimo de SNR para nodos colaboradores. Isto remove os nodos com baixa taxa de sucesso.
	if(snrmedio <= 23)
    1582:	89 81       	ldd	r24, Y+1	; 0x01
    1584:	9a 81       	ldd	r25, Y+2	; 0x02
    1586:	ab 81       	ldd	r26, Y+3	; 0x03
    1588:	bc 81       	ldd	r27, Y+4	; 0x04
    158a:	48 97       	sbiw	r24, 0x18	; 24
    158c:	a1 05       	cpc	r26, r1
    158e:	b1 05       	cpc	r27, r1
    1590:	40 f4       	brcc	.+16     	; 0x15a2 <energy_generate_collab_vector+0xfc>
	{
		snrmedio						= 25;
    1592:	89 e1       	ldi	r24, 0x19	; 25
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	a0 e0       	ldi	r26, 0x00	; 0
    1598:	b0 e0       	ldi	r27, 0x00	; 0
    159a:	89 83       	std	Y+1, r24	; 0x01
    159c:	9a 83       	std	Y+2, r25	; 0x02
    159e:	ab 83       	std	Y+3, r26	; 0x03
    15a0:	bc 83       	std	Y+4, r27	; 0x04
	}
	
	// Ordena motes_aux da MAIOR potência para a MENOR
	qsort(motes_aux, N_MOTES_COLLAB_MAX, sizeof(EnergyStatistics_t), cmp_EnergyStatistics_t_func);
    15a2:	2b ec       	ldi	r18, 0xCB	; 203
    15a4:	37 e0       	ldi	r19, 0x07	; 7
    15a6:	45 e1       	ldi	r20, 0x15	; 21
    15a8:	50 e0       	ldi	r21, 0x00	; 0
    15aa:	6e e0       	ldi	r22, 0x0E	; 14
    15ac:	70 e0       	ldi	r23, 0x00	; 0
    15ae:	88 e3       	ldi	r24, 0x38	; 56
    15b0:	9d e0       	ldi	r25, 0x0D	; 13
    15b2:	0e 94 db 49 	call	0x93b6	; 0x93b6 <qsort>
	// Diversidade temporal
	// 1° Copia o next vector para o first
	// 2° Cria next vector com no máximo n_collab

	// 1°
	uint8_t			n_collab_next_index	= collab_vector[0] + 2;						// Header (number os collabs + count == 2)
    15b6:	80 91 6d 0e 	lds	r24, 0x0E6D	; 0x800e6d <collab_vector>
    15ba:	8e 5f       	subi	r24, 0xFE	; 254
    15bc:	89 87       	std	Y+9, r24	; 0x09
	memcpy(collab_vector, collab_vector + n_collab_next_index, collab_vector[n_collab_next_index] + 2);
    15be:	89 85       	ldd	r24, Y+9	; 0x09
    15c0:	88 2f       	mov	r24, r24
    15c2:	90 e0       	ldi	r25, 0x00	; 0
    15c4:	83 59       	subi	r24, 0x93	; 147
    15c6:	91 4f       	sbci	r25, 0xF1	; 241
    15c8:	fc 01       	movw	r30, r24
    15ca:	80 81       	ld	r24, Z
    15cc:	88 2f       	mov	r24, r24
    15ce:	90 e0       	ldi	r25, 0x00	; 0
    15d0:	02 96       	adiw	r24, 0x02	; 2
    15d2:	9c 01       	movw	r18, r24
    15d4:	89 85       	ldd	r24, Y+9	; 0x09
    15d6:	88 2f       	mov	r24, r24
    15d8:	90 e0       	ldi	r25, 0x00	; 0
    15da:	83 59       	subi	r24, 0x93	; 147
    15dc:	91 4f       	sbci	r25, 0xF1	; 241
    15de:	a9 01       	movw	r20, r18
    15e0:	bc 01       	movw	r22, r24
    15e2:	8d e6       	ldi	r24, 0x6D	; 109
    15e4:	9e e0       	ldi	r25, 0x0E	; 14
    15e6:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <memcpy>
	n_collab_next_index					= collab_vector[0] + 2;
    15ea:	80 91 6d 0e 	lds	r24, 0x0E6D	; 0x800e6d <collab_vector>
    15ee:	8e 5f       	subi	r24, 0xFE	; 254
    15f0:	89 87       	std	Y+9, r24	; 0x09

	// 2°
	uint8_t			n_collab_cycle		= 0;
    15f2:	1f 82       	std	Y+7, r1	; 0x07
	for(uint8_t i = 0; i < n_collab; ++i)
    15f4:	18 86       	std	Y+8, r1	; 0x08
    15f6:	3c c0       	rjmp	.+120    	; 0x1670 <energy_generate_collab_vector+0x1ca>
	{
		// Verifica se os possíveis nodos colaborantes tenham condições de atender. Se a rede esta muito ruim
		// os nodos devem ser ignorados independente da ordenação gerada. 
		if(motes_aux[i].rssi < snrmedio)
    15f8:	88 85       	ldd	r24, Y+8	; 0x08
    15fa:	28 2f       	mov	r18, r24
    15fc:	30 e0       	ldi	r19, 0x00	; 0
    15fe:	45 e1       	ldi	r20, 0x15	; 21
    1600:	42 9f       	mul	r20, r18
    1602:	c0 01       	movw	r24, r0
    1604:	43 9f       	mul	r20, r19
    1606:	90 0d       	add	r25, r0
    1608:	11 24       	eor	r1, r1
    160a:	87 5c       	subi	r24, 0xC7	; 199
    160c:	92 4f       	sbci	r25, 0xF2	; 242
    160e:	fc 01       	movw	r30, r24
    1610:	80 81       	ld	r24, Z
    1612:	28 2f       	mov	r18, r24
    1614:	30 e0       	ldi	r19, 0x00	; 0
    1616:	40 e0       	ldi	r20, 0x00	; 0
    1618:	50 e0       	ldi	r21, 0x00	; 0
    161a:	89 81       	ldd	r24, Y+1	; 0x01
    161c:	9a 81       	ldd	r25, Y+2	; 0x02
    161e:	ab 81       	ldd	r26, Y+3	; 0x03
    1620:	bc 81       	ldd	r27, Y+4	; 0x04
    1622:	28 17       	cp	r18, r24
    1624:	39 07       	cpc	r19, r25
    1626:	4a 07       	cpc	r20, r26
    1628:	5b 07       	cpc	r21, r27
    162a:	f0 f0       	brcs	.+60     	; 0x1668 <energy_generate_collab_vector+0x1c2>
		{
			continue;
		}

		collab_vector[n_collab_next_index + n_collab_cycle + 2]	= motes_aux[n_collab_cycle].address;
    162c:	89 85       	ldd	r24, Y+9	; 0x09
    162e:	28 2f       	mov	r18, r24
    1630:	30 e0       	ldi	r19, 0x00	; 0
    1632:	8f 81       	ldd	r24, Y+7	; 0x07
    1634:	88 2f       	mov	r24, r24
    1636:	90 e0       	ldi	r25, 0x00	; 0
    1638:	82 0f       	add	r24, r18
    163a:	93 1f       	adc	r25, r19
    163c:	02 96       	adiw	r24, 0x02	; 2
    163e:	2f 81       	ldd	r18, Y+7	; 0x07
    1640:	42 2f       	mov	r20, r18
    1642:	50 e0       	ldi	r21, 0x00	; 0
    1644:	65 e1       	ldi	r22, 0x15	; 21
    1646:	64 9f       	mul	r22, r20
    1648:	90 01       	movw	r18, r0
    164a:	65 9f       	mul	r22, r21
    164c:	30 0d       	add	r19, r0
    164e:	11 24       	eor	r1, r1
    1650:	28 5c       	subi	r18, 0xC8	; 200
    1652:	32 4f       	sbci	r19, 0xF2	; 242
    1654:	f9 01       	movw	r30, r18
    1656:	20 81       	ld	r18, Z
    1658:	83 59       	subi	r24, 0x93	; 147
    165a:	91 4f       	sbci	r25, 0xF1	; 241
    165c:	fc 01       	movw	r30, r24
    165e:	20 83       	st	Z, r18
		++n_collab_cycle;
    1660:	8f 81       	ldd	r24, Y+7	; 0x07
    1662:	8f 5f       	subi	r24, 0xFF	; 255
    1664:	8f 83       	std	Y+7, r24	; 0x07
    1666:	01 c0       	rjmp	.+2      	; 0x166a <energy_generate_collab_vector+0x1c4>
	{
		// Verifica se os possíveis nodos colaborantes tenham condições de atender. Se a rede esta muito ruim
		// os nodos devem ser ignorados independente da ordenação gerada. 
		if(motes_aux[i].rssi < snrmedio)
		{
			continue;
    1668:	00 00       	nop
	memcpy(collab_vector, collab_vector + n_collab_next_index, collab_vector[n_collab_next_index] + 2);
	n_collab_next_index					= collab_vector[0] + 2;

	// 2°
	uint8_t			n_collab_cycle		= 0;
	for(uint8_t i = 0; i < n_collab; ++i)
    166a:	88 85       	ldd	r24, Y+8	; 0x08
    166c:	8f 5f       	subi	r24, 0xFF	; 255
    166e:	88 87       	std	Y+8, r24	; 0x08
    1670:	80 91 08 0c 	lds	r24, 0x0C08	; 0x800c08 <n_collab>
    1674:	98 85       	ldd	r25, Y+8	; 0x08
    1676:	98 17       	cp	r25, r24
    1678:	08 f4       	brcc	.+2      	; 0x167c <energy_generate_collab_vector+0x1d6>
    167a:	be cf       	rjmp	.-132    	; 0x15f8 <energy_generate_collab_vector+0x152>
		}

		collab_vector[n_collab_next_index + n_collab_cycle + 2]	= motes_aux[n_collab_cycle].address;
		++n_collab_cycle;
	}
	collab_vector[n_collab_next_index]	= n_collab_cycle;
    167c:	89 85       	ldd	r24, Y+9	; 0x09
    167e:	88 2f       	mov	r24, r24
    1680:	90 e0       	ldi	r25, 0x00	; 0
    1682:	83 59       	subi	r24, 0x93	; 147
    1684:	91 4f       	sbci	r25, 0xF1	; 241
    1686:	2f 81       	ldd	r18, Y+7	; 0x07
    1688:	fc 01       	movw	r30, r24
    168a:	20 83       	st	Z, r18
	collab_vector[n_collab_next_index + 1] = COLLAB_ALG_TURN;
    168c:	89 85       	ldd	r24, Y+9	; 0x09
    168e:	88 2f       	mov	r24, r24
    1690:	90 e0       	ldi	r25, 0x00	; 0
    1692:	01 96       	adiw	r24, 0x01	; 1
    1694:	83 59       	subi	r24, 0x93	; 147
    1696:	91 4f       	sbci	r25, 0xF1	; 241
    1698:	24 e0       	ldi	r18, 0x04	; 4
    169a:	fc 01       	movw	r30, r24
    169c:	20 83       	st	Z, r18
}
    169e:	00 00       	nop
    16a0:	29 96       	adiw	r28, 0x09	; 9
    16a2:	0f b6       	in	r0, 0x3f	; 63
    16a4:	f8 94       	cli
    16a6:	de bf       	out	0x3e, r29	; 62
    16a8:	0f be       	out	0x3f, r0	; 63
    16aa:	cd bf       	out	0x3d, r28	; 61
    16ac:	df 91       	pop	r29
    16ae:	cf 91       	pop	r28
    16b0:	08 95       	ret

000016b2 <energy_init>:
void energy_init(void)
{
    16b2:	cf 93       	push	r28
    16b4:	df 93       	push	r29
    16b6:	1f 92       	push	r1
    16b8:	cd b7       	in	r28, 0x3d	; 61
    16ba:	de b7       	in	r29, 0x3e	; 62
	n_collab					= 0;
    16bc:	10 92 08 0c 	sts	0x0C08, r1	; 0x800c08 <n_collab>
	motes_connected_n			= 0;
    16c0:	10 92 5e 0e 	sts	0x0E5E, r1	; 0x800e5e <motes_connected_n>
	for(uint8_t i = 0; i < N_MOTES_COLLAB_MAX; ++i)
    16c4:	19 82       	std	Y+1, r1	; 0x01
    16c6:	84 c0       	rjmp	.+264    	; 0x17d0 <energy_init+0x11e>
	{
		motes[i].address				= i + 1;	// 0 is coordinator
    16c8:	89 81       	ldd	r24, Y+1	; 0x01
    16ca:	28 2f       	mov	r18, r24
    16cc:	30 e0       	ldi	r19, 0x00	; 0
    16ce:	89 81       	ldd	r24, Y+1	; 0x01
    16d0:	41 e0       	ldi	r20, 0x01	; 1
    16d2:	48 0f       	add	r20, r24
    16d4:	55 e1       	ldi	r21, 0x15	; 21
    16d6:	52 9f       	mul	r21, r18
    16d8:	c0 01       	movw	r24, r0
    16da:	53 9f       	mul	r21, r19
    16dc:	90 0d       	add	r25, r0
    16de:	11 24       	eor	r1, r1
    16e0:	8e 5e       	subi	r24, 0xEE	; 238
    16e2:	93 4f       	sbci	r25, 0xF3	; 243
    16e4:	fc 01       	movw	r30, r24
    16e6:	40 83       	st	Z, r20
		motes[i].rssi					= 0;
    16e8:	89 81       	ldd	r24, Y+1	; 0x01
    16ea:	28 2f       	mov	r18, r24
    16ec:	30 e0       	ldi	r19, 0x00	; 0
    16ee:	45 e1       	ldi	r20, 0x15	; 21
    16f0:	42 9f       	mul	r20, r18
    16f2:	c0 01       	movw	r24, r0
    16f4:	43 9f       	mul	r20, r19
    16f6:	90 0d       	add	r25, r0
    16f8:	11 24       	eor	r1, r1
    16fa:	8d 5e       	subi	r24, 0xED	; 237
    16fc:	93 4f       	sbci	r25, 0xF3	; 243
    16fe:	fc 01       	movw	r30, r24
    1700:	10 82       	st	Z, r1
		motes[i].n_recv_msg				= 0;
    1702:	89 81       	ldd	r24, Y+1	; 0x01
    1704:	28 2f       	mov	r18, r24
    1706:	30 e0       	ldi	r19, 0x00	; 0
    1708:	45 e1       	ldi	r20, 0x15	; 21
    170a:	42 9f       	mul	r20, r18
    170c:	c0 01       	movw	r24, r0
    170e:	43 9f       	mul	r20, r19
    1710:	90 0d       	add	r25, r0
    1712:	11 24       	eor	r1, r1
    1714:	8c 5e       	subi	r24, 0xEC	; 236
    1716:	93 4f       	sbci	r25, 0xF3	; 243
    1718:	fc 01       	movw	r30, r24
    171a:	10 82       	st	Z, r1
    171c:	fc 01       	movw	r30, r24
    171e:	11 82       	std	Z+1, r1	; 0x01
    1720:	fc 01       	movw	r30, r24
    1722:	12 82       	std	Z+2, r1	; 0x02
    1724:	fc 01       	movw	r30, r24
    1726:	13 82       	std	Z+3, r1	; 0x03
    1728:	fc 01       	movw	r30, r24
    172a:	14 82       	std	Z+4, r1	; 0x04
    172c:	fc 01       	movw	r30, r24
    172e:	15 82       	std	Z+5, r1	; 0x05
    1730:	fc 01       	movw	r30, r24
    1732:	16 82       	std	Z+6, r1	; 0x06
    1734:	fc 01       	movw	r30, r24
    1736:	17 82       	std	Z+7, r1	; 0x07
		motes[i].n_collab_msg			= 0;
    1738:	89 81       	ldd	r24, Y+1	; 0x01
    173a:	28 2f       	mov	r18, r24
    173c:	30 e0       	ldi	r19, 0x00	; 0
    173e:	45 e1       	ldi	r20, 0x15	; 21
    1740:	42 9f       	mul	r20, r18
    1742:	c0 01       	movw	r24, r0
    1744:	43 9f       	mul	r20, r19
    1746:	90 0d       	add	r25, r0
    1748:	11 24       	eor	r1, r1
    174a:	83 5e       	subi	r24, 0xE3	; 227
    174c:	93 4f       	sbci	r25, 0xF3	; 243
    174e:	fc 01       	movw	r30, r24
    1750:	10 82       	st	Z, r1
    1752:	fc 01       	movw	r30, r24
    1754:	11 82       	std	Z+1, r1	; 0x01
    1756:	fc 01       	movw	r30, r24
    1758:	12 82       	std	Z+2, r1	; 0x02
    175a:	fc 01       	movw	r30, r24
    175c:	13 82       	std	Z+3, r1	; 0x03
    175e:	fc 01       	movw	r30, r24
    1760:	14 82       	std	Z+4, r1	; 0x04
    1762:	fc 01       	movw	r30, r24
    1764:	15 82       	std	Z+5, r1	; 0x05
    1766:	fc 01       	movw	r30, r24
    1768:	16 82       	std	Z+6, r1	; 0x06
    176a:	fc 01       	movw	r30, r24
    176c:	17 82       	std	Z+7, r1	; 0x07
		motes[i].n_recv_msg_turn		= 0;
    176e:	89 81       	ldd	r24, Y+1	; 0x01
    1770:	28 2f       	mov	r18, r24
    1772:	30 e0       	ldi	r19, 0x00	; 0
    1774:	45 e1       	ldi	r20, 0x15	; 21
    1776:	42 9f       	mul	r20, r18
    1778:	c0 01       	movw	r24, r0
    177a:	43 9f       	mul	r20, r19
    177c:	90 0d       	add	r25, r0
    177e:	11 24       	eor	r1, r1
    1780:	84 5e       	subi	r24, 0xE4	; 228
    1782:	93 4f       	sbci	r25, 0xF3	; 243
    1784:	fc 01       	movw	r30, r24
    1786:	10 82       	st	Z, r1
		motes[i].n_collab_msg_turn		= 0;
    1788:	89 81       	ldd	r24, Y+1	; 0x01
    178a:	28 2f       	mov	r18, r24
    178c:	30 e0       	ldi	r19, 0x00	; 0
    178e:	45 e1       	ldi	r20, 0x15	; 21
    1790:	42 9f       	mul	r20, r18
    1792:	c0 01       	movw	r24, r0
    1794:	43 9f       	mul	r20, r19
    1796:	90 0d       	add	r25, r0
    1798:	11 24       	eor	r1, r1
    179a:	8b 5d       	subi	r24, 0xDB	; 219
    179c:	93 4f       	sbci	r25, 0xF3	; 243
    179e:	fc 01       	movw	r30, r24
    17a0:	10 82       	st	Z, r1
		motes[i].reach_coord			= 0;
    17a2:	89 81       	ldd	r24, Y+1	; 0x01
    17a4:	28 2f       	mov	r18, r24
    17a6:	30 e0       	ldi	r19, 0x00	; 0
    17a8:	45 e1       	ldi	r20, 0x15	; 21
    17aa:	42 9f       	mul	r20, r18
    17ac:	c0 01       	movw	r24, r0
    17ae:	43 9f       	mul	r20, r19
    17b0:	90 0d       	add	r25, r0
    17b2:	11 24       	eor	r1, r1
    17b4:	8a 5d       	subi	r24, 0xDA	; 218
    17b6:	93 4f       	sbci	r25, 0xF3	; 243
    17b8:	fc 01       	movw	r30, r24
    17ba:	10 82       	st	Z, r1
		
		motes_connected_vector[i]		= 0;
    17bc:	89 81       	ldd	r24, Y+1	; 0x01
    17be:	88 2f       	mov	r24, r24
    17c0:	90 e0       	ldi	r25, 0x00	; 0
    17c2:	81 5a       	subi	r24, 0xA1	; 161
    17c4:	91 4f       	sbci	r25, 0xF1	; 241
    17c6:	fc 01       	movw	r30, r24
    17c8:	10 82       	st	Z, r1
}
void energy_init(void)
{
	n_collab					= 0;
	motes_connected_n			= 0;
	for(uint8_t i = 0; i < N_MOTES_COLLAB_MAX; ++i)
    17ca:	89 81       	ldd	r24, Y+1	; 0x01
    17cc:	8f 5f       	subi	r24, 0xFF	; 255
    17ce:	89 83       	std	Y+1, r24	; 0x01
    17d0:	89 81       	ldd	r24, Y+1	; 0x01
    17d2:	8e 30       	cpi	r24, 0x0E	; 14
    17d4:	08 f4       	brcc	.+2      	; 0x17d8 <energy_init+0x126>
    17d6:	78 cf       	rjmp	.-272    	; 0x16c8 <energy_init+0x16>
		motes[i].n_collab_msg_turn		= 0;
		motes[i].reach_coord			= 0;
		
		motes_connected_vector[i]		= 0;
	}
	memset(collab_vector, 0x00, N_COLLAB_VECTOR);
    17d8:	40 e2       	ldi	r20, 0x20	; 32
    17da:	50 e0       	ldi	r21, 0x00	; 0
    17dc:	60 e0       	ldi	r22, 0x00	; 0
    17de:	70 e0       	ldi	r23, 0x00	; 0
    17e0:	8d e6       	ldi	r24, 0x6D	; 109
    17e2:	9e e0       	ldi	r25, 0x0E	; 14
    17e4:	0e 94 ee 4c 	call	0x99dc	; 0x99dc <memset>
}
    17e8:	00 00       	nop
    17ea:	0f 90       	pop	r0
    17ec:	df 91       	pop	r29
    17ee:	cf 91       	pop	r28
    17f0:	08 95       	ret

000017f2 <energy_receive_statistics>:
void energy_receive_statistics(NWK_DataInd_t *ind)
{
    17f2:	af 92       	push	r10
    17f4:	bf 92       	push	r11
    17f6:	cf 92       	push	r12
    17f8:	df 92       	push	r13
    17fa:	ef 92       	push	r14
    17fc:	ff 92       	push	r15
    17fe:	0f 93       	push	r16
    1800:	1f 93       	push	r17
    1802:	cf 93       	push	r28
    1804:	df 93       	push	r29
    1806:	00 d0       	rcall	.+0      	; 0x1808 <energy_receive_statistics+0x16>
    1808:	00 d0       	rcall	.+0      	; 0x180a <energy_receive_statistics+0x18>
    180a:	cd b7       	in	r28, 0x3d	; 61
    180c:	de b7       	in	r29, 0x3e	; 62
    180e:	9c 83       	std	Y+4, r25	; 0x04
    1810:	8b 83       	std	Y+3, r24	; 0x03
	// Sanity check!
	if(ind->srcAddr == 0 || ind->srcAddr >= N_MOTES_MAX)
    1812:	8b 81       	ldd	r24, Y+3	; 0x03
    1814:	9c 81       	ldd	r25, Y+4	; 0x04
    1816:	dc 01       	movw	r26, r24
    1818:	8d 91       	ld	r24, X+
    181a:	9c 91       	ld	r25, X
    181c:	89 2b       	or	r24, r25
    181e:	09 f4       	brne	.+2      	; 0x1822 <energy_receive_statistics+0x30>
    1820:	a3 c0       	rjmp	.+326    	; 0x1968 <energy_receive_statistics+0x176>
    1822:	8b 81       	ldd	r24, Y+3	; 0x03
    1824:	9c 81       	ldd	r25, Y+4	; 0x04
    1826:	fc 01       	movw	r30, r24
    1828:	80 81       	ld	r24, Z
    182a:	91 81       	ldd	r25, Z+1	; 0x01
    182c:	0f 97       	sbiw	r24, 0x0f	; 15
    182e:	08 f0       	brcs	.+2      	; 0x1832 <energy_receive_statistics+0x40>
    1830:	9b c0       	rjmp	.+310    	; 0x1968 <energy_receive_statistics+0x176>
		return;

	AppMessageFrame_t*	frame_struct= (AppMessageFrame_t*) ind->data;
    1832:	8b 81       	ldd	r24, Y+3	; 0x03
    1834:	9c 81       	ldd	r25, Y+4	; 0x04
    1836:	dc 01       	movw	r26, r24
    1838:	17 96       	adiw	r26, 0x07	; 7
    183a:	8d 91       	ld	r24, X+
    183c:	9c 91       	ld	r25, X
    183e:	18 97       	sbiw	r26, 0x08	; 8
    1840:	9a 83       	std	Y+2, r25	; 0x02
    1842:	89 83       	std	Y+1, r24	; 0x01

	motes[ind->srcAddr - 1].rssi	= ind->rssi;
    1844:	8b 81       	ldd	r24, Y+3	; 0x03
    1846:	9c 81       	ldd	r25, Y+4	; 0x04
    1848:	fc 01       	movw	r30, r24
    184a:	80 81       	ld	r24, Z
    184c:	91 81       	ldd	r25, Z+1	; 0x01
    184e:	9c 01       	movw	r18, r24
    1850:	21 50       	subi	r18, 0x01	; 1
    1852:	31 09       	sbc	r19, r1
    1854:	8b 81       	ldd	r24, Y+3	; 0x03
    1856:	9c 81       	ldd	r25, Y+4	; 0x04
    1858:	dc 01       	movw	r26, r24
    185a:	1b 96       	adiw	r26, 0x0b	; 11
    185c:	8c 91       	ld	r24, X
    185e:	58 2f       	mov	r21, r24
    1860:	45 e1       	ldi	r20, 0x15	; 21
    1862:	42 9f       	mul	r20, r18
    1864:	c0 01       	movw	r24, r0
    1866:	43 9f       	mul	r20, r19
    1868:	90 0d       	add	r25, r0
    186a:	11 24       	eor	r1, r1
    186c:	8d 5e       	subi	r24, 0xED	; 237
    186e:	93 4f       	sbci	r25, 0xF3	; 243
    1870:	fc 01       	movw	r30, r24
    1872:	50 83       	st	Z, r21

	if(frame_struct->frameType == MSG_STATE_DATA)
    1874:	89 81       	ldd	r24, Y+1	; 0x01
    1876:	9a 81       	ldd	r25, Y+2	; 0x02
    1878:	dc 01       	movw	r26, r24
    187a:	8c 91       	ld	r24, X
    187c:	81 30       	cpi	r24, 0x01	; 1
    187e:	09 f0       	breq	.+2      	; 0x1882 <energy_receive_statistics+0x90>
    1880:	74 c0       	rjmp	.+232    	; 0x196a <energy_receive_statistics+0x178>
	{
		motes[ind->srcAddr - 1].n_recv_msg++;
    1882:	8b 81       	ldd	r24, Y+3	; 0x03
    1884:	9c 81       	ldd	r25, Y+4	; 0x04
    1886:	fc 01       	movw	r30, r24
    1888:	80 81       	ld	r24, Z
    188a:	91 81       	ldd	r25, Z+1	; 0x01
    188c:	fc 01       	movw	r30, r24
    188e:	31 97       	sbiw	r30, 0x01	; 1
    1890:	25 e1       	ldi	r18, 0x15	; 21
    1892:	2e 9f       	mul	r18, r30
    1894:	c0 01       	movw	r24, r0
    1896:	2f 9f       	mul	r18, r31
    1898:	90 0d       	add	r25, r0
    189a:	11 24       	eor	r1, r1
    189c:	8c 5e       	subi	r24, 0xEC	; 236
    189e:	93 4f       	sbci	r25, 0xF3	; 243
    18a0:	dc 01       	movw	r26, r24
    18a2:	ac 90       	ld	r10, X
    18a4:	dc 01       	movw	r26, r24
    18a6:	11 96       	adiw	r26, 0x01	; 1
    18a8:	bc 90       	ld	r11, X
    18aa:	dc 01       	movw	r26, r24
    18ac:	12 96       	adiw	r26, 0x02	; 2
    18ae:	cc 90       	ld	r12, X
    18b0:	dc 01       	movw	r26, r24
    18b2:	13 96       	adiw	r26, 0x03	; 3
    18b4:	dc 90       	ld	r13, X
    18b6:	dc 01       	movw	r26, r24
    18b8:	14 96       	adiw	r26, 0x04	; 4
    18ba:	ec 90       	ld	r14, X
    18bc:	dc 01       	movw	r26, r24
    18be:	15 96       	adiw	r26, 0x05	; 5
    18c0:	fc 90       	ld	r15, X
    18c2:	dc 01       	movw	r26, r24
    18c4:	16 96       	adiw	r26, 0x06	; 6
    18c6:	0c 91       	ld	r16, X
    18c8:	dc 01       	movw	r26, r24
    18ca:	17 96       	adiw	r26, 0x07	; 7
    18cc:	1c 91       	ld	r17, X
    18ce:	2a 2d       	mov	r18, r10
    18d0:	3b 2d       	mov	r19, r11
    18d2:	4c 2d       	mov	r20, r12
    18d4:	5d 2d       	mov	r21, r13
    18d6:	6e 2d       	mov	r22, r14
    18d8:	7f 2d       	mov	r23, r15
    18da:	80 2f       	mov	r24, r16
    18dc:	91 2f       	mov	r25, r17
    18de:	a1 e0       	ldi	r26, 0x01	; 1
    18e0:	0e 94 73 49 	call	0x92e6	; 0x92e6 <__adddi3_s8>
    18e4:	a2 2e       	mov	r10, r18
    18e6:	b3 2e       	mov	r11, r19
    18e8:	c4 2e       	mov	r12, r20
    18ea:	d5 2e       	mov	r13, r21
    18ec:	e6 2e       	mov	r14, r22
    18ee:	f7 2e       	mov	r15, r23
    18f0:	08 2f       	mov	r16, r24
    18f2:	19 2f       	mov	r17, r25
    18f4:	25 e1       	ldi	r18, 0x15	; 21
    18f6:	2e 9f       	mul	r18, r30
    18f8:	c0 01       	movw	r24, r0
    18fa:	2f 9f       	mul	r18, r31
    18fc:	90 0d       	add	r25, r0
    18fe:	11 24       	eor	r1, r1
    1900:	8c 5e       	subi	r24, 0xEC	; 236
    1902:	93 4f       	sbci	r25, 0xF3	; 243
    1904:	fc 01       	movw	r30, r24
    1906:	a0 82       	st	Z, r10
    1908:	dc 01       	movw	r26, r24
    190a:	11 96       	adiw	r26, 0x01	; 1
    190c:	bc 92       	st	X, r11
    190e:	fc 01       	movw	r30, r24
    1910:	c2 82       	std	Z+2, r12	; 0x02
    1912:	dc 01       	movw	r26, r24
    1914:	13 96       	adiw	r26, 0x03	; 3
    1916:	dc 92       	st	X, r13
    1918:	fc 01       	movw	r30, r24
    191a:	e4 82       	std	Z+4, r14	; 0x04
    191c:	dc 01       	movw	r26, r24
    191e:	15 96       	adiw	r26, 0x05	; 5
    1920:	fc 92       	st	X, r15
    1922:	fc 01       	movw	r30, r24
    1924:	06 83       	std	Z+6, r16	; 0x06
    1926:	dc 01       	movw	r26, r24
    1928:	17 96       	adiw	r26, 0x07	; 7
    192a:	1c 93       	st	X, r17
		motes[ind->srcAddr - 1].n_recv_msg_turn++;
    192c:	8b 81       	ldd	r24, Y+3	; 0x03
    192e:	9c 81       	ldd	r25, Y+4	; 0x04
    1930:	fc 01       	movw	r30, r24
    1932:	80 81       	ld	r24, Z
    1934:	91 81       	ldd	r25, Z+1	; 0x01
    1936:	01 97       	sbiw	r24, 0x01	; 1
    1938:	45 e1       	ldi	r20, 0x15	; 21
    193a:	48 9f       	mul	r20, r24
    193c:	90 01       	movw	r18, r0
    193e:	49 9f       	mul	r20, r25
    1940:	30 0d       	add	r19, r0
    1942:	11 24       	eor	r1, r1
    1944:	24 5e       	subi	r18, 0xE4	; 228
    1946:	33 4f       	sbci	r19, 0xF3	; 243
    1948:	d9 01       	movw	r26, r18
    194a:	2c 91       	ld	r18, X
    194c:	41 e0       	ldi	r20, 0x01	; 1
    194e:	42 0f       	add	r20, r18
    1950:	55 e1       	ldi	r21, 0x15	; 21
    1952:	58 9f       	mul	r21, r24
    1954:	90 01       	movw	r18, r0
    1956:	59 9f       	mul	r21, r25
    1958:	30 0d       	add	r19, r0
    195a:	11 24       	eor	r1, r1
    195c:	c9 01       	movw	r24, r18
    195e:	84 5e       	subi	r24, 0xE4	; 228
    1960:	93 4f       	sbci	r25, 0xF3	; 243
    1962:	fc 01       	movw	r30, r24
    1964:	40 83       	st	Z, r20
    1966:	01 c0       	rjmp	.+2      	; 0x196a <energy_receive_statistics+0x178>
}
void energy_receive_statistics(NWK_DataInd_t *ind)
{
	// Sanity check!
	if(ind->srcAddr == 0 || ind->srcAddr >= N_MOTES_MAX)
		return;
    1968:	00 00       	nop
			motes_connected_vector[ind->srcAddr - 1]	= 1;
			motes_connected_n++;
		}
	}
#endif
}
    196a:	0f 90       	pop	r0
    196c:	0f 90       	pop	r0
    196e:	0f 90       	pop	r0
    1970:	0f 90       	pop	r0
    1972:	df 91       	pop	r29
    1974:	cf 91       	pop	r28
    1976:	1f 91       	pop	r17
    1978:	0f 91       	pop	r16
    197a:	ff 90       	pop	r15
    197c:	ef 90       	pop	r14
    197e:	df 90       	pop	r13
    1980:	cf 90       	pop	r12
    1982:	bf 90       	pop	r11
    1984:	af 90       	pop	r10
    1986:	08 95       	ret

00001988 <energy_prepare_next_turn>:
void energy_prepare_next_turn(void)
{
    1988:	cf 93       	push	r28
    198a:	df 93       	push	r29
    198c:	cd b7       	in	r28, 0x3d	; 61
    198e:	de b7       	in	r29, 0x3e	; 62
#if APP_ENDDEVICE
	return;
    1990:	00 00       	nop

	for(uint8_t i = 0; i < N_MOTES_COLLAB_MAX; ++i)
	{
		motes[i].rssi			= 0;
	}
}
    1992:	df 91       	pop	r29
    1994:	cf 91       	pop	r28
    1996:	08 95       	ret

00001998 <energy_get_collab_vector>:
void energy_get_collab_vector(uint8_t* vector)
{
    1998:	cf 93       	push	r28
    199a:	df 93       	push	r29
    199c:	00 d0       	rcall	.+0      	; 0x199e <energy_get_collab_vector+0x6>
    199e:	cd b7       	in	r28, 0x3d	; 61
    19a0:	de b7       	in	r29, 0x3e	; 62
    19a2:	9a 83       	std	Y+2, r25	; 0x02
    19a4:	89 83       	std	Y+1, r24	; 0x01
	memcpy(vector, collab_vector, N_COLLAB_VECTOR);
    19a6:	89 81       	ldd	r24, Y+1	; 0x01
    19a8:	9a 81       	ldd	r25, Y+2	; 0x02
    19aa:	20 e2       	ldi	r18, 0x20	; 32
    19ac:	ed e6       	ldi	r30, 0x6D	; 109
    19ae:	fe e0       	ldi	r31, 0x0E	; 14
    19b0:	dc 01       	movw	r26, r24
    19b2:	01 90       	ld	r0, Z+
    19b4:	0d 92       	st	X+, r0
    19b6:	2a 95       	dec	r18
    19b8:	e1 f7       	brne	.-8      	; 0x19b2 <energy_get_collab_vector+0x1a>
}
    19ba:	00 00       	nop
    19bc:	0f 90       	pop	r0
    19be:	0f 90       	pop	r0
    19c0:	df 91       	pop	r29
    19c2:	cf 91       	pop	r28
    19c4:	08 95       	ret

000019c6 <energy_get_connected_vector>:
uint8_t energy_get_connected_vector(uint8_t* vector)
{
    19c6:	cf 93       	push	r28
    19c8:	df 93       	push	r29
    19ca:	00 d0       	rcall	.+0      	; 0x19cc <energy_get_connected_vector+0x6>
    19cc:	cd b7       	in	r28, 0x3d	; 61
    19ce:	de b7       	in	r29, 0x3e	; 62
    19d0:	9a 83       	std	Y+2, r25	; 0x02
    19d2:	89 83       	std	Y+1, r24	; 0x01
	memcpy(vector, motes_connected_vector, N_MOTES_COLLAB_MAX);
    19d4:	89 81       	ldd	r24, Y+1	; 0x01
    19d6:	9a 81       	ldd	r25, Y+2	; 0x02
    19d8:	2e e0       	ldi	r18, 0x0E	; 14
    19da:	ef e5       	ldi	r30, 0x5F	; 95
    19dc:	fe e0       	ldi	r31, 0x0E	; 14
    19de:	dc 01       	movw	r26, r24
    19e0:	01 90       	ld	r0, Z+
    19e2:	0d 92       	st	X+, r0
    19e4:	2a 95       	dec	r18
    19e6:	e1 f7       	brne	.-8      	; 0x19e0 <energy_get_connected_vector+0x1a>

	return(motes_connected_n);
    19e8:	80 91 5e 0e 	lds	r24, 0x0E5E	; 0x800e5e <motes_connected_n>
}
    19ec:	0f 90       	pop	r0
    19ee:	0f 90       	pop	r0
    19f0:	df 91       	pop	r29
    19f2:	cf 91       	pop	r28
    19f4:	08 95       	ret

000019f6 <energy_get_statistics>:
EnergyStatistics_t* energy_get_statistics(uint8_t index)
{
    19f6:	cf 93       	push	r28
    19f8:	df 93       	push	r29
    19fa:	1f 92       	push	r1
    19fc:	cd b7       	in	r28, 0x3d	; 61
    19fe:	de b7       	in	r29, 0x3e	; 62
    1a00:	89 83       	std	Y+1, r24	; 0x01
	return(&motes[index]);
    1a02:	89 81       	ldd	r24, Y+1	; 0x01
    1a04:	28 2f       	mov	r18, r24
    1a06:	30 e0       	ldi	r19, 0x00	; 0
    1a08:	45 e1       	ldi	r20, 0x15	; 21
    1a0a:	42 9f       	mul	r20, r18
    1a0c:	c0 01       	movw	r24, r0
    1a0e:	43 9f       	mul	r20, r19
    1a10:	90 0d       	add	r25, r0
    1a12:	11 24       	eor	r1, r1
    1a14:	8e 5e       	subi	r24, 0xEE	; 238
    1a16:	93 4f       	sbci	r25, 0xF3	; 243
    1a18:	0f 90       	pop	r0
    1a1a:	df 91       	pop	r29
    1a1c:	cf 91       	pop	r28
    1a1e:	08 95       	ret

00001a20 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    1a20:	cf 93       	push	r28
    1a22:	df 93       	push	r29
    1a24:	1f 92       	push	r1
    1a26:	cd b7       	in	r28, 0x3d	; 61
    1a28:	de b7       	in	r29, 0x3e	; 62
	nwkIb.nwkSeqNum = 0;
    1a2a:	10 92 ec 1c 	sts	0x1CEC, r1	; 0x801cec <nwkIb+0x4>
	nwkIb.macSeqNum = 0;
    1a2e:	10 92 ed 1c 	sts	0x1CED, r1	; 0x801ced <nwkIb+0x5>
	nwkIb.addr = 0;
    1a32:	10 92 e9 1c 	sts	0x1CE9, r1	; 0x801ce9 <nwkIb+0x1>
    1a36:	10 92 e8 1c 	sts	0x1CE8, r1	; 0x801ce8 <nwkIb>
	nwkIb.lock = 0;
    1a3a:	10 92 0f 1d 	sts	0x1D0F, r1	; 0x801d0f <nwkIb+0x27>
    1a3e:	10 92 0e 1d 	sts	0x1D0E, r1	; 0x801d0e <nwkIb+0x26>

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    1a42:	19 82       	std	Y+1, r1	; 0x01
    1a44:	0e c0       	rjmp	.+28     	; 0x1a62 <NWK_Init+0x42>
		nwkIb.endpoint[i] = NULL;
    1a46:	89 81       	ldd	r24, Y+1	; 0x01
    1a48:	88 2f       	mov	r24, r24
    1a4a:	90 e0       	ldi	r25, 0x00	; 0
    1a4c:	03 96       	adiw	r24, 0x03	; 3
    1a4e:	88 0f       	add	r24, r24
    1a50:	99 1f       	adc	r25, r25
    1a52:	88 51       	subi	r24, 0x18	; 24
    1a54:	93 4e       	sbci	r25, 0xE3	; 227
    1a56:	fc 01       	movw	r30, r24
    1a58:	11 82       	std	Z+1, r1	; 0x01
    1a5a:	10 82       	st	Z, r1
	nwkIb.nwkSeqNum = 0;
	nwkIb.macSeqNum = 0;
	nwkIb.addr = 0;
	nwkIb.lock = 0;

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    1a5c:	89 81       	ldd	r24, Y+1	; 0x01
    1a5e:	8f 5f       	subi	r24, 0xFF	; 255
    1a60:	89 83       	std	Y+1, r24	; 0x01
    1a62:	89 81       	ldd	r24, Y+1	; 0x01
    1a64:	80 31       	cpi	r24, 0x10	; 16
    1a66:	78 f3       	brcs	.-34     	; 0x1a46 <NWK_Init+0x26>
		nwkIb.endpoint[i] = NULL;
	}

	nwkTxInit();
    1a68:	0e 94 72 19 	call	0x32e4	; 0x32e4 <nwkTxInit>
	nwkRxInit();
    1a6c:	0e 94 30 13 	call	0x2660	; 0x2660 <nwkRxInit>
	nwkFrameInit();
    1a70:	0e 94 66 11 	call	0x22cc	; 0x22cc <nwkFrameInit>
	nwkDataReqInit();
    1a74:	0e 94 1c 0e 	call	0x1c38	; 0x1c38 <nwkDataReqInit>
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
#endif

#ifdef NWK_ENABLE_MULTICAST
	nwkGroupInit();
    1a78:	0e 94 6a 12 	call	0x24d4	; 0x24d4 <nwkGroupInit>
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    1a7c:	00 00       	nop
    1a7e:	0f 90       	pop	r0
    1a80:	df 91       	pop	r29
    1a82:	cf 91       	pop	r28
    1a84:	08 95       	ret

00001a86 <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    1a86:	cf 93       	push	r28
    1a88:	df 93       	push	r29
    1a8a:	00 d0       	rcall	.+0      	; 0x1a8c <NWK_SetAddr+0x6>
    1a8c:	cd b7       	in	r28, 0x3d	; 61
    1a8e:	de b7       	in	r29, 0x3e	; 62
    1a90:	9a 83       	std	Y+2, r25	; 0x02
    1a92:	89 83       	std	Y+1, r24	; 0x01
	nwkIb.addr = addr;
    1a94:	89 81       	ldd	r24, Y+1	; 0x01
    1a96:	9a 81       	ldd	r25, Y+2	; 0x02
    1a98:	90 93 e9 1c 	sts	0x1CE9, r25	; 0x801ce9 <nwkIb+0x1>
    1a9c:	80 93 e8 1c 	sts	0x1CE8, r24	; 0x801ce8 <nwkIb>
	PHY_SetShortAddr(addr);
    1aa0:	89 81       	ldd	r24, Y+1	; 0x01
    1aa2:	9a 81       	ldd	r25, Y+2	; 0x02
    1aa4:	0e 94 6b 1e 	call	0x3cd6	; 0x3cd6 <PHY_SetShortAddr>
}
    1aa8:	00 00       	nop
    1aaa:	0f 90       	pop	r0
    1aac:	0f 90       	pop	r0
    1aae:	df 91       	pop	r29
    1ab0:	cf 91       	pop	r28
    1ab2:	08 95       	ret

00001ab4 <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    1ab4:	cf 93       	push	r28
    1ab6:	df 93       	push	r29
    1ab8:	00 d0       	rcall	.+0      	; 0x1aba <NWK_SetPanId+0x6>
    1aba:	cd b7       	in	r28, 0x3d	; 61
    1abc:	de b7       	in	r29, 0x3e	; 62
    1abe:	9a 83       	std	Y+2, r25	; 0x02
    1ac0:	89 83       	std	Y+1, r24	; 0x01
	nwkIb.panId = panId;
    1ac2:	89 81       	ldd	r24, Y+1	; 0x01
    1ac4:	9a 81       	ldd	r25, Y+2	; 0x02
    1ac6:	90 93 eb 1c 	sts	0x1CEB, r25	; 0x801ceb <nwkIb+0x3>
    1aca:	80 93 ea 1c 	sts	0x1CEA, r24	; 0x801cea <nwkIb+0x2>
	PHY_SetPanId(panId);
    1ace:	89 81       	ldd	r24, Y+1	; 0x01
    1ad0:	9a 81       	ldd	r25, Y+2	; 0x02
    1ad2:	0e 94 47 1e 	call	0x3c8e	; 0x3c8e <PHY_SetPanId>
}
    1ad6:	00 00       	nop
    1ad8:	0f 90       	pop	r0
    1ada:	0f 90       	pop	r0
    1adc:	df 91       	pop	r29
    1ade:	cf 91       	pop	r28
    1ae0:	08 95       	ret

00001ae2 <NWK_OpenEndpoint>:
*  @brief Registers callback @a ind for the endpoint @a endpoint
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
    1ae2:	cf 93       	push	r28
    1ae4:	df 93       	push	r29
    1ae6:	00 d0       	rcall	.+0      	; 0x1ae8 <NWK_OpenEndpoint+0x6>
    1ae8:	1f 92       	push	r1
    1aea:	cd b7       	in	r28, 0x3d	; 61
    1aec:	de b7       	in	r29, 0x3e	; 62
    1aee:	89 83       	std	Y+1, r24	; 0x01
    1af0:	7b 83       	std	Y+3, r23	; 0x03
    1af2:	6a 83       	std	Y+2, r22	; 0x02
	nwkIb.endpoint[id] = handler;
    1af4:	89 81       	ldd	r24, Y+1	; 0x01
    1af6:	88 2f       	mov	r24, r24
    1af8:	90 e0       	ldi	r25, 0x00	; 0
    1afa:	03 96       	adiw	r24, 0x03	; 3
    1afc:	88 0f       	add	r24, r24
    1afe:	99 1f       	adc	r25, r25
    1b00:	88 51       	subi	r24, 0x18	; 24
    1b02:	93 4e       	sbci	r25, 0xE3	; 227
    1b04:	2a 81       	ldd	r18, Y+2	; 0x02
    1b06:	3b 81       	ldd	r19, Y+3	; 0x03
    1b08:	fc 01       	movw	r30, r24
    1b0a:	31 83       	std	Z+1, r19	; 0x01
    1b0c:	20 83       	st	Z, r18
}
    1b0e:	00 00       	nop
    1b10:	0f 90       	pop	r0
    1b12:	0f 90       	pop	r0
    1b14:	0f 90       	pop	r0
    1b16:	df 91       	pop	r29
    1b18:	cf 91       	pop	r28
    1b1a:	08 95       	ret

00001b1c <NWK_Busy>:
/*************************************************************************//**
*  @brief Checks if network layer is ready for sleep
*  @return @c true if network layer is ready for sleep or @c false otherwise
*****************************************************************************/
bool NWK_Busy(void)
{
    1b1c:	cf 93       	push	r28
    1b1e:	df 93       	push	r29
    1b20:	cd b7       	in	r28, 0x3d	; 61
    1b22:	de b7       	in	r29, 0x3e	; 62
	return nwkIb.lock > 0;
    1b24:	80 91 0e 1d 	lds	r24, 0x1D0E	; 0x801d0e <nwkIb+0x26>
    1b28:	90 91 0f 1d 	lds	r25, 0x1D0F	; 0x801d0f <nwkIb+0x27>
    1b2c:	21 e0       	ldi	r18, 0x01	; 1
    1b2e:	89 2b       	or	r24, r25
    1b30:	09 f4       	brne	.+2      	; 0x1b34 <NWK_Busy+0x18>
    1b32:	20 e0       	ldi	r18, 0x00	; 0
    1b34:	82 2f       	mov	r24, r18
}
    1b36:	df 91       	pop	r29
    1b38:	cf 91       	pop	r28
    1b3a:	08 95       	ret

00001b3c <NWK_Lock>:

/*************************************************************************//**
*  @brief Increases the lock counter and sets a busy state
*****************************************************************************/
void NWK_Lock(void)
{
    1b3c:	cf 93       	push	r28
    1b3e:	df 93       	push	r29
    1b40:	cd b7       	in	r28, 0x3d	; 61
    1b42:	de b7       	in	r29, 0x3e	; 62
	nwkIb.lock++;
    1b44:	80 91 0e 1d 	lds	r24, 0x1D0E	; 0x801d0e <nwkIb+0x26>
    1b48:	90 91 0f 1d 	lds	r25, 0x1D0F	; 0x801d0f <nwkIb+0x27>
    1b4c:	01 96       	adiw	r24, 0x01	; 1
    1b4e:	90 93 0f 1d 	sts	0x1D0F, r25	; 0x801d0f <nwkIb+0x27>
    1b52:	80 93 0e 1d 	sts	0x1D0E, r24	; 0x801d0e <nwkIb+0x26>
}
    1b56:	00 00       	nop
    1b58:	df 91       	pop	r29
    1b5a:	cf 91       	pop	r28
    1b5c:	08 95       	ret

00001b5e <NWK_Unlock>:

/*************************************************************************//**
*  @brief Decreases the lock counter and sets a free state if counter reaches 0
*****************************************************************************/
void NWK_Unlock(void)
{
    1b5e:	cf 93       	push	r28
    1b60:	df 93       	push	r29
    1b62:	cd b7       	in	r28, 0x3d	; 61
    1b64:	de b7       	in	r29, 0x3e	; 62
	nwkIb.lock--;
    1b66:	80 91 0e 1d 	lds	r24, 0x1D0E	; 0x801d0e <nwkIb+0x26>
    1b6a:	90 91 0f 1d 	lds	r25, 0x1D0F	; 0x801d0f <nwkIb+0x27>
    1b6e:	01 97       	sbiw	r24, 0x01	; 1
    1b70:	90 93 0f 1d 	sts	0x1D0F, r25	; 0x801d0f <nwkIb+0x27>
    1b74:	80 93 0e 1d 	sts	0x1D0E, r24	; 0x801d0e <nwkIb+0x26>
}
    1b78:	00 00       	nop
    1b7a:	df 91       	pop	r29
    1b7c:	cf 91       	pop	r28
    1b7e:	08 95       	ret

00001b80 <NWK_SleepReq>:

/*************************************************************************//**
*  @brief Puts network layer to a sleeping state
*****************************************************************************/
void NWK_SleepReq(void)
{
    1b80:	cf 93       	push	r28
    1b82:	df 93       	push	r29
    1b84:	cd b7       	in	r28, 0x3d	; 61
    1b86:	de b7       	in	r29, 0x3e	; 62
	PHY_Sleep();
    1b88:	0e 94 b4 1e 	call	0x3d68	; 0x3d68 <PHY_Sleep>
}
    1b8c:	00 00       	nop
    1b8e:	df 91       	pop	r29
    1b90:	cf 91       	pop	r28
    1b92:	08 95       	ret

00001b94 <NWK_WakeupReq>:

/*************************************************************************//**
*  @brief Puts network layer to an active state
*****************************************************************************/
void NWK_WakeupReq(void)
{
    1b94:	cf 93       	push	r28
    1b96:	df 93       	push	r29
    1b98:	cd b7       	in	r28, 0x3d	; 61
    1b9a:	de b7       	in	r29, 0x3e	; 62
	PHY_Wakeup();
    1b9c:	0e 94 cd 1e 	call	0x3d9a	; 0x3d9a <PHY_Wakeup>
}
    1ba0:	00 00       	nop
    1ba2:	df 91       	pop	r29
    1ba4:	cf 91       	pop	r28
    1ba6:	08 95       	ret

00001ba8 <NWK_LinearizeLqi>:
*  @brief Calculates linearized value for the given value of the LQI
*  @param[in] lqi LQI value as provided by the transceiver
*  @return linearized value directly proportional to the probability of delivery
*****************************************************************************/
uint8_t NWK_LinearizeLqi(uint8_t lqi)
{
    1ba8:	cf 93       	push	r28
    1baa:	df 93       	push	r29
    1bac:	cd b7       	in	r28, 0x3d	; 61
    1bae:	de b7       	in	r29, 0x3e	; 62
    1bb0:	2c 97       	sbiw	r28, 0x0c	; 12
    1bb2:	0f b6       	in	r0, 0x3f	; 63
    1bb4:	f8 94       	cli
    1bb6:	de bf       	out	0x3e, r29	; 62
    1bb8:	0f be       	out	0x3f, r0	; 63
    1bba:	cd bf       	out	0x3d, r28	; 61
    1bbc:	8c 87       	std	Y+12, r24	; 0x0c
	const uint8_t val[] = { 3, 8, 26, 64, 128, 190, 230, 247, 252 };
    1bbe:	89 e0       	ldi	r24, 0x09	; 9
    1bc0:	e5 e2       	ldi	r30, 0x25	; 37
    1bc2:	f2 e0       	ldi	r31, 0x02	; 2
    1bc4:	de 01       	movw	r26, r28
    1bc6:	13 96       	adiw	r26, 0x03	; 3
    1bc8:	01 90       	ld	r0, Z+
    1bca:	0d 92       	st	X+, r0
    1bcc:	8a 95       	dec	r24
    1bce:	e1 f7       	brne	.-8      	; 0x1bc8 <NWK_LinearizeLqi+0x20>
	uint8_t cl = 25;
    1bd0:	89 e1       	ldi	r24, 0x19	; 25
    1bd2:	89 83       	std	Y+1, r24	; 0x01

	for (uint8_t i = 0; i < sizeof(val); i++) {
    1bd4:	1a 82       	std	Y+2, r1	; 0x02
    1bd6:	15 c0       	rjmp	.+42     	; 0x1c02 <NWK_LinearizeLqi+0x5a>
		if (lqi < cl) {
    1bd8:	9c 85       	ldd	r25, Y+12	; 0x0c
    1bda:	89 81       	ldd	r24, Y+1	; 0x01
    1bdc:	98 17       	cp	r25, r24
    1bde:	58 f4       	brcc	.+22     	; 0x1bf6 <NWK_LinearizeLqi+0x4e>
			return val[i];
    1be0:	8a 81       	ldd	r24, Y+2	; 0x02
    1be2:	88 2f       	mov	r24, r24
    1be4:	90 e0       	ldi	r25, 0x00	; 0
    1be6:	9e 01       	movw	r18, r28
    1be8:	2d 5f       	subi	r18, 0xFD	; 253
    1bea:	3f 4f       	sbci	r19, 0xFF	; 255
    1bec:	82 0f       	add	r24, r18
    1bee:	93 1f       	adc	r25, r19
    1bf0:	fc 01       	movw	r30, r24
    1bf2:	80 81       	ld	r24, Z
    1bf4:	0a c0       	rjmp	.+20     	; 0x1c0a <NWK_LinearizeLqi+0x62>
		}

		cl += 25;
    1bf6:	89 81       	ldd	r24, Y+1	; 0x01
    1bf8:	87 5e       	subi	r24, 0xE7	; 231
    1bfa:	89 83       	std	Y+1, r24	; 0x01
uint8_t NWK_LinearizeLqi(uint8_t lqi)
{
	const uint8_t val[] = { 3, 8, 26, 64, 128, 190, 230, 247, 252 };
	uint8_t cl = 25;

	for (uint8_t i = 0; i < sizeof(val); i++) {
    1bfc:	8a 81       	ldd	r24, Y+2	; 0x02
    1bfe:	8f 5f       	subi	r24, 0xFF	; 255
    1c00:	8a 83       	std	Y+2, r24	; 0x02
    1c02:	8a 81       	ldd	r24, Y+2	; 0x02
    1c04:	89 30       	cpi	r24, 0x09	; 9
    1c06:	40 f3       	brcs	.-48     	; 0x1bd8 <NWK_LinearizeLqi+0x30>
		}

		cl += 25;
	}

	return 255;
    1c08:	8f ef       	ldi	r24, 0xFF	; 255
}
    1c0a:	2c 96       	adiw	r28, 0x0c	; 12
    1c0c:	0f b6       	in	r0, 0x3f	; 63
    1c0e:	f8 94       	cli
    1c10:	de bf       	out	0x3e, r29	; 62
    1c12:	0f be       	out	0x3f, r0	; 63
    1c14:	cd bf       	out	0x3d, r28	; 61
    1c16:	df 91       	pop	r29
    1c18:	cf 91       	pop	r28
    1c1a:	08 95       	ret

00001c1c <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    1c1c:	cf 93       	push	r28
    1c1e:	df 93       	push	r29
    1c20:	cd b7       	in	r28, 0x3d	; 61
    1c22:	de b7       	in	r29, 0x3e	; 62
	nwkRxTaskHandler();
    1c24:	0e 94 31 19 	call	0x3262	; 0x3262 <nwkRxTaskHandler>
	nwkTxTaskHandler();
    1c28:	0e 94 6a 1c 	call	0x38d4	; 0x38d4 <nwkTxTaskHandler>
	nwkDataReqTaskHandler();
    1c2c:	0e 94 30 11 	call	0x2260	; 0x2260 <nwkDataReqTaskHandler>
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
#endif
}
    1c30:	00 00       	nop
    1c32:	df 91       	pop	r29
    1c34:	cf 91       	pop	r28
    1c36:	08 95       	ret

00001c38 <nwkDataReqInit>:

/*************************************************************************//**
*  @brief Initializes the Data Request module
*****************************************************************************/
void nwkDataReqInit(void)
{
    1c38:	cf 93       	push	r28
    1c3a:	df 93       	push	r29
    1c3c:	cd b7       	in	r28, 0x3d	; 61
    1c3e:	de b7       	in	r29, 0x3e	; 62
	nwkDataReqQueue = NULL;
    1c40:	10 92 8e 0e 	sts	0x0E8E, r1	; 0x800e8e <nwkDataReqQueue+0x1>
    1c44:	10 92 8d 0e 	sts	0x0E8D, r1	; 0x800e8d <nwkDataReqQueue>
}
    1c48:	00 00       	nop
    1c4a:	df 91       	pop	r29
    1c4c:	cf 91       	pop	r28
    1c4e:	08 95       	ret

00001c50 <NWK_DataReq>:
/*************************************************************************//**
*  @brief Adds request @a req to the queue of outgoing requests
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
    1c50:	cf 93       	push	r28
    1c52:	df 93       	push	r29
    1c54:	00 d0       	rcall	.+0      	; 0x1c56 <NWK_DataReq+0x6>
    1c56:	cd b7       	in	r28, 0x3d	; 61
    1c58:	de b7       	in	r29, 0x3e	; 62
    1c5a:	9a 83       	std	Y+2, r25	; 0x02
    1c5c:	89 83       	std	Y+1, r24	; 0x01
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    1c5e:	89 81       	ldd	r24, Y+1	; 0x01
    1c60:	9a 81       	ldd	r25, Y+2	; 0x02
    1c62:	fc 01       	movw	r30, r24
    1c64:	14 82       	std	Z+4, r1	; 0x04
	req->status = NWK_SUCCESS_STATUS;
    1c66:	89 81       	ldd	r24, Y+1	; 0x01
    1c68:	9a 81       	ldd	r25, Y+2	; 0x02
    1c6a:	fc 01       	movw	r30, r24
    1c6c:	11 8a       	std	Z+17, r1	; 0x11
	req->frame = NULL;
    1c6e:	89 81       	ldd	r24, Y+1	; 0x01
    1c70:	9a 81       	ldd	r25, Y+2	; 0x02
    1c72:	fc 01       	movw	r30, r24
    1c74:	13 82       	std	Z+3, r1	; 0x03
    1c76:	12 82       	std	Z+2, r1	; 0x02

	nwkIb.lock++;
    1c78:	80 91 0e 1d 	lds	r24, 0x1D0E	; 0x801d0e <nwkIb+0x26>
    1c7c:	90 91 0f 1d 	lds	r25, 0x1D0F	; 0x801d0f <nwkIb+0x27>
    1c80:	01 96       	adiw	r24, 0x01	; 1
    1c82:	90 93 0f 1d 	sts	0x1D0F, r25	; 0x801d0f <nwkIb+0x27>
    1c86:	80 93 0e 1d 	sts	0x1D0E, r24	; 0x801d0e <nwkIb+0x26>

	if (NULL == nwkDataReqQueue) {
    1c8a:	80 91 8d 0e 	lds	r24, 0x0E8D	; 0x800e8d <nwkDataReqQueue>
    1c8e:	90 91 8e 0e 	lds	r25, 0x0E8E	; 0x800e8e <nwkDataReqQueue+0x1>
    1c92:	89 2b       	or	r24, r25
    1c94:	61 f4       	brne	.+24     	; 0x1cae <NWK_DataReq+0x5e>
		req->next = NULL;
    1c96:	89 81       	ldd	r24, Y+1	; 0x01
    1c98:	9a 81       	ldd	r25, Y+2	; 0x02
    1c9a:	fc 01       	movw	r30, r24
    1c9c:	11 82       	std	Z+1, r1	; 0x01
    1c9e:	10 82       	st	Z, r1
		nwkDataReqQueue = req;
    1ca0:	89 81       	ldd	r24, Y+1	; 0x01
    1ca2:	9a 81       	ldd	r25, Y+2	; 0x02
    1ca4:	90 93 8e 0e 	sts	0x0E8E, r25	; 0x800e8e <nwkDataReqQueue+0x1>
    1ca8:	80 93 8d 0e 	sts	0x0E8D, r24	; 0x800e8d <nwkDataReqQueue>
	} else {
		req->next = nwkDataReqQueue;
		nwkDataReqQueue = req;
	}
}
    1cac:	0f c0       	rjmp	.+30     	; 0x1ccc <NWK_DataReq+0x7c>

	if (NULL == nwkDataReqQueue) {
		req->next = NULL;
		nwkDataReqQueue = req;
	} else {
		req->next = nwkDataReqQueue;
    1cae:	20 91 8d 0e 	lds	r18, 0x0E8D	; 0x800e8d <nwkDataReqQueue>
    1cb2:	30 91 8e 0e 	lds	r19, 0x0E8E	; 0x800e8e <nwkDataReqQueue+0x1>
    1cb6:	89 81       	ldd	r24, Y+1	; 0x01
    1cb8:	9a 81       	ldd	r25, Y+2	; 0x02
    1cba:	fc 01       	movw	r30, r24
    1cbc:	31 83       	std	Z+1, r19	; 0x01
    1cbe:	20 83       	st	Z, r18
		nwkDataReqQueue = req;
    1cc0:	89 81       	ldd	r24, Y+1	; 0x01
    1cc2:	9a 81       	ldd	r25, Y+2	; 0x02
    1cc4:	90 93 8e 0e 	sts	0x0E8E, r25	; 0x800e8e <nwkDataReqQueue+0x1>
    1cc8:	80 93 8d 0e 	sts	0x0E8D, r24	; 0x800e8d <nwkDataReqQueue>
	}
}
    1ccc:	00 00       	nop
    1cce:	0f 90       	pop	r0
    1cd0:	0f 90       	pop	r0
    1cd2:	df 91       	pop	r29
    1cd4:	cf 91       	pop	r28
    1cd6:	08 95       	ret

00001cd8 <nwkDataReqSendFrame>:
*  @brief Prepares and send outgoing frame based on the request @a req
* parameters
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqSendFrame(NWK_DataReq_t *req)
{
    1cd8:	cf 93       	push	r28
    1cda:	df 93       	push	r29
    1cdc:	00 d0       	rcall	.+0      	; 0x1cde <nwkDataReqSendFrame+0x6>
    1cde:	00 d0       	rcall	.+0      	; 0x1ce0 <nwkDataReqSendFrame+0x8>
    1ce0:	00 d0       	rcall	.+0      	; 0x1ce2 <nwkDataReqSendFrame+0xa>
    1ce2:	cd b7       	in	r28, 0x3d	; 61
    1ce4:	de b7       	in	r29, 0x3e	; 62
    1ce6:	9e 83       	std	Y+6, r25	; 0x06
    1ce8:	8d 83       	std	Y+5, r24	; 0x05
	NwkFrame_t *frame;

	if (NULL == (frame = nwkFrameAlloc())) {
    1cea:	0e 94 85 11 	call	0x230a	; 0x230a <nwkFrameAlloc>
    1cee:	9a 83       	std	Y+2, r25	; 0x02
    1cf0:	89 83       	std	Y+1, r24	; 0x01
    1cf2:	89 81       	ldd	r24, Y+1	; 0x01
    1cf4:	9a 81       	ldd	r25, Y+2	; 0x02
    1cf6:	89 2b       	or	r24, r25
    1cf8:	59 f4       	brne	.+22     	; 0x1d10 <nwkDataReqSendFrame+0x38>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    1cfa:	8d 81       	ldd	r24, Y+5	; 0x05
    1cfc:	9e 81       	ldd	r25, Y+6	; 0x06
    1cfe:	22 e0       	ldi	r18, 0x02	; 2
    1d00:	fc 01       	movw	r30, r24
    1d02:	24 83       	std	Z+4, r18	; 0x04
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    1d04:	8d 81       	ldd	r24, Y+5	; 0x05
    1d06:	9e 81       	ldd	r25, Y+6	; 0x06
    1d08:	22 e0       	ldi	r18, 0x02	; 2
    1d0a:	fc 01       	movw	r30, r24
    1d0c:	21 8b       	std	Z+17, r18	; 0x11
		return;
    1d0e:	f2 c1       	rjmp	.+996    	; 0x20f4 <nwkDataReqSendFrame+0x41c>
	}

	req->frame = frame;
    1d10:	8d 81       	ldd	r24, Y+5	; 0x05
    1d12:	9e 81       	ldd	r25, Y+6	; 0x06
    1d14:	29 81       	ldd	r18, Y+1	; 0x01
    1d16:	3a 81       	ldd	r19, Y+2	; 0x02
    1d18:	fc 01       	movw	r30, r24
    1d1a:	33 83       	std	Z+3, r19	; 0x03
    1d1c:	22 83       	std	Z+2, r18	; 0x02
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    1d1e:	8d 81       	ldd	r24, Y+5	; 0x05
    1d20:	9e 81       	ldd	r25, Y+6	; 0x06
    1d22:	21 e0       	ldi	r18, 0x01	; 1
    1d24:	fc 01       	movw	r30, r24
    1d26:	24 83       	std	Z+4, r18	; 0x04

	frame->tx.confirm = nwkDataReqTxConf;
    1d28:	89 81       	ldd	r24, Y+1	; 0x01
    1d2a:	9a 81       	ldd	r25, Y+2	; 0x02
    1d2c:	89 57       	subi	r24, 0x79	; 121
    1d2e:	9f 4f       	sbci	r25, 0xFF	; 255
    1d30:	23 e8       	ldi	r18, 0x83	; 131
    1d32:	30 e1       	ldi	r19, 0x10	; 16
    1d34:	fc 01       	movw	r30, r24
    1d36:	31 83       	std	Z+1, r19	; 0x01
    1d38:	20 83       	st	Z, r18

	if(req->options & NWK_OPT_BEACON)
    1d3a:	8d 81       	ldd	r24, Y+5	; 0x05
    1d3c:	9e 81       	ldd	r25, Y+6	; 0x06
    1d3e:	fc 01       	movw	r30, r24
    1d40:	81 85       	ldd	r24, Z+9	; 0x09
    1d42:	88 2f       	mov	r24, r24
    1d44:	90 e0       	ldi	r25, 0x00	; 0
    1d46:	80 72       	andi	r24, 0x20	; 32
    1d48:	99 27       	eor	r25, r25
    1d4a:	89 2b       	or	r24, r25
    1d4c:	09 f4       	brne	.+2      	; 0x1d50 <nwkDataReqSendFrame+0x78>
    1d4e:	7d c0       	rjmp	.+250    	; 0x1e4a <nwkDataReqSendFrame+0x172>
	{
		frame->size += sizeof(NwkFrameBeaconHeader_t);
    1d50:	89 81       	ldd	r24, Y+1	; 0x01
    1d52:	9a 81       	ldd	r25, Y+2	; 0x02
    1d54:	fc 01       	movw	r30, r24
    1d56:	81 81       	ldd	r24, Z+1	; 0x01
    1d58:	2b e0       	ldi	r18, 0x0B	; 11
    1d5a:	28 0f       	add	r18, r24
    1d5c:	89 81       	ldd	r24, Y+1	; 0x01
    1d5e:	9a 81       	ldd	r25, Y+2	; 0x02
    1d60:	fc 01       	movw	r30, r24
    1d62:	21 83       	std	Z+1, r18	; 0x01
		frame->payload += sizeof(NwkFrameBeaconHeader_t);
    1d64:	89 81       	ldd	r24, Y+1	; 0x01
    1d66:	9a 81       	ldd	r25, Y+2	; 0x02
    1d68:	8f 57       	subi	r24, 0x7F	; 127
    1d6a:	9f 4f       	sbci	r25, 0xFF	; 255
    1d6c:	fc 01       	movw	r30, r24
    1d6e:	80 81       	ld	r24, Z
    1d70:	91 81       	ldd	r25, Z+1	; 0x01
    1d72:	9c 01       	movw	r18, r24
    1d74:	25 5f       	subi	r18, 0xF5	; 245
    1d76:	3f 4f       	sbci	r19, 0xFF	; 255
    1d78:	89 81       	ldd	r24, Y+1	; 0x01
    1d7a:	9a 81       	ldd	r25, Y+2	; 0x02
    1d7c:	8f 57       	subi	r24, 0x7F	; 127
    1d7e:	9f 4f       	sbci	r25, 0xFF	; 255
    1d80:	fc 01       	movw	r30, r24
    1d82:	31 83       	std	Z+1, r19	; 0x01
    1d84:	20 83       	st	Z, r18
		
		frame->tx.control = 0;
    1d86:	89 81       	ldd	r24, Y+1	; 0x01
    1d88:	9a 81       	ldd	r25, Y+2	; 0x02
    1d8a:	8a 57       	subi	r24, 0x7A	; 122
    1d8c:	9f 4f       	sbci	r25, 0xFF	; 255
    1d8e:	fc 01       	movw	r30, r24
    1d90:	10 82       	st	Z, r1
		
		frame->beacon.macSFS.beaconOrder = BI_COEF;
    1d92:	89 81       	ldd	r24, Y+1	; 0x01
    1d94:	9a 81       	ldd	r25, Y+2	; 0x02
    1d96:	fc 01       	movw	r30, r24
    1d98:	21 85       	ldd	r18, Z+9	; 0x09
    1d9a:	20 7f       	andi	r18, 0xF0	; 240
    1d9c:	28 60       	ori	r18, 0x08	; 8
    1d9e:	fc 01       	movw	r30, r24
    1da0:	21 87       	std	Z+9, r18	; 0x09
		frame->beacon.macSFS.superframeOrder = SD_COEF;
    1da2:	89 81       	ldd	r24, Y+1	; 0x01
    1da4:	9a 81       	ldd	r25, Y+2	; 0x02
    1da6:	fc 01       	movw	r30, r24
    1da8:	21 85       	ldd	r18, Z+9	; 0x09
    1daa:	2f 70       	andi	r18, 0x0F	; 15
    1dac:	20 66       	ori	r18, 0x60	; 96
    1dae:	fc 01       	movw	r30, r24
    1db0:	21 87       	std	Z+9, r18	; 0x09
		frame->beacon.macSFS.finalCAPslot = FINAL_CAP_SLOT;
    1db2:	89 81       	ldd	r24, Y+1	; 0x01
    1db4:	9a 81       	ldd	r25, Y+2	; 0x02
    1db6:	fc 01       	movw	r30, r24
    1db8:	22 85       	ldd	r18, Z+10	; 0x0a
    1dba:	20 7f       	andi	r18, 0xF0	; 240
    1dbc:	21 60       	ori	r18, 0x01	; 1
    1dbe:	fc 01       	movw	r30, r24
    1dc0:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.BatteryLifeExtension = TDMA_BATTERY_EXTENSION;
    1dc2:	89 81       	ldd	r24, Y+1	; 0x01
    1dc4:	9a 81       	ldd	r25, Y+2	; 0x02
    1dc6:	fc 01       	movw	r30, r24
    1dc8:	22 85       	ldd	r18, Z+10	; 0x0a
    1dca:	20 61       	ori	r18, 0x10	; 16
    1dcc:	fc 01       	movw	r30, r24
    1dce:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.PANCoordinator = 1;
    1dd0:	89 81       	ldd	r24, Y+1	; 0x01
    1dd2:	9a 81       	ldd	r25, Y+2	; 0x02
    1dd4:	fc 01       	movw	r30, r24
    1dd6:	22 85       	ldd	r18, Z+10	; 0x0a
    1dd8:	20 64       	ori	r18, 0x40	; 64
    1dda:	fc 01       	movw	r30, r24
    1ddc:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.AssociationPermit = 0;
    1dde:	89 81       	ldd	r24, Y+1	; 0x01
    1de0:	9a 81       	ldd	r25, Y+2	; 0x02
    1de2:	fc 01       	movw	r30, r24
    1de4:	22 85       	ldd	r18, Z+10	; 0x0a
    1de6:	2f 77       	andi	r18, 0x7F	; 127
    1de8:	fc 01       	movw	r30, r24
    1dea:	22 87       	std	Z+10, r18	; 0x0a
		
		frame->beacon.macGTS = 0;
    1dec:	89 81       	ldd	r24, Y+1	; 0x01
    1dee:	9a 81       	ldd	r25, Y+2	; 0x02
    1df0:	fc 01       	movw	r30, r24
    1df2:	13 86       	std	Z+11, r1	; 0x0b
		frame->beacon.macPending = 0;
    1df4:	89 81       	ldd	r24, Y+1	; 0x01
    1df6:	9a 81       	ldd	r25, Y+2	; 0x02
    1df8:	fc 01       	movw	r30, r24
    1dfa:	14 86       	std	Z+12, r1	; 0x0c

		memcpy(frame->payload, req->data, req->size);
    1dfc:	8d 81       	ldd	r24, Y+5	; 0x05
    1dfe:	9e 81       	ldd	r25, Y+6	; 0x06
    1e00:	fc 01       	movw	r30, r24
    1e02:	86 85       	ldd	r24, Z+14	; 0x0e
    1e04:	48 2f       	mov	r20, r24
    1e06:	50 e0       	ldi	r21, 0x00	; 0
    1e08:	8d 81       	ldd	r24, Y+5	; 0x05
    1e0a:	9e 81       	ldd	r25, Y+6	; 0x06
    1e0c:	fc 01       	movw	r30, r24
    1e0e:	24 85       	ldd	r18, Z+12	; 0x0c
    1e10:	35 85       	ldd	r19, Z+13	; 0x0d
    1e12:	89 81       	ldd	r24, Y+1	; 0x01
    1e14:	9a 81       	ldd	r25, Y+2	; 0x02
    1e16:	8f 57       	subi	r24, 0x7F	; 127
    1e18:	9f 4f       	sbci	r25, 0xFF	; 255
    1e1a:	fc 01       	movw	r30, r24
    1e1c:	80 81       	ld	r24, Z
    1e1e:	91 81       	ldd	r25, Z+1	; 0x01
    1e20:	b9 01       	movw	r22, r18
    1e22:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <memcpy>
		frame->size += req->size;
    1e26:	89 81       	ldd	r24, Y+1	; 0x01
    1e28:	9a 81       	ldd	r25, Y+2	; 0x02
    1e2a:	fc 01       	movw	r30, r24
    1e2c:	21 81       	ldd	r18, Z+1	; 0x01
    1e2e:	8d 81       	ldd	r24, Y+5	; 0x05
    1e30:	9e 81       	ldd	r25, Y+6	; 0x06
    1e32:	fc 01       	movw	r30, r24
    1e34:	86 85       	ldd	r24, Z+14	; 0x0e
    1e36:	28 0f       	add	r18, r24
    1e38:	89 81       	ldd	r24, Y+1	; 0x01
    1e3a:	9a 81       	ldd	r25, Y+2	; 0x02
    1e3c:	fc 01       	movw	r30, r24
    1e3e:	21 83       	std	Z+1, r18	; 0x01

		nwkTxBeaconFrame(frame);
    1e40:	89 81       	ldd	r24, Y+1	; 0x01
    1e42:	9a 81       	ldd	r25, Y+2	; 0x02
    1e44:	0e 94 a6 19 	call	0x334c	; 0x334c <nwkTxBeaconFrame>
    1e48:	55 c1       	rjmp	.+682    	; 0x20f4 <nwkDataReqSendFrame+0x41c>
	}
	else
	{
		frame->size += sizeof(NwkFrameHeader_t);
    1e4a:	89 81       	ldd	r24, Y+1	; 0x01
    1e4c:	9a 81       	ldd	r25, Y+2	; 0x02
    1e4e:	fc 01       	movw	r30, r24
    1e50:	81 81       	ldd	r24, Z+1	; 0x01
    1e52:	20 e1       	ldi	r18, 0x10	; 16
    1e54:	28 0f       	add	r18, r24
    1e56:	89 81       	ldd	r24, Y+1	; 0x01
    1e58:	9a 81       	ldd	r25, Y+2	; 0x02
    1e5a:	fc 01       	movw	r30, r24
    1e5c:	21 83       	std	Z+1, r18	; 0x01
		frame->payload += sizeof(NwkFrameHeader_t);
    1e5e:	89 81       	ldd	r24, Y+1	; 0x01
    1e60:	9a 81       	ldd	r25, Y+2	; 0x02
    1e62:	8f 57       	subi	r24, 0x7F	; 127
    1e64:	9f 4f       	sbci	r25, 0xFF	; 255
    1e66:	fc 01       	movw	r30, r24
    1e68:	80 81       	ld	r24, Z
    1e6a:	91 81       	ldd	r25, Z+1	; 0x01
    1e6c:	9c 01       	movw	r18, r24
    1e6e:	20 5f       	subi	r18, 0xF0	; 240
    1e70:	3f 4f       	sbci	r19, 0xFF	; 255
    1e72:	89 81       	ldd	r24, Y+1	; 0x01
    1e74:	9a 81       	ldd	r25, Y+2	; 0x02
    1e76:	8f 57       	subi	r24, 0x7F	; 127
    1e78:	9f 4f       	sbci	r25, 0xFF	; 255
    1e7a:	fc 01       	movw	r30, r24
    1e7c:	31 83       	std	Z+1, r19	; 0x01
    1e7e:	20 83       	st	Z, r18

		frame->tx.control = (req->options & NWK_OPT_BROADCAST_PAN_ID) ? NWK_TX_CONTROL_BROADCAST_PAN_ID : 0;
    1e80:	8d 81       	ldd	r24, Y+5	; 0x05
    1e82:	9e 81       	ldd	r25, Y+6	; 0x06
    1e84:	fc 01       	movw	r30, r24
    1e86:	81 85       	ldd	r24, Z+9	; 0x09
    1e88:	88 2f       	mov	r24, r24
    1e8a:	90 e0       	ldi	r25, 0x00	; 0
    1e8c:	84 70       	andi	r24, 0x04	; 4
    1e8e:	99 27       	eor	r25, r25
    1e90:	21 e0       	ldi	r18, 0x01	; 1
    1e92:	89 2b       	or	r24, r25
    1e94:	09 f4       	brne	.+2      	; 0x1e98 <nwkDataReqSendFrame+0x1c0>
    1e96:	20 e0       	ldi	r18, 0x00	; 0
    1e98:	89 81       	ldd	r24, Y+1	; 0x01
    1e9a:	9a 81       	ldd	r25, Y+2	; 0x02
    1e9c:	8a 57       	subi	r24, 0x7A	; 122
    1e9e:	9f 4f       	sbci	r25, 0xFF	; 255
    1ea0:	fc 01       	movw	r30, r24
    1ea2:	20 83       	st	Z, r18

		frame->header.nwkFcf.ackRequest = (req->options & NWK_OPT_ACK_REQUEST) ? 1 : 0;
    1ea4:	8d 81       	ldd	r24, Y+5	; 0x05
    1ea6:	9e 81       	ldd	r25, Y+6	; 0x06
    1ea8:	fc 01       	movw	r30, r24
    1eaa:	81 85       	ldd	r24, Z+9	; 0x09
    1eac:	88 2f       	mov	r24, r24
    1eae:	90 e0       	ldi	r25, 0x00	; 0
    1eb0:	81 70       	andi	r24, 0x01	; 1
    1eb2:	99 27       	eor	r25, r25
    1eb4:	21 e0       	ldi	r18, 0x01	; 1
    1eb6:	89 2b       	or	r24, r25
    1eb8:	09 f4       	brne	.+2      	; 0x1ebc <nwkDataReqSendFrame+0x1e4>
    1eba:	20 e0       	ldi	r18, 0x00	; 0
    1ebc:	89 81       	ldd	r24, Y+1	; 0x01
    1ebe:	9a 81       	ldd	r25, Y+2	; 0x02
    1ec0:	21 70       	andi	r18, 0x01	; 1
    1ec2:	fc 01       	movw	r30, r24
    1ec4:	33 85       	ldd	r19, Z+11	; 0x0b
    1ec6:	3e 7f       	andi	r19, 0xFE	; 254
    1ec8:	23 2b       	or	r18, r19
    1eca:	fc 01       	movw	r30, r24
    1ecc:	23 87       	std	Z+11, r18	; 0x0b
		frame->header.nwkFcf.linkLocal = (req->options & NWK_OPT_LINK_LOCAL) ? 1 : 0;
    1ece:	8d 81       	ldd	r24, Y+5	; 0x05
    1ed0:	9e 81       	ldd	r25, Y+6	; 0x06
    1ed2:	fc 01       	movw	r30, r24
    1ed4:	81 85       	ldd	r24, Z+9	; 0x09
    1ed6:	88 2f       	mov	r24, r24
    1ed8:	90 e0       	ldi	r25, 0x00	; 0
    1eda:	88 70       	andi	r24, 0x08	; 8
    1edc:	99 27       	eor	r25, r25
    1ede:	21 e0       	ldi	r18, 0x01	; 1
    1ee0:	89 2b       	or	r24, r25
    1ee2:	09 f4       	brne	.+2      	; 0x1ee6 <nwkDataReqSendFrame+0x20e>
    1ee4:	20 e0       	ldi	r18, 0x00	; 0
    1ee6:	89 81       	ldd	r24, Y+1	; 0x01
    1ee8:	9a 81       	ldd	r25, Y+2	; 0x02
    1eea:	21 70       	andi	r18, 0x01	; 1
    1eec:	22 0f       	add	r18, r18
    1eee:	22 0f       	add	r18, r18
    1ef0:	fc 01       	movw	r30, r24
    1ef2:	33 85       	ldd	r19, Z+11	; 0x0b
    1ef4:	3b 7f       	andi	r19, 0xFB	; 251
    1ef6:	23 2b       	or	r18, r19
    1ef8:	fc 01       	movw	r30, r24
    1efa:	23 87       	std	Z+11, r18	; 0x0b
		frame->header.nwkFcf.beacon = (req->options & NWK_OPT_BEACON) ? 1 : 0;
    1efc:	8d 81       	ldd	r24, Y+5	; 0x05
    1efe:	9e 81       	ldd	r25, Y+6	; 0x06
    1f00:	fc 01       	movw	r30, r24
    1f02:	81 85       	ldd	r24, Z+9	; 0x09
    1f04:	88 2f       	mov	r24, r24
    1f06:	90 e0       	ldi	r25, 0x00	; 0
    1f08:	80 72       	andi	r24, 0x20	; 32
    1f0a:	99 27       	eor	r25, r25
    1f0c:	21 e0       	ldi	r18, 0x01	; 1
    1f0e:	89 2b       	or	r24, r25
    1f10:	09 f4       	brne	.+2      	; 0x1f14 <nwkDataReqSendFrame+0x23c>
    1f12:	20 e0       	ldi	r18, 0x00	; 0
    1f14:	89 81       	ldd	r24, Y+1	; 0x01
    1f16:	9a 81       	ldd	r25, Y+2	; 0x02
    1f18:	21 70       	andi	r18, 0x01	; 1
    1f1a:	22 95       	swap	r18
    1f1c:	20 7f       	andi	r18, 0xF0	; 240
    1f1e:	fc 01       	movw	r30, r24
    1f20:	33 85       	ldd	r19, Z+11	; 0x0b
    1f22:	3f 7e       	andi	r19, 0xEF	; 239
    1f24:	23 2b       	or	r18, r19
    1f26:	fc 01       	movw	r30, r24
    1f28:	23 87       	std	Z+11, r18	; 0x0b
#ifdef NWK_ENABLE_SECURITY
		frame->header.nwkFcf.security = (req->options & NWK_OPT_ENABLE_SECURITY) ? 1 : 0;
#endif

#ifdef NWK_ENABLE_MULTICAST
		frame->header.nwkFcf.multicast = (req->options & NWK_OPT_MULTICAST) ? 1 : 0;
    1f2a:	8d 81       	ldd	r24, Y+5	; 0x05
    1f2c:	9e 81       	ldd	r25, Y+6	; 0x06
    1f2e:	fc 01       	movw	r30, r24
    1f30:	81 85       	ldd	r24, Z+9	; 0x09
    1f32:	88 2f       	mov	r24, r24
    1f34:	90 e0       	ldi	r25, 0x00	; 0
    1f36:	80 71       	andi	r24, 0x10	; 16
    1f38:	99 27       	eor	r25, r25
    1f3a:	21 e0       	ldi	r18, 0x01	; 1
    1f3c:	89 2b       	or	r24, r25
    1f3e:	09 f4       	brne	.+2      	; 0x1f42 <nwkDataReqSendFrame+0x26a>
    1f40:	20 e0       	ldi	r18, 0x00	; 0
    1f42:	89 81       	ldd	r24, Y+1	; 0x01
    1f44:	9a 81       	ldd	r25, Y+2	; 0x02
    1f46:	21 70       	andi	r18, 0x01	; 1
    1f48:	22 0f       	add	r18, r18
    1f4a:	22 0f       	add	r18, r18
    1f4c:	22 0f       	add	r18, r18
    1f4e:	fc 01       	movw	r30, r24
    1f50:	33 85       	ldd	r19, Z+11	; 0x0b
    1f52:	37 7f       	andi	r19, 0xF7	; 247
    1f54:	23 2b       	or	r18, r19
    1f56:	fc 01       	movw	r30, r24
    1f58:	23 87       	std	Z+11, r18	; 0x0b

		if (frame->header.nwkFcf.multicast)
    1f5a:	89 81       	ldd	r24, Y+1	; 0x01
    1f5c:	9a 81       	ldd	r25, Y+2	; 0x02
    1f5e:	fc 01       	movw	r30, r24
    1f60:	83 85       	ldd	r24, Z+11	; 0x0b
    1f62:	88 70       	andi	r24, 0x08	; 8
    1f64:	88 23       	and	r24, r24
    1f66:	09 f4       	brne	.+2      	; 0x1f6a <nwkDataReqSendFrame+0x292>
    1f68:	62 c0       	rjmp	.+196    	; 0x202e <nwkDataReqSendFrame+0x356>
		{
			NwkFrameMulticastHeader_t *mcHeader = (NwkFrameMulticastHeader_t *)frame->payload;
    1f6a:	89 81       	ldd	r24, Y+1	; 0x01
    1f6c:	9a 81       	ldd	r25, Y+2	; 0x02
    1f6e:	8f 57       	subi	r24, 0x7F	; 127
    1f70:	9f 4f       	sbci	r25, 0xFF	; 255
    1f72:	fc 01       	movw	r30, r24
    1f74:	80 81       	ld	r24, Z
    1f76:	91 81       	ldd	r25, Z+1	; 0x01
    1f78:	9c 83       	std	Y+4, r25	; 0x04
    1f7a:	8b 83       	std	Y+3, r24	; 0x03

			mcHeader->memberRadius = req->memberRadius;
    1f7c:	8d 81       	ldd	r24, Y+5	; 0x05
    1f7e:	9e 81       	ldd	r25, Y+6	; 0x06
    1f80:	fc 01       	movw	r30, r24
    1f82:	82 85       	ldd	r24, Z+10	; 0x0a
    1f84:	28 2f       	mov	r18, r24
    1f86:	2f 70       	andi	r18, 0x0F	; 15
    1f88:	8b 81       	ldd	r24, Y+3	; 0x03
    1f8a:	9c 81       	ldd	r25, Y+4	; 0x04
    1f8c:	2f 70       	andi	r18, 0x0F	; 15
    1f8e:	fc 01       	movw	r30, r24
    1f90:	31 81       	ldd	r19, Z+1	; 0x01
    1f92:	30 7f       	andi	r19, 0xF0	; 240
    1f94:	23 2b       	or	r18, r19
    1f96:	fc 01       	movw	r30, r24
    1f98:	21 83       	std	Z+1, r18	; 0x01
			mcHeader->maxMemberRadius = req->memberRadius;
    1f9a:	8d 81       	ldd	r24, Y+5	; 0x05
    1f9c:	9e 81       	ldd	r25, Y+6	; 0x06
    1f9e:	fc 01       	movw	r30, r24
    1fa0:	82 85       	ldd	r24, Z+10	; 0x0a
    1fa2:	28 2f       	mov	r18, r24
    1fa4:	2f 70       	andi	r18, 0x0F	; 15
    1fa6:	8b 81       	ldd	r24, Y+3	; 0x03
    1fa8:	9c 81       	ldd	r25, Y+4	; 0x04
    1faa:	22 95       	swap	r18
    1fac:	20 7f       	andi	r18, 0xF0	; 240
    1fae:	fc 01       	movw	r30, r24
    1fb0:	31 81       	ldd	r19, Z+1	; 0x01
    1fb2:	3f 70       	andi	r19, 0x0F	; 15
    1fb4:	23 2b       	or	r18, r19
    1fb6:	fc 01       	movw	r30, r24
    1fb8:	21 83       	std	Z+1, r18	; 0x01
			mcHeader->nonMemberRadius = req->nonMemberRadius;
    1fba:	8d 81       	ldd	r24, Y+5	; 0x05
    1fbc:	9e 81       	ldd	r25, Y+6	; 0x06
    1fbe:	fc 01       	movw	r30, r24
    1fc0:	83 85       	ldd	r24, Z+11	; 0x0b
    1fc2:	28 2f       	mov	r18, r24
    1fc4:	2f 70       	andi	r18, 0x0F	; 15
    1fc6:	8b 81       	ldd	r24, Y+3	; 0x03
    1fc8:	9c 81       	ldd	r25, Y+4	; 0x04
    1fca:	2f 70       	andi	r18, 0x0F	; 15
    1fcc:	fc 01       	movw	r30, r24
    1fce:	30 81       	ld	r19, Z
    1fd0:	30 7f       	andi	r19, 0xF0	; 240
    1fd2:	23 2b       	or	r18, r19
    1fd4:	fc 01       	movw	r30, r24
    1fd6:	20 83       	st	Z, r18
			mcHeader->maxNonMemberRadius = req->nonMemberRadius;
    1fd8:	8d 81       	ldd	r24, Y+5	; 0x05
    1fda:	9e 81       	ldd	r25, Y+6	; 0x06
    1fdc:	fc 01       	movw	r30, r24
    1fde:	83 85       	ldd	r24, Z+11	; 0x0b
    1fe0:	28 2f       	mov	r18, r24
    1fe2:	2f 70       	andi	r18, 0x0F	; 15
    1fe4:	8b 81       	ldd	r24, Y+3	; 0x03
    1fe6:	9c 81       	ldd	r25, Y+4	; 0x04
    1fe8:	22 95       	swap	r18
    1fea:	20 7f       	andi	r18, 0xF0	; 240
    1fec:	fc 01       	movw	r30, r24
    1fee:	30 81       	ld	r19, Z
    1ff0:	3f 70       	andi	r19, 0x0F	; 15
    1ff2:	23 2b       	or	r18, r19
    1ff4:	fc 01       	movw	r30, r24
    1ff6:	20 83       	st	Z, r18

			frame->payload += sizeof(NwkFrameMulticastHeader_t);
    1ff8:	89 81       	ldd	r24, Y+1	; 0x01
    1ffa:	9a 81       	ldd	r25, Y+2	; 0x02
    1ffc:	8f 57       	subi	r24, 0x7F	; 127
    1ffe:	9f 4f       	sbci	r25, 0xFF	; 255
    2000:	fc 01       	movw	r30, r24
    2002:	80 81       	ld	r24, Z
    2004:	91 81       	ldd	r25, Z+1	; 0x01
    2006:	9c 01       	movw	r18, r24
    2008:	2e 5f       	subi	r18, 0xFE	; 254
    200a:	3f 4f       	sbci	r19, 0xFF	; 255
    200c:	89 81       	ldd	r24, Y+1	; 0x01
    200e:	9a 81       	ldd	r25, Y+2	; 0x02
    2010:	8f 57       	subi	r24, 0x7F	; 127
    2012:	9f 4f       	sbci	r25, 0xFF	; 255
    2014:	fc 01       	movw	r30, r24
    2016:	31 83       	std	Z+1, r19	; 0x01
    2018:	20 83       	st	Z, r18
			frame->size += sizeof(NwkFrameMulticastHeader_t);
    201a:	89 81       	ldd	r24, Y+1	; 0x01
    201c:	9a 81       	ldd	r25, Y+2	; 0x02
    201e:	fc 01       	movw	r30, r24
    2020:	81 81       	ldd	r24, Z+1	; 0x01
    2022:	22 e0       	ldi	r18, 0x02	; 2
    2024:	28 0f       	add	r18, r24
    2026:	89 81       	ldd	r24, Y+1	; 0x01
    2028:	9a 81       	ldd	r25, Y+2	; 0x02
    202a:	fc 01       	movw	r30, r24
    202c:	21 83       	std	Z+1, r18	; 0x01
		}

#endif

		frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    202e:	80 91 ec 1c 	lds	r24, 0x1CEC	; 0x801cec <nwkIb+0x4>
    2032:	8f 5f       	subi	r24, 0xFF	; 255
    2034:	80 93 ec 1c 	sts	0x1CEC, r24	; 0x801cec <nwkIb+0x4>
    2038:	20 91 ec 1c 	lds	r18, 0x1CEC	; 0x801cec <nwkIb+0x4>
    203c:	89 81       	ldd	r24, Y+1	; 0x01
    203e:	9a 81       	ldd	r25, Y+2	; 0x02
    2040:	fc 01       	movw	r30, r24
    2042:	24 87       	std	Z+12, r18	; 0x0c
		frame->header.nwkSrcAddr = nwkIb.addr;
    2044:	20 91 e8 1c 	lds	r18, 0x1CE8	; 0x801ce8 <nwkIb>
    2048:	30 91 e9 1c 	lds	r19, 0x1CE9	; 0x801ce9 <nwkIb+0x1>
    204c:	89 81       	ldd	r24, Y+1	; 0x01
    204e:	9a 81       	ldd	r25, Y+2	; 0x02
    2050:	fc 01       	movw	r30, r24
    2052:	36 87       	std	Z+14, r19	; 0x0e
    2054:	25 87       	std	Z+13, r18	; 0x0d
		frame->header.nwkDstAddr = req->dstAddr;
    2056:	8d 81       	ldd	r24, Y+5	; 0x05
    2058:	9e 81       	ldd	r25, Y+6	; 0x06
    205a:	fc 01       	movw	r30, r24
    205c:	25 81       	ldd	r18, Z+5	; 0x05
    205e:	36 81       	ldd	r19, Z+6	; 0x06
    2060:	89 81       	ldd	r24, Y+1	; 0x01
    2062:	9a 81       	ldd	r25, Y+2	; 0x02
    2064:	fc 01       	movw	r30, r24
    2066:	30 8b       	std	Z+16, r19	; 0x10
    2068:	27 87       	std	Z+15, r18	; 0x0f
		frame->header.nwkSrcEndpoint = req->srcEndpoint;
    206a:	8d 81       	ldd	r24, Y+5	; 0x05
    206c:	9e 81       	ldd	r25, Y+6	; 0x06
    206e:	fc 01       	movw	r30, r24
    2070:	80 85       	ldd	r24, Z+8	; 0x08
    2072:	28 2f       	mov	r18, r24
    2074:	2f 70       	andi	r18, 0x0F	; 15
    2076:	89 81       	ldd	r24, Y+1	; 0x01
    2078:	9a 81       	ldd	r25, Y+2	; 0x02
    207a:	2f 70       	andi	r18, 0x0F	; 15
    207c:	fc 01       	movw	r30, r24
    207e:	31 89       	ldd	r19, Z+17	; 0x11
    2080:	30 7f       	andi	r19, 0xF0	; 240
    2082:	23 2b       	or	r18, r19
    2084:	fc 01       	movw	r30, r24
    2086:	21 8b       	std	Z+17, r18	; 0x11
		frame->header.nwkDstEndpoint = req->dstEndpoint;
    2088:	8d 81       	ldd	r24, Y+5	; 0x05
    208a:	9e 81       	ldd	r25, Y+6	; 0x06
    208c:	fc 01       	movw	r30, r24
    208e:	87 81       	ldd	r24, Z+7	; 0x07
    2090:	28 2f       	mov	r18, r24
    2092:	2f 70       	andi	r18, 0x0F	; 15
    2094:	89 81       	ldd	r24, Y+1	; 0x01
    2096:	9a 81       	ldd	r25, Y+2	; 0x02
    2098:	22 95       	swap	r18
    209a:	20 7f       	andi	r18, 0xF0	; 240
    209c:	fc 01       	movw	r30, r24
    209e:	31 89       	ldd	r19, Z+17	; 0x11
    20a0:	3f 70       	andi	r19, 0x0F	; 15
    20a2:	23 2b       	or	r18, r19
    20a4:	fc 01       	movw	r30, r24
    20a6:	21 8b       	std	Z+17, r18	; 0x11
		
		memcpy(frame->payload, req->data, req->size);
    20a8:	8d 81       	ldd	r24, Y+5	; 0x05
    20aa:	9e 81       	ldd	r25, Y+6	; 0x06
    20ac:	fc 01       	movw	r30, r24
    20ae:	86 85       	ldd	r24, Z+14	; 0x0e
    20b0:	48 2f       	mov	r20, r24
    20b2:	50 e0       	ldi	r21, 0x00	; 0
    20b4:	8d 81       	ldd	r24, Y+5	; 0x05
    20b6:	9e 81       	ldd	r25, Y+6	; 0x06
    20b8:	fc 01       	movw	r30, r24
    20ba:	24 85       	ldd	r18, Z+12	; 0x0c
    20bc:	35 85       	ldd	r19, Z+13	; 0x0d
    20be:	89 81       	ldd	r24, Y+1	; 0x01
    20c0:	9a 81       	ldd	r25, Y+2	; 0x02
    20c2:	8f 57       	subi	r24, 0x7F	; 127
    20c4:	9f 4f       	sbci	r25, 0xFF	; 255
    20c6:	fc 01       	movw	r30, r24
    20c8:	80 81       	ld	r24, Z
    20ca:	91 81       	ldd	r25, Z+1	; 0x01
    20cc:	b9 01       	movw	r22, r18
    20ce:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <memcpy>
		frame->size += req->size;
    20d2:	89 81       	ldd	r24, Y+1	; 0x01
    20d4:	9a 81       	ldd	r25, Y+2	; 0x02
    20d6:	fc 01       	movw	r30, r24
    20d8:	21 81       	ldd	r18, Z+1	; 0x01
    20da:	8d 81       	ldd	r24, Y+5	; 0x05
    20dc:	9e 81       	ldd	r25, Y+6	; 0x06
    20de:	fc 01       	movw	r30, r24
    20e0:	86 85       	ldd	r24, Z+14	; 0x0e
    20e2:	28 0f       	add	r18, r24
    20e4:	89 81       	ldd	r24, Y+1	; 0x01
    20e6:	9a 81       	ldd	r25, Y+2	; 0x02
    20e8:	fc 01       	movw	r30, r24
    20ea:	21 83       	std	Z+1, r18	; 0x01
		
		nwkTxFrame(frame);
    20ec:	89 81       	ldd	r24, Y+1	; 0x01
    20ee:	9a 81       	ldd	r25, Y+2	; 0x02
    20f0:	0e 94 f1 19 	call	0x33e2	; 0x33e2 <nwkTxFrame>
	}
}
    20f4:	26 96       	adiw	r28, 0x06	; 6
    20f6:	0f b6       	in	r0, 0x3f	; 63
    20f8:	f8 94       	cli
    20fa:	de bf       	out	0x3e, r29	; 62
    20fc:	0f be       	out	0x3f, r0	; 63
    20fe:	cd bf       	out	0x3d, r28	; 61
    2100:	df 91       	pop	r29
    2102:	cf 91       	pop	r28
    2104:	08 95       	ret

00002106 <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    2106:	cf 93       	push	r28
    2108:	df 93       	push	r29
    210a:	00 d0       	rcall	.+0      	; 0x210c <nwkDataReqTxConf+0x6>
    210c:	00 d0       	rcall	.+0      	; 0x210e <nwkDataReqTxConf+0x8>
    210e:	cd b7       	in	r28, 0x3d	; 61
    2110:	de b7       	in	r29, 0x3e	; 62
    2112:	9c 83       	std	Y+4, r25	; 0x04
    2114:	8b 83       	std	Y+3, r24	; 0x03
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2116:	80 91 8d 0e 	lds	r24, 0x0E8D	; 0x800e8d <nwkDataReqQueue>
    211a:	90 91 8e 0e 	lds	r25, 0x0E8E	; 0x800e8e <nwkDataReqQueue+0x1>
    211e:	9a 83       	std	Y+2, r25	; 0x02
    2120:	89 83       	std	Y+1, r24	; 0x01
    2122:	2b c0       	rjmp	.+86     	; 0x217a <nwkDataReqTxConf+0x74>
		if (req->frame == frame) {
    2124:	89 81       	ldd	r24, Y+1	; 0x01
    2126:	9a 81       	ldd	r25, Y+2	; 0x02
    2128:	fc 01       	movw	r30, r24
    212a:	22 81       	ldd	r18, Z+2	; 0x02
    212c:	33 81       	ldd	r19, Z+3	; 0x03
    212e:	8b 81       	ldd	r24, Y+3	; 0x03
    2130:	9c 81       	ldd	r25, Y+4	; 0x04
    2132:	28 17       	cp	r18, r24
    2134:	39 07       	cpc	r19, r25
    2136:	d1 f4       	brne	.+52     	; 0x216c <nwkDataReqTxConf+0x66>
			req->status = frame->tx.status;
    2138:	8b 81       	ldd	r24, Y+3	; 0x03
    213a:	9c 81       	ldd	r25, Y+4	; 0x04
    213c:	8d 57       	subi	r24, 0x7D	; 125
    213e:	9f 4f       	sbci	r25, 0xFF	; 255
    2140:	fc 01       	movw	r30, r24
    2142:	20 81       	ld	r18, Z
    2144:	89 81       	ldd	r24, Y+1	; 0x01
    2146:	9a 81       	ldd	r25, Y+2	; 0x02
    2148:	fc 01       	movw	r30, r24
    214a:	21 8b       	std	Z+17, r18	; 0x11
			req->control = frame->tx.control;
    214c:	8b 81       	ldd	r24, Y+3	; 0x03
    214e:	9c 81       	ldd	r25, Y+4	; 0x04
    2150:	8a 57       	subi	r24, 0x7A	; 122
    2152:	9f 4f       	sbci	r25, 0xFF	; 255
    2154:	fc 01       	movw	r30, r24
    2156:	20 81       	ld	r18, Z
    2158:	89 81       	ldd	r24, Y+1	; 0x01
    215a:	9a 81       	ldd	r25, Y+2	; 0x02
    215c:	fc 01       	movw	r30, r24
    215e:	22 8b       	std	Z+18, r18	; 0x12
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2160:	89 81       	ldd	r24, Y+1	; 0x01
    2162:	9a 81       	ldd	r25, Y+2	; 0x02
    2164:	22 e0       	ldi	r18, 0x02	; 2
    2166:	fc 01       	movw	r30, r24
    2168:	24 83       	std	Z+4, r18	; 0x04
			break;
    216a:	0b c0       	rjmp	.+22     	; 0x2182 <nwkDataReqTxConf+0x7c>
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    216c:	89 81       	ldd	r24, Y+1	; 0x01
    216e:	9a 81       	ldd	r25, Y+2	; 0x02
    2170:	fc 01       	movw	r30, r24
    2172:	80 81       	ld	r24, Z
    2174:	91 81       	ldd	r25, Z+1	; 0x01
    2176:	9a 83       	std	Y+2, r25	; 0x02
    2178:	89 83       	std	Y+1, r24	; 0x01
    217a:	89 81       	ldd	r24, Y+1	; 0x01
    217c:	9a 81       	ldd	r25, Y+2	; 0x02
    217e:	89 2b       	or	r24, r25
    2180:	89 f6       	brne	.-94     	; 0x2124 <nwkDataReqTxConf+0x1e>
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
			break;
		}
	}

	nwkFrameFree(frame);
    2182:	8b 81       	ldd	r24, Y+3	; 0x03
    2184:	9c 81       	ldd	r25, Y+4	; 0x04
    2186:	0e 94 f7 11 	call	0x23ee	; 0x23ee <nwkFrameFree>
}
    218a:	00 00       	nop
    218c:	0f 90       	pop	r0
    218e:	0f 90       	pop	r0
    2190:	0f 90       	pop	r0
    2192:	0f 90       	pop	r0
    2194:	df 91       	pop	r29
    2196:	cf 91       	pop	r28
    2198:	08 95       	ret

0000219a <nwkDataReqConfirm>:
/*************************************************************************//**
*  @brief Confirms request @req to the application and remove it from the queue
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
    219a:	cf 93       	push	r28
    219c:	df 93       	push	r29
    219e:	00 d0       	rcall	.+0      	; 0x21a0 <nwkDataReqConfirm+0x6>
    21a0:	00 d0       	rcall	.+0      	; 0x21a2 <nwkDataReqConfirm+0x8>
    21a2:	cd b7       	in	r28, 0x3d	; 61
    21a4:	de b7       	in	r29, 0x3e	; 62
    21a6:	9c 83       	std	Y+4, r25	; 0x04
    21a8:	8b 83       	std	Y+3, r24	; 0x03
	if (nwkDataReqQueue == req) {
    21aa:	20 91 8d 0e 	lds	r18, 0x0E8D	; 0x800e8d <nwkDataReqQueue>
    21ae:	30 91 8e 0e 	lds	r19, 0x0E8E	; 0x800e8e <nwkDataReqQueue+0x1>
    21b2:	8b 81       	ldd	r24, Y+3	; 0x03
    21b4:	9c 81       	ldd	r25, Y+4	; 0x04
    21b6:	28 17       	cp	r18, r24
    21b8:	39 07       	cpc	r19, r25
    21ba:	61 f4       	brne	.+24     	; 0x21d4 <nwkDataReqConfirm+0x3a>
		nwkDataReqQueue = nwkDataReqQueue->next;
    21bc:	80 91 8d 0e 	lds	r24, 0x0E8D	; 0x800e8d <nwkDataReqQueue>
    21c0:	90 91 8e 0e 	lds	r25, 0x0E8E	; 0x800e8e <nwkDataReqQueue+0x1>
    21c4:	fc 01       	movw	r30, r24
    21c6:	80 81       	ld	r24, Z
    21c8:	91 81       	ldd	r25, Z+1	; 0x01
    21ca:	90 93 8e 0e 	sts	0x0E8E, r25	; 0x800e8e <nwkDataReqQueue+0x1>
    21ce:	80 93 8d 0e 	sts	0x0E8D, r24	; 0x800e8d <nwkDataReqQueue>
    21d2:	25 c0       	rjmp	.+74     	; 0x221e <nwkDataReqConfirm+0x84>
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
    21d4:	80 91 8d 0e 	lds	r24, 0x0E8D	; 0x800e8d <nwkDataReqQueue>
    21d8:	90 91 8e 0e 	lds	r25, 0x0E8E	; 0x800e8e <nwkDataReqQueue+0x1>
    21dc:	9a 83       	std	Y+2, r25	; 0x02
    21de:	89 83       	std	Y+1, r24	; 0x01
		while (prev->next != req) {
    21e0:	07 c0       	rjmp	.+14     	; 0x21f0 <nwkDataReqConfirm+0x56>
			prev = prev->next;
    21e2:	89 81       	ldd	r24, Y+1	; 0x01
    21e4:	9a 81       	ldd	r25, Y+2	; 0x02
    21e6:	fc 01       	movw	r30, r24
    21e8:	80 81       	ld	r24, Z
    21ea:	91 81       	ldd	r25, Z+1	; 0x01
    21ec:	9a 83       	std	Y+2, r25	; 0x02
    21ee:	89 83       	std	Y+1, r24	; 0x01
{
	if (nwkDataReqQueue == req) {
		nwkDataReqQueue = nwkDataReqQueue->next;
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
    21f0:	89 81       	ldd	r24, Y+1	; 0x01
    21f2:	9a 81       	ldd	r25, Y+2	; 0x02
    21f4:	fc 01       	movw	r30, r24
    21f6:	20 81       	ld	r18, Z
    21f8:	31 81       	ldd	r19, Z+1	; 0x01
    21fa:	8b 81       	ldd	r24, Y+3	; 0x03
    21fc:	9c 81       	ldd	r25, Y+4	; 0x04
    21fe:	28 17       	cp	r18, r24
    2200:	39 07       	cpc	r19, r25
    2202:	79 f7       	brne	.-34     	; 0x21e2 <nwkDataReqConfirm+0x48>
			prev = prev->next;
		}
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    2204:	89 81       	ldd	r24, Y+1	; 0x01
    2206:	9a 81       	ldd	r25, Y+2	; 0x02
    2208:	fc 01       	movw	r30, r24
    220a:	80 81       	ld	r24, Z
    220c:	91 81       	ldd	r25, Z+1	; 0x01
    220e:	fc 01       	movw	r30, r24
    2210:	20 81       	ld	r18, Z
    2212:	31 81       	ldd	r19, Z+1	; 0x01
    2214:	89 81       	ldd	r24, Y+1	; 0x01
    2216:	9a 81       	ldd	r25, Y+2	; 0x02
    2218:	fc 01       	movw	r30, r24
    221a:	31 83       	std	Z+1, r19	; 0x01
    221c:	20 83       	st	Z, r18
	}

	nwkIb.lock--;
    221e:	80 91 0e 1d 	lds	r24, 0x1D0E	; 0x801d0e <nwkIb+0x26>
    2222:	90 91 0f 1d 	lds	r25, 0x1D0F	; 0x801d0f <nwkIb+0x27>
    2226:	01 97       	sbiw	r24, 0x01	; 1
    2228:	90 93 0f 1d 	sts	0x1D0F, r25	; 0x801d0f <nwkIb+0x27>
    222c:	80 93 0e 1d 	sts	0x1D0E, r24	; 0x801d0e <nwkIb+0x26>

	if(req->confirm != NULL)
    2230:	8b 81       	ldd	r24, Y+3	; 0x03
    2232:	9c 81       	ldd	r25, Y+4	; 0x04
    2234:	fc 01       	movw	r30, r24
    2236:	87 85       	ldd	r24, Z+15	; 0x0f
    2238:	90 89       	ldd	r25, Z+16	; 0x10
    223a:	89 2b       	or	r24, r25
    223c:	49 f0       	breq	.+18     	; 0x2250 <nwkDataReqConfirm+0xb6>
	{
		req->confirm(req);
    223e:	8b 81       	ldd	r24, Y+3	; 0x03
    2240:	9c 81       	ldd	r25, Y+4	; 0x04
    2242:	fc 01       	movw	r30, r24
    2244:	27 85       	ldd	r18, Z+15	; 0x0f
    2246:	30 89       	ldd	r19, Z+16	; 0x10
    2248:	8b 81       	ldd	r24, Y+3	; 0x03
    224a:	9c 81       	ldd	r25, Y+4	; 0x04
    224c:	f9 01       	movw	r30, r18
    224e:	09 95       	icall
	}
}
    2250:	00 00       	nop
    2252:	0f 90       	pop	r0
    2254:	0f 90       	pop	r0
    2256:	0f 90       	pop	r0
    2258:	0f 90       	pop	r0
    225a:	df 91       	pop	r29
    225c:	cf 91       	pop	r28
    225e:	08 95       	ret

00002260 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    2260:	cf 93       	push	r28
    2262:	df 93       	push	r29
    2264:	00 d0       	rcall	.+0      	; 0x2266 <nwkDataReqTaskHandler+0x6>
    2266:	cd b7       	in	r28, 0x3d	; 61
    2268:	de b7       	in	r29, 0x3e	; 62
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    226a:	80 91 8d 0e 	lds	r24, 0x0E8D	; 0x800e8d <nwkDataReqQueue>
    226e:	90 91 8e 0e 	lds	r25, 0x0E8E	; 0x800e8e <nwkDataReqQueue+0x1>
    2272:	9a 83       	std	Y+2, r25	; 0x02
    2274:	89 83       	std	Y+1, r24	; 0x01
    2276:	21 c0       	rjmp	.+66     	; 0x22ba <nwkDataReqTaskHandler+0x5a>
		switch (req->state) {
    2278:	89 81       	ldd	r24, Y+1	; 0x01
    227a:	9a 81       	ldd	r25, Y+2	; 0x02
    227c:	fc 01       	movw	r30, r24
    227e:	84 81       	ldd	r24, Z+4	; 0x04
    2280:	88 2f       	mov	r24, r24
    2282:	90 e0       	ldi	r25, 0x00	; 0
    2284:	81 30       	cpi	r24, 0x01	; 1
    2286:	91 05       	cpc	r25, r1
    2288:	81 f0       	breq	.+32     	; 0x22aa <nwkDataReqTaskHandler+0x4a>
    228a:	82 30       	cpi	r24, 0x02	; 2
    228c:	91 05       	cpc	r25, r1
    228e:	41 f0       	breq	.+16     	; 0x22a0 <nwkDataReqTaskHandler+0x40>
    2290:	89 2b       	or	r24, r25
    2292:	09 f0       	breq	.+2      	; 0x2296 <nwkDataReqTaskHandler+0x36>
			return;
		}
		break;

		default:
			break;
    2294:	0b c0       	rjmp	.+22     	; 0x22ac <nwkDataReqTaskHandler+0x4c>
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
		switch (req->state) {
		case NWK_DATA_REQ_STATE_INITIAL:
		{
			nwkDataReqSendFrame(req);
    2296:	89 81       	ldd	r24, Y+1	; 0x01
    2298:	9a 81       	ldd	r25, Y+2	; 0x02
    229a:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <nwkDataReqSendFrame>
			return;
    229e:	11 c0       	rjmp	.+34     	; 0x22c2 <nwkDataReqTaskHandler+0x62>
		case NWK_DATA_REQ_STATE_WAIT_CONF:
			break;

		case NWK_DATA_REQ_STATE_CONFIRM:
		{
			nwkDataReqConfirm(req);
    22a0:	89 81       	ldd	r24, Y+1	; 0x01
    22a2:	9a 81       	ldd	r25, Y+2	; 0x02
    22a4:	0e 94 cd 10 	call	0x219a	; 0x219a <nwkDataReqConfirm>
			return;
    22a8:	0c c0       	rjmp	.+24     	; 0x22c2 <nwkDataReqTaskHandler+0x62>
			return;
		}
		break;

		case NWK_DATA_REQ_STATE_WAIT_CONF:
			break;
    22aa:	00 00       	nop
/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    22ac:	89 81       	ldd	r24, Y+1	; 0x01
    22ae:	9a 81       	ldd	r25, Y+2	; 0x02
    22b0:	fc 01       	movw	r30, r24
    22b2:	80 81       	ld	r24, Z
    22b4:	91 81       	ldd	r25, Z+1	; 0x01
    22b6:	9a 83       	std	Y+2, r25	; 0x02
    22b8:	89 83       	std	Y+1, r24	; 0x01
    22ba:	89 81       	ldd	r24, Y+1	; 0x01
    22bc:	9a 81       	ldd	r25, Y+2	; 0x02
    22be:	89 2b       	or	r24, r25
    22c0:	d9 f6       	brne	.-74     	; 0x2278 <nwkDataReqTaskHandler+0x18>

		default:
			break;
		}
	}
}
    22c2:	0f 90       	pop	r0
    22c4:	0f 90       	pop	r0
    22c6:	df 91       	pop	r29
    22c8:	cf 91       	pop	r28
    22ca:	08 95       	ret

000022cc <nwkFrameInit>:

/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
    22cc:	cf 93       	push	r28
    22ce:	df 93       	push	r29
    22d0:	1f 92       	push	r1
    22d2:	cd b7       	in	r28, 0x3d	; 61
    22d4:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    22d6:	19 82       	std	Y+1, r1	; 0x01
    22d8:	10 c0       	rjmp	.+32     	; 0x22fa <nwkFrameInit+0x2e>
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    22da:	89 81       	ldd	r24, Y+1	; 0x01
    22dc:	28 2f       	mov	r18, r24
    22de:	30 e0       	ldi	r19, 0x00	; 0
    22e0:	49 e8       	ldi	r20, 0x89	; 137
    22e2:	42 9f       	mul	r20, r18
    22e4:	c0 01       	movw	r24, r0
    22e6:	43 9f       	mul	r20, r19
    22e8:	90 0d       	add	r25, r0
    22ea:	11 24       	eor	r1, r1
    22ec:	81 57       	subi	r24, 0x71	; 113
    22ee:	91 4f       	sbci	r25, 0xF1	; 241
    22f0:	fc 01       	movw	r30, r24
    22f2:	10 82       	st	Z, r1
/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    22f4:	89 81       	ldd	r24, Y+1	; 0x01
    22f6:	8f 5f       	subi	r24, 0xFF	; 255
    22f8:	89 83       	std	Y+1, r24	; 0x01
    22fa:	89 81       	ldd	r24, Y+1	; 0x01
    22fc:	84 31       	cpi	r24, 0x14	; 20
    22fe:	68 f3       	brcs	.-38     	; 0x22da <nwkFrameInit+0xe>
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
	}
}
    2300:	00 00       	nop
    2302:	0f 90       	pop	r0
    2304:	df 91       	pop	r29
    2306:	cf 91       	pop	r28
    2308:	08 95       	ret

0000230a <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    230a:	cf 93       	push	r28
    230c:	df 93       	push	r29
    230e:	1f 92       	push	r1
    2310:	cd b7       	in	r28, 0x3d	; 61
    2312:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    2314:	19 82       	std	Y+1, r1	; 0x01
    2316:	61 c0       	rjmp	.+194    	; 0x23da <nwkFrameAlloc+0xd0>
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2318:	89 81       	ldd	r24, Y+1	; 0x01
    231a:	28 2f       	mov	r18, r24
    231c:	30 e0       	ldi	r19, 0x00	; 0
    231e:	49 e8       	ldi	r20, 0x89	; 137
    2320:	42 9f       	mul	r20, r18
    2322:	c0 01       	movw	r24, r0
    2324:	43 9f       	mul	r20, r19
    2326:	90 0d       	add	r25, r0
    2328:	11 24       	eor	r1, r1
    232a:	81 57       	subi	r24, 0x71	; 113
    232c:	91 4f       	sbci	r25, 0xF1	; 241
    232e:	fc 01       	movw	r30, r24
    2330:	80 81       	ld	r24, Z
    2332:	88 23       	and	r24, r24
    2334:	09 f0       	breq	.+2      	; 0x2338 <nwkFrameAlloc+0x2e>
    2336:	4e c0       	rjmp	.+156    	; 0x23d4 <nwkFrameAlloc+0xca>
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    2338:	89 81       	ldd	r24, Y+1	; 0x01
    233a:	28 2f       	mov	r18, r24
    233c:	30 e0       	ldi	r19, 0x00	; 0
    233e:	49 e8       	ldi	r20, 0x89	; 137
    2340:	42 9f       	mul	r20, r18
    2342:	c0 01       	movw	r24, r0
    2344:	43 9f       	mul	r20, r19
    2346:	90 0d       	add	r25, r0
    2348:	11 24       	eor	r1, r1
    234a:	81 57       	subi	r24, 0x71	; 113
    234c:	91 4f       	sbci	r25, 0xF1	; 241
    234e:	49 e8       	ldi	r20, 0x89	; 137
    2350:	50 e0       	ldi	r21, 0x00	; 0
    2352:	60 e0       	ldi	r22, 0x00	; 0
    2354:	70 e0       	ldi	r23, 0x00	; 0
    2356:	0e 94 ee 4c 	call	0x99dc	; 0x99dc <memset>
			nwkFrameFrames[i].size = 0;
    235a:	89 81       	ldd	r24, Y+1	; 0x01
    235c:	28 2f       	mov	r18, r24
    235e:	30 e0       	ldi	r19, 0x00	; 0
    2360:	49 e8       	ldi	r20, 0x89	; 137
    2362:	42 9f       	mul	r20, r18
    2364:	c0 01       	movw	r24, r0
    2366:	43 9f       	mul	r20, r19
    2368:	90 0d       	add	r25, r0
    236a:	11 24       	eor	r1, r1
    236c:	80 57       	subi	r24, 0x70	; 112
    236e:	91 4f       	sbci	r25, 0xF1	; 241
    2370:	fc 01       	movw	r30, r24
    2372:	10 82       	st	Z, r1
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data;
    2374:	89 81       	ldd	r24, Y+1	; 0x01
    2376:	48 2f       	mov	r20, r24
    2378:	50 e0       	ldi	r21, 0x00	; 0
    237a:	89 81       	ldd	r24, Y+1	; 0x01
    237c:	28 2f       	mov	r18, r24
    237e:	30 e0       	ldi	r19, 0x00	; 0
    2380:	69 e8       	ldi	r22, 0x89	; 137
    2382:	62 9f       	mul	r22, r18
    2384:	c0 01       	movw	r24, r0
    2386:	63 9f       	mul	r22, r19
    2388:	90 0d       	add	r25, r0
    238a:	11 24       	eor	r1, r1
    238c:	02 96       	adiw	r24, 0x02	; 2
    238e:	9c 01       	movw	r18, r24
    2390:	21 57       	subi	r18, 0x71	; 113
    2392:	31 4f       	sbci	r19, 0xF1	; 241
    2394:	69 e8       	ldi	r22, 0x89	; 137
    2396:	64 9f       	mul	r22, r20
    2398:	c0 01       	movw	r24, r0
    239a:	65 9f       	mul	r22, r21
    239c:	90 0d       	add	r25, r0
    239e:	11 24       	eor	r1, r1
    23a0:	80 5f       	subi	r24, 0xF0	; 240
    23a2:	90 4f       	sbci	r25, 0xF0	; 240
    23a4:	fc 01       	movw	r30, r24
    23a6:	31 83       	std	Z+1, r19	; 0x01
    23a8:	20 83       	st	Z, r18
			nwkIb.lock++;
    23aa:	80 91 0e 1d 	lds	r24, 0x1D0E	; 0x801d0e <nwkIb+0x26>
    23ae:	90 91 0f 1d 	lds	r25, 0x1D0F	; 0x801d0f <nwkIb+0x27>
    23b2:	01 96       	adiw	r24, 0x01	; 1
    23b4:	90 93 0f 1d 	sts	0x1D0F, r25	; 0x801d0f <nwkIb+0x27>
    23b8:	80 93 0e 1d 	sts	0x1D0E, r24	; 0x801d0e <nwkIb+0x26>
			return &nwkFrameFrames[i];
    23bc:	89 81       	ldd	r24, Y+1	; 0x01
    23be:	28 2f       	mov	r18, r24
    23c0:	30 e0       	ldi	r19, 0x00	; 0
    23c2:	49 e8       	ldi	r20, 0x89	; 137
    23c4:	42 9f       	mul	r20, r18
    23c6:	c0 01       	movw	r24, r0
    23c8:	43 9f       	mul	r20, r19
    23ca:	90 0d       	add	r25, r0
    23cc:	11 24       	eor	r1, r1
    23ce:	81 57       	subi	r24, 0x71	; 113
    23d0:	91 4f       	sbci	r25, 0xF1	; 241
    23d2:	09 c0       	rjmp	.+18     	; 0x23e6 <nwkFrameAlloc+0xdc>
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    23d4:	89 81       	ldd	r24, Y+1	; 0x01
    23d6:	8f 5f       	subi	r24, 0xFF	; 255
    23d8:	89 83       	std	Y+1, r24	; 0x01
    23da:	89 81       	ldd	r24, Y+1	; 0x01
    23dc:	84 31       	cpi	r24, 0x14	; 20
    23de:	08 f4       	brcc	.+2      	; 0x23e2 <nwkFrameAlloc+0xd8>
    23e0:	9b cf       	rjmp	.-202    	; 0x2318 <nwkFrameAlloc+0xe>
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data;
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    23e2:	80 e0       	ldi	r24, 0x00	; 0
    23e4:	90 e0       	ldi	r25, 0x00	; 0
}
    23e6:	0f 90       	pop	r0
    23e8:	df 91       	pop	r29
    23ea:	cf 91       	pop	r28
    23ec:	08 95       	ret

000023ee <nwkFrameFree>:
/*************************************************************************//**
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
    23ee:	cf 93       	push	r28
    23f0:	df 93       	push	r29
    23f2:	00 d0       	rcall	.+0      	; 0x23f4 <nwkFrameFree+0x6>
    23f4:	cd b7       	in	r28, 0x3d	; 61
    23f6:	de b7       	in	r29, 0x3e	; 62
    23f8:	9a 83       	std	Y+2, r25	; 0x02
    23fa:	89 83       	std	Y+1, r24	; 0x01
	frame->state = NWK_FRAME_STATE_FREE;
    23fc:	89 81       	ldd	r24, Y+1	; 0x01
    23fe:	9a 81       	ldd	r25, Y+2	; 0x02
    2400:	fc 01       	movw	r30, r24
    2402:	10 82       	st	Z, r1
	nwkIb.lock--;
    2404:	80 91 0e 1d 	lds	r24, 0x1D0E	; 0x801d0e <nwkIb+0x26>
    2408:	90 91 0f 1d 	lds	r25, 0x1D0F	; 0x801d0f <nwkIb+0x27>
    240c:	01 97       	sbiw	r24, 0x01	; 1
    240e:	90 93 0f 1d 	sts	0x1D0F, r25	; 0x801d0f <nwkIb+0x27>
    2412:	80 93 0e 1d 	sts	0x1D0E, r24	; 0x801d0e <nwkIb+0x26>
}
    2416:	00 00       	nop
    2418:	0f 90       	pop	r0
    241a:	0f 90       	pop	r0
    241c:	df 91       	pop	r29
    241e:	cf 91       	pop	r28
    2420:	08 95       	ret

00002422 <nwkFrameNext>:
* frame
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
    2422:	cf 93       	push	r28
    2424:	df 93       	push	r29
    2426:	00 d0       	rcall	.+0      	; 0x2428 <nwkFrameNext+0x6>
    2428:	cd b7       	in	r28, 0x3d	; 61
    242a:	de b7       	in	r29, 0x3e	; 62
    242c:	9a 83       	std	Y+2, r25	; 0x02
    242e:	89 83       	std	Y+1, r24	; 0x01
	if (NULL == frame) {
    2430:	89 81       	ldd	r24, Y+1	; 0x01
    2432:	9a 81       	ldd	r25, Y+2	; 0x02
    2434:	89 2b       	or	r24, r25
    2436:	29 f4       	brne	.+10     	; 0x2442 <nwkFrameNext+0x20>
		frame = nwkFrameFrames;
    2438:	8f e8       	ldi	r24, 0x8F	; 143
    243a:	9e e0       	ldi	r25, 0x0E	; 14
    243c:	9a 83       	std	Y+2, r25	; 0x02
    243e:	89 83       	std	Y+1, r24	; 0x01
    2440:	16 c0       	rjmp	.+44     	; 0x246e <nwkFrameNext+0x4c>
	} else {
		frame++;
    2442:	89 81       	ldd	r24, Y+1	; 0x01
    2444:	9a 81       	ldd	r25, Y+2	; 0x02
    2446:	87 57       	subi	r24, 0x77	; 119
    2448:	9f 4f       	sbci	r25, 0xFF	; 255
    244a:	9a 83       	std	Y+2, r25	; 0x02
    244c:	89 83       	std	Y+1, r24	; 0x01
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    244e:	0f c0       	rjmp	.+30     	; 0x246e <nwkFrameNext+0x4c>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    2450:	89 81       	ldd	r24, Y+1	; 0x01
    2452:	9a 81       	ldd	r25, Y+2	; 0x02
    2454:	fc 01       	movw	r30, r24
    2456:	80 81       	ld	r24, Z
    2458:	88 23       	and	r24, r24
    245a:	19 f0       	breq	.+6      	; 0x2462 <nwkFrameNext+0x40>
			return frame;
    245c:	89 81       	ldd	r24, Y+1	; 0x01
    245e:	9a 81       	ldd	r25, Y+2	; 0x02
    2460:	0d c0       	rjmp	.+26     	; 0x247c <nwkFrameNext+0x5a>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    2462:	89 81       	ldd	r24, Y+1	; 0x01
    2464:	9a 81       	ldd	r25, Y+2	; 0x02
    2466:	87 57       	subi	r24, 0x77	; 119
    2468:	9f 4f       	sbci	r25, 0xFF	; 255
    246a:	9a 83       	std	Y+2, r25	; 0x02
    246c:	89 83       	std	Y+1, r24	; 0x01
    246e:	89 81       	ldd	r24, Y+1	; 0x01
    2470:	9a 81       	ldd	r25, Y+2	; 0x02
    2472:	83 54       	subi	r24, 0x43	; 67
    2474:	99 41       	sbci	r25, 0x19	; 25
    2476:	60 f3       	brcs	.-40     	; 0x2450 <nwkFrameNext+0x2e>
		if (NWK_FRAME_STATE_FREE != frame->state) {
			return frame;
		}
	}

	return NULL;
    2478:	80 e0       	ldi	r24, 0x00	; 0
    247a:	90 e0       	ldi	r25, 0x00	; 0
}
    247c:	0f 90       	pop	r0
    247e:	0f 90       	pop	r0
    2480:	df 91       	pop	r29
    2482:	cf 91       	pop	r28
    2484:	08 95       	ret

00002486 <nwkFrameCommandInit>:
/*************************************************************************//**
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
    2486:	cf 93       	push	r28
    2488:	df 93       	push	r29
    248a:	00 d0       	rcall	.+0      	; 0x248c <nwkFrameCommandInit+0x6>
    248c:	cd b7       	in	r28, 0x3d	; 61
    248e:	de b7       	in	r29, 0x3e	; 62
    2490:	9a 83       	std	Y+2, r25	; 0x02
    2492:	89 83       	std	Y+1, r24	; 0x01
	frame->tx.status = NWK_SUCCESS_STATUS;
    2494:	89 81       	ldd	r24, Y+1	; 0x01
    2496:	9a 81       	ldd	r25, Y+2	; 0x02
    2498:	8d 57       	subi	r24, 0x7D	; 125
    249a:	9f 4f       	sbci	r25, 0xFF	; 255
    249c:	fc 01       	movw	r30, r24
    249e:	10 82       	st	Z, r1
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    24a0:	80 91 ec 1c 	lds	r24, 0x1CEC	; 0x801cec <nwkIb+0x4>
    24a4:	8f 5f       	subi	r24, 0xFF	; 255
    24a6:	80 93 ec 1c 	sts	0x1CEC, r24	; 0x801cec <nwkIb+0x4>
    24aa:	20 91 ec 1c 	lds	r18, 0x1CEC	; 0x801cec <nwkIb+0x4>
    24ae:	89 81       	ldd	r24, Y+1	; 0x01
    24b0:	9a 81       	ldd	r25, Y+2	; 0x02
    24b2:	fc 01       	movw	r30, r24
    24b4:	24 87       	std	Z+12, r18	; 0x0c
	frame->header.nwkSrcAddr = nwkIb.addr;
    24b6:	20 91 e8 1c 	lds	r18, 0x1CE8	; 0x801ce8 <nwkIb>
    24ba:	30 91 e9 1c 	lds	r19, 0x1CE9	; 0x801ce9 <nwkIb+0x1>
    24be:	89 81       	ldd	r24, Y+1	; 0x01
    24c0:	9a 81       	ldd	r25, Y+2	; 0x02
    24c2:	fc 01       	movw	r30, r24
    24c4:	36 87       	std	Z+14, r19	; 0x0e
    24c6:	25 87       	std	Z+13, r18	; 0x0d
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    24c8:	00 00       	nop
    24ca:	0f 90       	pop	r0
    24cc:	0f 90       	pop	r0
    24ce:	df 91       	pop	r29
    24d0:	cf 91       	pop	r28
    24d2:	08 95       	ret

000024d4 <nwkGroupInit>:

/*************************************************************************//**
*  @brief Initializes the Group module
*****************************************************************************/
void nwkGroupInit(void)
{
    24d4:	cf 93       	push	r28
    24d6:	df 93       	push	r29
    24d8:	1f 92       	push	r1
    24da:	cd b7       	in	r28, 0x3d	; 61
    24dc:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    24de:	19 82       	std	Y+1, r1	; 0x01
    24e0:	0f c0       	rjmp	.+30     	; 0x2500 <nwkGroupInit+0x2c>
		nwkGroups[i] = NWK_GROUP_FREE;
    24e2:	89 81       	ldd	r24, Y+1	; 0x01
    24e4:	88 2f       	mov	r24, r24
    24e6:	90 e0       	ldi	r25, 0x00	; 0
    24e8:	88 0f       	add	r24, r24
    24ea:	99 1f       	adc	r25, r25
    24ec:	8d 5b       	subi	r24, 0xBD	; 189
    24ee:	96 4e       	sbci	r25, 0xE6	; 230
    24f0:	2f ef       	ldi	r18, 0xFF	; 255
    24f2:	3f ef       	ldi	r19, 0xFF	; 255
    24f4:	fc 01       	movw	r30, r24
    24f6:	31 83       	std	Z+1, r19	; 0x01
    24f8:	20 83       	st	Z, r18
/*************************************************************************//**
*  @brief Initializes the Group module
*****************************************************************************/
void nwkGroupInit(void)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    24fa:	89 81       	ldd	r24, Y+1	; 0x01
    24fc:	8f 5f       	subi	r24, 0xFF	; 255
    24fe:	89 83       	std	Y+1, r24	; 0x01
    2500:	89 81       	ldd	r24, Y+1	; 0x01
    2502:	83 30       	cpi	r24, 0x03	; 3
    2504:	70 f3       	brcs	.-36     	; 0x24e2 <nwkGroupInit+0xe>
		nwkGroups[i] = NWK_GROUP_FREE;
	}
}
    2506:	00 00       	nop
    2508:	0f 90       	pop	r0
    250a:	df 91       	pop	r29
    250c:	cf 91       	pop	r28
    250e:	08 95       	ret

00002510 <NWK_GroupAdd>:
*  @brief Adds node to the @a group
*  @param[in] group Group ID
*  @return @c true in case of success and @c false otherwise
*****************************************************************************/
bool NWK_GroupAdd(uint16_t group)
{
    2510:	cf 93       	push	r28
    2512:	df 93       	push	r29
    2514:	00 d0       	rcall	.+0      	; 0x2516 <NWK_GroupAdd+0x6>
    2516:	cd b7       	in	r28, 0x3d	; 61
    2518:	de b7       	in	r29, 0x3e	; 62
    251a:	9a 83       	std	Y+2, r25	; 0x02
    251c:	89 83       	std	Y+1, r24	; 0x01
	return nwkGroupSwitch(NWK_GROUP_FREE, group);
    251e:	89 81       	ldd	r24, Y+1	; 0x01
    2520:	9a 81       	ldd	r25, Y+2	; 0x02
    2522:	bc 01       	movw	r22, r24
    2524:	8f ef       	ldi	r24, 0xFF	; 255
    2526:	9f ef       	ldi	r25, 0xFF	; 255
    2528:	0e 94 d5 12 	call	0x25aa	; 0x25aa <nwkGroupSwitch>
}
    252c:	0f 90       	pop	r0
    252e:	0f 90       	pop	r0
    2530:	df 91       	pop	r29
    2532:	cf 91       	pop	r28
    2534:	08 95       	ret

00002536 <NWK_GroupRemove>:
*  @brief Removes node from the @a group
*  @param[in] group Group ID
*  @return @c true in case of success and @c false otherwise
*****************************************************************************/
bool NWK_GroupRemove(uint16_t group)
{
    2536:	cf 93       	push	r28
    2538:	df 93       	push	r29
    253a:	00 d0       	rcall	.+0      	; 0x253c <NWK_GroupRemove+0x6>
    253c:	cd b7       	in	r28, 0x3d	; 61
    253e:	de b7       	in	r29, 0x3e	; 62
    2540:	9a 83       	std	Y+2, r25	; 0x02
    2542:	89 83       	std	Y+1, r24	; 0x01
	return nwkGroupSwitch(group, NWK_GROUP_FREE);
    2544:	89 81       	ldd	r24, Y+1	; 0x01
    2546:	9a 81       	ldd	r25, Y+2	; 0x02
    2548:	6f ef       	ldi	r22, 0xFF	; 255
    254a:	7f ef       	ldi	r23, 0xFF	; 255
    254c:	0e 94 d5 12 	call	0x25aa	; 0x25aa <nwkGroupSwitch>
}
    2550:	0f 90       	pop	r0
    2552:	0f 90       	pop	r0
    2554:	df 91       	pop	r29
    2556:	cf 91       	pop	r28
    2558:	08 95       	ret

0000255a <NWK_GroupIsMember>:
*  @brief Verifies if node is a member of the @a group
*  @param[in] group Group ID
*  @return @c true if node is a member of the group and @c false otherwise
*****************************************************************************/
bool NWK_GroupIsMember(uint16_t group)
{
    255a:	cf 93       	push	r28
    255c:	df 93       	push	r29
    255e:	00 d0       	rcall	.+0      	; 0x2560 <NWK_GroupIsMember+0x6>
    2560:	1f 92       	push	r1
    2562:	cd b7       	in	r28, 0x3d	; 61
    2564:	de b7       	in	r29, 0x3e	; 62
    2566:	9b 83       	std	Y+3, r25	; 0x03
    2568:	8a 83       	std	Y+2, r24	; 0x02
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    256a:	19 82       	std	Y+1, r1	; 0x01
    256c:	14 c0       	rjmp	.+40     	; 0x2596 <NWK_GroupIsMember+0x3c>
		if (group == nwkGroups[i]) {
    256e:	89 81       	ldd	r24, Y+1	; 0x01
    2570:	88 2f       	mov	r24, r24
    2572:	90 e0       	ldi	r25, 0x00	; 0
    2574:	88 0f       	add	r24, r24
    2576:	99 1f       	adc	r25, r25
    2578:	8d 5b       	subi	r24, 0xBD	; 189
    257a:	96 4e       	sbci	r25, 0xE6	; 230
    257c:	fc 01       	movw	r30, r24
    257e:	20 81       	ld	r18, Z
    2580:	31 81       	ldd	r19, Z+1	; 0x01
    2582:	8a 81       	ldd	r24, Y+2	; 0x02
    2584:	9b 81       	ldd	r25, Y+3	; 0x03
    2586:	28 17       	cp	r18, r24
    2588:	39 07       	cpc	r19, r25
    258a:	11 f4       	brne	.+4      	; 0x2590 <NWK_GroupIsMember+0x36>
			return true;
    258c:	81 e0       	ldi	r24, 0x01	; 1
    258e:	07 c0       	rjmp	.+14     	; 0x259e <NWK_GroupIsMember+0x44>
*  @param[in] group Group ID
*  @return @c true if node is a member of the group and @c false otherwise
*****************************************************************************/
bool NWK_GroupIsMember(uint16_t group)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    2590:	89 81       	ldd	r24, Y+1	; 0x01
    2592:	8f 5f       	subi	r24, 0xFF	; 255
    2594:	89 83       	std	Y+1, r24	; 0x01
    2596:	89 81       	ldd	r24, Y+1	; 0x01
    2598:	83 30       	cpi	r24, 0x03	; 3
    259a:	48 f3       	brcs	.-46     	; 0x256e <NWK_GroupIsMember+0x14>
		if (group == nwkGroups[i]) {
			return true;
		}
	}
	return false;
    259c:	80 e0       	ldi	r24, 0x00	; 0
}
    259e:	0f 90       	pop	r0
    25a0:	0f 90       	pop	r0
    25a2:	0f 90       	pop	r0
    25a4:	df 91       	pop	r29
    25a6:	cf 91       	pop	r28
    25a8:	08 95       	ret

000025aa <nwkGroupSwitch>:
*  @param[in] from Source group ID
*  @param[in] to   Destination group ID
*  @return @c true if @a from entry was found and @c false otherwise
*****************************************************************************/
static bool nwkGroupSwitch(uint16_t from, uint16_t to)
{
    25aa:	cf 93       	push	r28
    25ac:	df 93       	push	r29
    25ae:	00 d0       	rcall	.+0      	; 0x25b0 <nwkGroupSwitch+0x6>
    25b0:	00 d0       	rcall	.+0      	; 0x25b2 <nwkGroupSwitch+0x8>
    25b2:	1f 92       	push	r1
    25b4:	cd b7       	in	r28, 0x3d	; 61
    25b6:	de b7       	in	r29, 0x3e	; 62
    25b8:	9b 83       	std	Y+3, r25	; 0x03
    25ba:	8a 83       	std	Y+2, r24	; 0x02
    25bc:	7d 83       	std	Y+5, r23	; 0x05
    25be:	6c 83       	std	Y+4, r22	; 0x04
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    25c0:	19 82       	std	Y+1, r1	; 0x01
    25c2:	20 c0       	rjmp	.+64     	; 0x2604 <nwkGroupSwitch+0x5a>
		if (from == nwkGroups[i]) {
    25c4:	89 81       	ldd	r24, Y+1	; 0x01
    25c6:	88 2f       	mov	r24, r24
    25c8:	90 e0       	ldi	r25, 0x00	; 0
    25ca:	88 0f       	add	r24, r24
    25cc:	99 1f       	adc	r25, r25
    25ce:	8d 5b       	subi	r24, 0xBD	; 189
    25d0:	96 4e       	sbci	r25, 0xE6	; 230
    25d2:	fc 01       	movw	r30, r24
    25d4:	20 81       	ld	r18, Z
    25d6:	31 81       	ldd	r19, Z+1	; 0x01
    25d8:	8a 81       	ldd	r24, Y+2	; 0x02
    25da:	9b 81       	ldd	r25, Y+3	; 0x03
    25dc:	28 17       	cp	r18, r24
    25de:	39 07       	cpc	r19, r25
    25e0:	71 f4       	brne	.+28     	; 0x25fe <nwkGroupSwitch+0x54>
			nwkGroups[i] = to;
    25e2:	89 81       	ldd	r24, Y+1	; 0x01
    25e4:	88 2f       	mov	r24, r24
    25e6:	90 e0       	ldi	r25, 0x00	; 0
    25e8:	88 0f       	add	r24, r24
    25ea:	99 1f       	adc	r25, r25
    25ec:	8d 5b       	subi	r24, 0xBD	; 189
    25ee:	96 4e       	sbci	r25, 0xE6	; 230
    25f0:	2c 81       	ldd	r18, Y+4	; 0x04
    25f2:	3d 81       	ldd	r19, Y+5	; 0x05
    25f4:	fc 01       	movw	r30, r24
    25f6:	31 83       	std	Z+1, r19	; 0x01
    25f8:	20 83       	st	Z, r18
			return true;
    25fa:	81 e0       	ldi	r24, 0x01	; 1
    25fc:	07 c0       	rjmp	.+14     	; 0x260c <nwkGroupSwitch+0x62>
*  @param[in] to   Destination group ID
*  @return @c true if @a from entry was found and @c false otherwise
*****************************************************************************/
static bool nwkGroupSwitch(uint16_t from, uint16_t to)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    25fe:	89 81       	ldd	r24, Y+1	; 0x01
    2600:	8f 5f       	subi	r24, 0xFF	; 255
    2602:	89 83       	std	Y+1, r24	; 0x01
    2604:	89 81       	ldd	r24, Y+1	; 0x01
    2606:	83 30       	cpi	r24, 0x03	; 3
    2608:	e8 f2       	brcs	.-70     	; 0x25c4 <nwkGroupSwitch+0x1a>
		if (from == nwkGroups[i]) {
			nwkGroups[i] = to;
			return true;
		}
	}
	return false;
    260a:	80 e0       	ldi	r24, 0x00	; 0
}
    260c:	0f 90       	pop	r0
    260e:	0f 90       	pop	r0
    2610:	0f 90       	pop	r0
    2612:	0f 90       	pop	r0
    2614:	0f 90       	pop	r0
    2616:	df 91       	pop	r29
    2618:	cf 91       	pop	r28
    261a:	08 95       	ret

0000261c <nwkFramePayloadSize>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
    261c:	cf 93       	push	r28
    261e:	df 93       	push	r29
    2620:	00 d0       	rcall	.+0      	; 0x2622 <nwkFramePayloadSize+0x6>
    2622:	cd b7       	in	r28, 0x3d	; 61
    2624:	de b7       	in	r29, 0x3e	; 62
    2626:	9a 83       	std	Y+2, r25	; 0x02
    2628:	89 83       	std	Y+1, r24	; 0x01
	return frame->size - (frame->payload - frame->data);
    262a:	89 81       	ldd	r24, Y+1	; 0x01
    262c:	9a 81       	ldd	r25, Y+2	; 0x02
    262e:	fc 01       	movw	r30, r24
    2630:	41 81       	ldd	r20, Z+1	; 0x01
    2632:	89 81       	ldd	r24, Y+1	; 0x01
    2634:	9a 81       	ldd	r25, Y+2	; 0x02
    2636:	8f 57       	subi	r24, 0x7F	; 127
    2638:	9f 4f       	sbci	r25, 0xFF	; 255
    263a:	fc 01       	movw	r30, r24
    263c:	80 81       	ld	r24, Z
    263e:	91 81       	ldd	r25, Z+1	; 0x01
    2640:	9c 01       	movw	r18, r24
    2642:	89 81       	ldd	r24, Y+1	; 0x01
    2644:	9a 81       	ldd	r25, Y+2	; 0x02
    2646:	02 96       	adiw	r24, 0x02	; 2
    2648:	b9 01       	movw	r22, r18
    264a:	68 1b       	sub	r22, r24
    264c:	79 0b       	sbc	r23, r25
    264e:	cb 01       	movw	r24, r22
    2650:	74 2f       	mov	r23, r20
    2652:	78 1b       	sub	r23, r24
    2654:	87 2f       	mov	r24, r23
}
    2656:	0f 90       	pop	r0
    2658:	0f 90       	pop	r0
    265a:	df 91       	pop	r29
    265c:	cf 91       	pop	r28
    265e:	08 95       	ret

00002660 <nwkRxInit>:

/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
    2660:	cf 93       	push	r28
    2662:	df 93       	push	r29
    2664:	1f 92       	push	r1
    2666:	cd b7       	in	r28, 0x3d	; 61
    2668:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    266a:	19 82       	std	Y+1, r1	; 0x01
    266c:	11 c0       	rjmp	.+34     	; 0x2690 <nwkRxInit+0x30>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    266e:	89 81       	ldd	r24, Y+1	; 0x01
    2670:	28 2f       	mov	r18, r24
    2672:	30 e0       	ldi	r19, 0x00	; 0
    2674:	c9 01       	movw	r24, r18
    2676:	88 0f       	add	r24, r24
    2678:	99 1f       	adc	r25, r25
    267a:	88 0f       	add	r24, r24
    267c:	99 1f       	adc	r25, r25
    267e:	82 0f       	add	r24, r18
    2680:	93 1f       	adc	r25, r19
    2682:	83 5b       	subi	r24, 0xB3	; 179
    2684:	96 4e       	sbci	r25, 0xE6	; 230
    2686:	fc 01       	movw	r30, r24
    2688:	10 82       	st	Z, r1
/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    268a:	89 81       	ldd	r24, Y+1	; 0x01
    268c:	8f 5f       	subi	r24, 0xFF	; 255
    268e:	89 83       	std	Y+1, r24	; 0x01
    2690:	89 81       	ldd	r24, Y+1	; 0x01
    2692:	82 33       	cpi	r24, 0x32	; 50
    2694:	60 f3       	brcs	.-40     	; 0x266e <nwkRxInit+0xe>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
	}

	nwkRxDuplicateRejectionTimer.interval
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    2696:	84 e6       	ldi	r24, 0x64	; 100
    2698:	90 e0       	ldi	r25, 0x00	; 0
    269a:	a0 e0       	ldi	r26, 0x00	; 0
    269c:	b0 e0       	ldi	r27, 0x00	; 0
    269e:	80 93 4a 1a 	sts	0x1A4A, r24	; 0x801a4a <nwkRxDuplicateRejectionTimer+0x6>
    26a2:	90 93 4b 1a 	sts	0x1A4B, r25	; 0x801a4b <nwkRxDuplicateRejectionTimer+0x7>
    26a6:	a0 93 4c 1a 	sts	0x1A4C, r26	; 0x801a4c <nwkRxDuplicateRejectionTimer+0x8>
    26aa:	b0 93 4d 1a 	sts	0x1A4D, r27	; 0x801a4d <nwkRxDuplicateRejectionTimer+0x9>
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    26ae:	10 92 4e 1a 	sts	0x1A4E, r1	; 0x801a4e <nwkRxDuplicateRejectionTimer+0xa>
	nwkRxDuplicateRejectionTimer.handler
		= nwkRxDuplicateRejectionTimerHandler;
    26b2:	89 ed       	ldi	r24, 0xD9	; 217
    26b4:	94 e1       	ldi	r25, 0x14	; 20
    26b6:	90 93 50 1a 	sts	0x1A50, r25	; 0x801a50 <nwkRxDuplicateRejectionTimer+0xc>
    26ba:	80 93 4f 1a 	sts	0x1A4F, r24	; 0x801a4f <nwkRxDuplicateRejectionTimer+0xb>

	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    26be:	6a ef       	ldi	r22, 0xFA	; 250
    26c0:	75 e1       	ldi	r23, 0x15	; 21
    26c2:	80 e0       	ldi	r24, 0x00	; 0
    26c4:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <NWK_OpenEndpoint>
}
    26c8:	00 00       	nop
    26ca:	0f 90       	pop	r0
    26cc:	df 91       	pop	r29
    26ce:	cf 91       	pop	r28
    26d0:	08 95       	ret

000026d2 <PHY_DataInd>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
    26d2:	cf 93       	push	r28
    26d4:	df 93       	push	r29
    26d6:	00 d0       	rcall	.+0      	; 0x26d8 <PHY_DataInd+0x6>
    26d8:	00 d0       	rcall	.+0      	; 0x26da <PHY_DataInd+0x8>
    26da:	cd b7       	in	r28, 0x3d	; 61
    26dc:	de b7       	in	r29, 0x3e	; 62
    26de:	9c 83       	std	Y+4, r25	; 0x04
    26e0:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrame_t *frame;

	if(0x88 == ind->data[1])
    26e2:	8b 81       	ldd	r24, Y+3	; 0x03
    26e4:	9c 81       	ldd	r25, Y+4	; 0x04
    26e6:	fc 01       	movw	r30, r24
    26e8:	80 81       	ld	r24, Z
    26ea:	91 81       	ldd	r25, Z+1	; 0x01
    26ec:	01 96       	adiw	r24, 0x01	; 1
    26ee:	fc 01       	movw	r30, r24
    26f0:	80 81       	ld	r24, Z
    26f2:	88 38       	cpi	r24, 0x88	; 136
    26f4:	d1 f4       	brne	.+52     	; 0x272a <PHY_DataInd+0x58>
	{
		if((0x61 != ind->data[0] && 0x41 != ind->data[0]) || ind->size < sizeof(NwkFrameHeader_t))
    26f6:	8b 81       	ldd	r24, Y+3	; 0x03
    26f8:	9c 81       	ldd	r25, Y+4	; 0x04
    26fa:	fc 01       	movw	r30, r24
    26fc:	80 81       	ld	r24, Z
    26fe:	91 81       	ldd	r25, Z+1	; 0x01
    2700:	fc 01       	movw	r30, r24
    2702:	80 81       	ld	r24, Z
    2704:	81 36       	cpi	r24, 0x61	; 97
    2706:	51 f0       	breq	.+20     	; 0x271c <PHY_DataInd+0x4a>
    2708:	8b 81       	ldd	r24, Y+3	; 0x03
    270a:	9c 81       	ldd	r25, Y+4	; 0x04
    270c:	fc 01       	movw	r30, r24
    270e:	80 81       	ld	r24, Z
    2710:	91 81       	ldd	r25, Z+1	; 0x01
    2712:	fc 01       	movw	r30, r24
    2714:	80 81       	ld	r24, Z
    2716:	81 34       	cpi	r24, 0x41	; 65
    2718:	09 f0       	breq	.+2      	; 0x271c <PHY_DataInd+0x4a>
    271a:	a8 c0       	rjmp	.+336    	; 0x286c <PHY_DataInd+0x19a>
    271c:	8b 81       	ldd	r24, Y+3	; 0x03
    271e:	9c 81       	ldd	r25, Y+4	; 0x04
    2720:	fc 01       	movw	r30, r24
    2722:	82 81       	ldd	r24, Z+2	; 0x02
    2724:	80 31       	cpi	r24, 0x10	; 16
    2726:	e8 f4       	brcc	.+58     	; 0x2762 <PHY_DataInd+0x90>
		{
			return;
    2728:	a1 c0       	rjmp	.+322    	; 0x286c <PHY_DataInd+0x19a>
		}
	}
	else if(0x80 == ind->data[1])
    272a:	8b 81       	ldd	r24, Y+3	; 0x03
    272c:	9c 81       	ldd	r25, Y+4	; 0x04
    272e:	fc 01       	movw	r30, r24
    2730:	80 81       	ld	r24, Z
    2732:	91 81       	ldd	r25, Z+1	; 0x01
    2734:	01 96       	adiw	r24, 0x01	; 1
    2736:	fc 01       	movw	r30, r24
    2738:	80 81       	ld	r24, Z
    273a:	80 38       	cpi	r24, 0x80	; 128
    273c:	09 f0       	breq	.+2      	; 0x2740 <PHY_DataInd+0x6e>
    273e:	98 c0       	rjmp	.+304    	; 0x2870 <PHY_DataInd+0x19e>
	{
		if((0x00 != ind->data[0]) || ind->size < (sizeof(NwkFrameBeaconHeader_t)))
    2740:	8b 81       	ldd	r24, Y+3	; 0x03
    2742:	9c 81       	ldd	r25, Y+4	; 0x04
    2744:	fc 01       	movw	r30, r24
    2746:	80 81       	ld	r24, Z
    2748:	91 81       	ldd	r25, Z+1	; 0x01
    274a:	fc 01       	movw	r30, r24
    274c:	80 81       	ld	r24, Z
    274e:	88 23       	and	r24, r24
    2750:	09 f0       	breq	.+2      	; 0x2754 <PHY_DataInd+0x82>
    2752:	90 c0       	rjmp	.+288    	; 0x2874 <PHY_DataInd+0x1a2>
    2754:	8b 81       	ldd	r24, Y+3	; 0x03
    2756:	9c 81       	ldd	r25, Y+4	; 0x04
    2758:	fc 01       	movw	r30, r24
    275a:	82 81       	ldd	r24, Z+2	; 0x02
    275c:	8b 30       	cpi	r24, 0x0B	; 11
    275e:	08 f4       	brcc	.+2      	; 0x2762 <PHY_DataInd+0x90>
    2760:	89 c0       	rjmp	.+274    	; 0x2874 <PHY_DataInd+0x1a2>
	else
	{
		return;
	}

	if (NULL == (frame = nwkFrameAlloc())) {
    2762:	0e 94 85 11 	call	0x230a	; 0x230a <nwkFrameAlloc>
    2766:	9a 83       	std	Y+2, r25	; 0x02
    2768:	89 83       	std	Y+1, r24	; 0x01
    276a:	89 81       	ldd	r24, Y+1	; 0x01
    276c:	9a 81       	ldd	r25, Y+2	; 0x02
    276e:	89 2b       	or	r24, r25
    2770:	09 f4       	brne	.+2      	; 0x2774 <PHY_DataInd+0xa2>
    2772:	82 c0       	rjmp	.+260    	; 0x2878 <PHY_DataInd+0x1a6>
		return;
	}

	frame->state = ((0x88 == ind->data[1]) ? NWK_RX_STATE_RECEIVED : NWK_RX_STATE_BEACON);
    2774:	8b 81       	ldd	r24, Y+3	; 0x03
    2776:	9c 81       	ldd	r25, Y+4	; 0x04
    2778:	fc 01       	movw	r30, r24
    277a:	80 81       	ld	r24, Z
    277c:	91 81       	ldd	r25, Z+1	; 0x01
    277e:	01 96       	adiw	r24, 0x01	; 1
    2780:	fc 01       	movw	r30, r24
    2782:	80 81       	ld	r24, Z
    2784:	88 38       	cpi	r24, 0x88	; 136
    2786:	11 f4       	brne	.+4      	; 0x278c <PHY_DataInd+0xba>
    2788:	20 e2       	ldi	r18, 0x20	; 32
    278a:	01 c0       	rjmp	.+2      	; 0x278e <PHY_DataInd+0xbc>
    278c:	25 e2       	ldi	r18, 0x25	; 37
    278e:	89 81       	ldd	r24, Y+1	; 0x01
    2790:	9a 81       	ldd	r25, Y+2	; 0x02
    2792:	fc 01       	movw	r30, r24
    2794:	20 83       	st	Z, r18
	
	if(frame->state == NWK_RX_STATE_BEACON)
    2796:	89 81       	ldd	r24, Y+1	; 0x01
    2798:	9a 81       	ldd	r25, Y+2	; 0x02
    279a:	fc 01       	movw	r30, r24
    279c:	80 81       	ld	r24, Z
    279e:	85 32       	cpi	r24, 0x25	; 37
    27a0:	e1 f4       	brne	.+56     	; 0x27da <PHY_DataInd+0x108>
	{
		frame->size += sizeof(NwkFrameBeaconHeader_t);
    27a2:	89 81       	ldd	r24, Y+1	; 0x01
    27a4:	9a 81       	ldd	r25, Y+2	; 0x02
    27a6:	fc 01       	movw	r30, r24
    27a8:	81 81       	ldd	r24, Z+1	; 0x01
    27aa:	2b e0       	ldi	r18, 0x0B	; 11
    27ac:	28 0f       	add	r18, r24
    27ae:	89 81       	ldd	r24, Y+1	; 0x01
    27b0:	9a 81       	ldd	r25, Y+2	; 0x02
    27b2:	fc 01       	movw	r30, r24
    27b4:	21 83       	std	Z+1, r18	; 0x01
		frame->payload += sizeof(NwkFrameBeaconHeader_t);
    27b6:	89 81       	ldd	r24, Y+1	; 0x01
    27b8:	9a 81       	ldd	r25, Y+2	; 0x02
    27ba:	8f 57       	subi	r24, 0x7F	; 127
    27bc:	9f 4f       	sbci	r25, 0xFF	; 255
    27be:	fc 01       	movw	r30, r24
    27c0:	80 81       	ld	r24, Z
    27c2:	91 81       	ldd	r25, Z+1	; 0x01
    27c4:	9c 01       	movw	r18, r24
    27c6:	25 5f       	subi	r18, 0xF5	; 245
    27c8:	3f 4f       	sbci	r19, 0xFF	; 255
    27ca:	89 81       	ldd	r24, Y+1	; 0x01
    27cc:	9a 81       	ldd	r25, Y+2	; 0x02
    27ce:	8f 57       	subi	r24, 0x7F	; 127
    27d0:	9f 4f       	sbci	r25, 0xFF	; 255
    27d2:	fc 01       	movw	r30, r24
    27d4:	31 83       	std	Z+1, r19	; 0x01
    27d6:	20 83       	st	Z, r18
    27d8:	1b c0       	rjmp	.+54     	; 0x2810 <PHY_DataInd+0x13e>
	}
	else
	{
		frame->size += sizeof(NwkFrameHeader_t);
    27da:	89 81       	ldd	r24, Y+1	; 0x01
    27dc:	9a 81       	ldd	r25, Y+2	; 0x02
    27de:	fc 01       	movw	r30, r24
    27e0:	81 81       	ldd	r24, Z+1	; 0x01
    27e2:	20 e1       	ldi	r18, 0x10	; 16
    27e4:	28 0f       	add	r18, r24
    27e6:	89 81       	ldd	r24, Y+1	; 0x01
    27e8:	9a 81       	ldd	r25, Y+2	; 0x02
    27ea:	fc 01       	movw	r30, r24
    27ec:	21 83       	std	Z+1, r18	; 0x01
		frame->payload += sizeof(NwkFrameHeader_t);
    27ee:	89 81       	ldd	r24, Y+1	; 0x01
    27f0:	9a 81       	ldd	r25, Y+2	; 0x02
    27f2:	8f 57       	subi	r24, 0x7F	; 127
    27f4:	9f 4f       	sbci	r25, 0xFF	; 255
    27f6:	fc 01       	movw	r30, r24
    27f8:	80 81       	ld	r24, Z
    27fa:	91 81       	ldd	r25, Z+1	; 0x01
    27fc:	9c 01       	movw	r18, r24
    27fe:	20 5f       	subi	r18, 0xF0	; 240
    2800:	3f 4f       	sbci	r19, 0xFF	; 255
    2802:	89 81       	ldd	r24, Y+1	; 0x01
    2804:	9a 81       	ldd	r25, Y+2	; 0x02
    2806:	8f 57       	subi	r24, 0x7F	; 127
    2808:	9f 4f       	sbci	r25, 0xFF	; 255
    280a:	fc 01       	movw	r30, r24
    280c:	31 83       	std	Z+1, r19	; 0x01
    280e:	20 83       	st	Z, r18
	}
	
	frame->size = ind->size;
    2810:	8b 81       	ldd	r24, Y+3	; 0x03
    2812:	9c 81       	ldd	r25, Y+4	; 0x04
    2814:	fc 01       	movw	r30, r24
    2816:	22 81       	ldd	r18, Z+2	; 0x02
    2818:	89 81       	ldd	r24, Y+1	; 0x01
    281a:	9a 81       	ldd	r25, Y+2	; 0x02
    281c:	fc 01       	movw	r30, r24
    281e:	21 83       	std	Z+1, r18	; 0x01
	frame->rx.lqi = ind->lqi;
    2820:	8b 81       	ldd	r24, Y+3	; 0x03
    2822:	9c 81       	ldd	r25, Y+4	; 0x04
    2824:	fc 01       	movw	r30, r24
    2826:	23 81       	ldd	r18, Z+3	; 0x03
    2828:	89 81       	ldd	r24, Y+1	; 0x01
    282a:	9a 81       	ldd	r25, Y+2	; 0x02
    282c:	8d 57       	subi	r24, 0x7D	; 125
    282e:	9f 4f       	sbci	r25, 0xFF	; 255
    2830:	fc 01       	movw	r30, r24
    2832:	20 83       	st	Z, r18
	frame->rx.rssi = ind->rssi;
    2834:	8b 81       	ldd	r24, Y+3	; 0x03
    2836:	9c 81       	ldd	r25, Y+4	; 0x04
    2838:	fc 01       	movw	r30, r24
    283a:	24 81       	ldd	r18, Z+4	; 0x04
    283c:	89 81       	ldd	r24, Y+1	; 0x01
    283e:	9a 81       	ldd	r25, Y+2	; 0x02
    2840:	8c 57       	subi	r24, 0x7C	; 124
    2842:	9f 4f       	sbci	r25, 0xFF	; 255
    2844:	fc 01       	movw	r30, r24
    2846:	20 83       	st	Z, r18
	memcpy(frame->data, ind->data, ind->size);
    2848:	8b 81       	ldd	r24, Y+3	; 0x03
    284a:	9c 81       	ldd	r25, Y+4	; 0x04
    284c:	fc 01       	movw	r30, r24
    284e:	82 81       	ldd	r24, Z+2	; 0x02
    2850:	48 2f       	mov	r20, r24
    2852:	50 e0       	ldi	r21, 0x00	; 0
    2854:	8b 81       	ldd	r24, Y+3	; 0x03
    2856:	9c 81       	ldd	r25, Y+4	; 0x04
    2858:	fc 01       	movw	r30, r24
    285a:	20 81       	ld	r18, Z
    285c:	31 81       	ldd	r19, Z+1	; 0x01
    285e:	89 81       	ldd	r24, Y+1	; 0x01
    2860:	9a 81       	ldd	r25, Y+2	; 0x02
    2862:	02 96       	adiw	r24, 0x02	; 2
    2864:	b9 01       	movw	r22, r18
    2866:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <memcpy>
    286a:	07 c0       	rjmp	.+14     	; 0x287a <PHY_DataInd+0x1a8>

	if(0x88 == ind->data[1])
	{
		if((0x61 != ind->data[0] && 0x41 != ind->data[0]) || ind->size < sizeof(NwkFrameHeader_t))
		{
			return;
    286c:	00 00       	nop
    286e:	05 c0       	rjmp	.+10     	; 0x287a <PHY_DataInd+0x1a8>
			return;
		}		
	}
	else
	{
		return;
    2870:	00 00       	nop
    2872:	03 c0       	rjmp	.+6      	; 0x287a <PHY_DataInd+0x1a8>
	}
	else if(0x80 == ind->data[1])
	{
		if((0x00 != ind->data[0]) || ind->size < (sizeof(NwkFrameBeaconHeader_t)))
		{
			return;
    2874:	00 00       	nop
    2876:	01 c0       	rjmp	.+2      	; 0x287a <PHY_DataInd+0x1a8>
	{
		return;
	}

	if (NULL == (frame = nwkFrameAlloc())) {
		return;
    2878:	00 00       	nop
	
	frame->size = ind->size;
	frame->rx.lqi = ind->lqi;
	frame->rx.rssi = ind->rssi;
	memcpy(frame->data, ind->data, ind->size);
}
    287a:	0f 90       	pop	r0
    287c:	0f 90       	pop	r0
    287e:	0f 90       	pop	r0
    2880:	0f 90       	pop	r0
    2882:	df 91       	pop	r29
    2884:	cf 91       	pop	r28
    2886:	08 95       	ret

00002888 <nwkRxSendAck>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxSendAck(NwkFrame_t *frame)
{
    2888:	cf 93       	push	r28
    288a:	df 93       	push	r29
    288c:	00 d0       	rcall	.+0      	; 0x288e <nwkRxSendAck+0x6>
    288e:	00 d0       	rcall	.+0      	; 0x2890 <nwkRxSendAck+0x8>
    2890:	00 d0       	rcall	.+0      	; 0x2892 <nwkRxSendAck+0xa>
    2892:	cd b7       	in	r28, 0x3d	; 61
    2894:	de b7       	in	r29, 0x3e	; 62
    2896:	9e 83       	std	Y+6, r25	; 0x06
    2898:	8d 83       	std	Y+5, r24	; 0x05
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
    289a:	0e 94 85 11 	call	0x230a	; 0x230a <nwkFrameAlloc>
    289e:	9a 83       	std	Y+2, r25	; 0x02
    28a0:	89 83       	std	Y+1, r24	; 0x01
    28a2:	89 81       	ldd	r24, Y+1	; 0x01
    28a4:	9a 81       	ldd	r25, Y+2	; 0x02
    28a6:	89 2b       	or	r24, r25
    28a8:	09 f4       	brne	.+2      	; 0x28ac <nwkRxSendAck+0x24>
    28aa:	6b c0       	rjmp	.+214    	; 0x2982 <nwkRxSendAck+0xfa>
		return;
	}

	frame->size += sizeof(NwkFrameHeader_t);
    28ac:	8d 81       	ldd	r24, Y+5	; 0x05
    28ae:	9e 81       	ldd	r25, Y+6	; 0x06
    28b0:	fc 01       	movw	r30, r24
    28b2:	81 81       	ldd	r24, Z+1	; 0x01
    28b4:	20 e1       	ldi	r18, 0x10	; 16
    28b6:	28 0f       	add	r18, r24
    28b8:	8d 81       	ldd	r24, Y+5	; 0x05
    28ba:	9e 81       	ldd	r25, Y+6	; 0x06
    28bc:	fc 01       	movw	r30, r24
    28be:	21 83       	std	Z+1, r18	; 0x01
	frame->payload += sizeof(NwkFrameHeader_t);
    28c0:	8d 81       	ldd	r24, Y+5	; 0x05
    28c2:	9e 81       	ldd	r25, Y+6	; 0x06
    28c4:	8f 57       	subi	r24, 0x7F	; 127
    28c6:	9f 4f       	sbci	r25, 0xFF	; 255
    28c8:	fc 01       	movw	r30, r24
    28ca:	80 81       	ld	r24, Z
    28cc:	91 81       	ldd	r25, Z+1	; 0x01
    28ce:	9c 01       	movw	r18, r24
    28d0:	20 5f       	subi	r18, 0xF0	; 240
    28d2:	3f 4f       	sbci	r19, 0xFF	; 255
    28d4:	8d 81       	ldd	r24, Y+5	; 0x05
    28d6:	9e 81       	ldd	r25, Y+6	; 0x06
    28d8:	8f 57       	subi	r24, 0x7F	; 127
    28da:	9f 4f       	sbci	r25, 0xFF	; 255
    28dc:	fc 01       	movw	r30, r24
    28de:	31 83       	std	Z+1, r19	; 0x01
    28e0:	20 83       	st	Z, r18

	nwkFrameCommandInit(ack);
    28e2:	89 81       	ldd	r24, Y+1	; 0x01
    28e4:	9a 81       	ldd	r25, Y+2	; 0x02
    28e6:	0e 94 43 12 	call	0x2486	; 0x2486 <nwkFrameCommandInit>

	ack->size += sizeof(NwkCommandAck_t);
    28ea:	89 81       	ldd	r24, Y+1	; 0x01
    28ec:	9a 81       	ldd	r25, Y+2	; 0x02
    28ee:	fc 01       	movw	r30, r24
    28f0:	81 81       	ldd	r24, Z+1	; 0x01
    28f2:	23 e0       	ldi	r18, 0x03	; 3
    28f4:	28 0f       	add	r18, r24
    28f6:	89 81       	ldd	r24, Y+1	; 0x01
    28f8:	9a 81       	ldd	r25, Y+2	; 0x02
    28fa:	fc 01       	movw	r30, r24
    28fc:	21 83       	std	Z+1, r18	; 0x01
	ack->tx.confirm = NULL;
    28fe:	89 81       	ldd	r24, Y+1	; 0x01
    2900:	9a 81       	ldd	r25, Y+2	; 0x02
    2902:	89 57       	subi	r24, 0x79	; 121
    2904:	9f 4f       	sbci	r25, 0xFF	; 255
    2906:	fc 01       	movw	r30, r24
    2908:	11 82       	std	Z+1, r1	; 0x01
    290a:	10 82       	st	Z, r1

	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    290c:	8d 81       	ldd	r24, Y+5	; 0x05
    290e:	9e 81       	ldd	r25, Y+6	; 0x06
    2910:	fc 01       	movw	r30, r24
    2912:	83 85       	ldd	r24, Z+11	; 0x0b
    2914:	81 fb       	bst	r24, 1
    2916:	22 27       	eor	r18, r18
    2918:	20 f9       	bld	r18, 0
    291a:	89 81       	ldd	r24, Y+1	; 0x01
    291c:	9a 81       	ldd	r25, Y+2	; 0x02
    291e:	21 70       	andi	r18, 0x01	; 1
    2920:	22 0f       	add	r18, r18
    2922:	fc 01       	movw	r30, r24
    2924:	33 85       	ldd	r19, Z+11	; 0x0b
    2926:	3d 7f       	andi	r19, 0xFD	; 253
    2928:	23 2b       	or	r18, r19
    292a:	fc 01       	movw	r30, r24
    292c:	23 87       	std	Z+11, r18	; 0x0b
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    292e:	8d 81       	ldd	r24, Y+5	; 0x05
    2930:	9e 81       	ldd	r25, Y+6	; 0x06
    2932:	fc 01       	movw	r30, r24
    2934:	25 85       	ldd	r18, Z+13	; 0x0d
    2936:	36 85       	ldd	r19, Z+14	; 0x0e
    2938:	89 81       	ldd	r24, Y+1	; 0x01
    293a:	9a 81       	ldd	r25, Y+2	; 0x02
    293c:	fc 01       	movw	r30, r24
    293e:	30 8b       	std	Z+16, r19	; 0x10
    2940:	27 87       	std	Z+15, r18	; 0x0f

	command = (NwkCommandAck_t *)ack->payload;
    2942:	89 81       	ldd	r24, Y+1	; 0x01
    2944:	9a 81       	ldd	r25, Y+2	; 0x02
    2946:	8f 57       	subi	r24, 0x7F	; 127
    2948:	9f 4f       	sbci	r25, 0xFF	; 255
    294a:	fc 01       	movw	r30, r24
    294c:	80 81       	ld	r24, Z
    294e:	91 81       	ldd	r25, Z+1	; 0x01
    2950:	9c 83       	std	Y+4, r25	; 0x04
    2952:	8b 83       	std	Y+3, r24	; 0x03
	command->id = NWK_COMMAND_ACK;
    2954:	8b 81       	ldd	r24, Y+3	; 0x03
    2956:	9c 81       	ldd	r25, Y+4	; 0x04
    2958:	fc 01       	movw	r30, r24
    295a:	10 82       	st	Z, r1
	command->control = nwkRxAckControl;
    295c:	20 91 43 1a 	lds	r18, 0x1A43	; 0x801a43 <nwkRxAckControl>
    2960:	8b 81       	ldd	r24, Y+3	; 0x03
    2962:	9c 81       	ldd	r25, Y+4	; 0x04
    2964:	fc 01       	movw	r30, r24
    2966:	22 83       	std	Z+2, r18	; 0x02
	command->seq = frame->header.nwkSeq;
    2968:	8d 81       	ldd	r24, Y+5	; 0x05
    296a:	9e 81       	ldd	r25, Y+6	; 0x06
    296c:	fc 01       	movw	r30, r24
    296e:	24 85       	ldd	r18, Z+12	; 0x0c
    2970:	8b 81       	ldd	r24, Y+3	; 0x03
    2972:	9c 81       	ldd	r25, Y+4	; 0x04
    2974:	fc 01       	movw	r30, r24
    2976:	21 83       	std	Z+1, r18	; 0x01

	nwkTxFrame(ack);
    2978:	89 81       	ldd	r24, Y+1	; 0x01
    297a:	9a 81       	ldd	r25, Y+2	; 0x02
    297c:	0e 94 f1 19 	call	0x33e2	; 0x33e2 <nwkTxFrame>
    2980:	01 c0       	rjmp	.+2      	; 0x2984 <nwkRxSendAck+0xfc>
{
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
		return;
    2982:	00 00       	nop
	command->id = NWK_COMMAND_ACK;
	command->control = nwkRxAckControl;
	command->seq = frame->header.nwkSeq;

	nwkTxFrame(ack);
}
    2984:	26 96       	adiw	r28, 0x06	; 6
    2986:	0f b6       	in	r0, 0x3f	; 63
    2988:	f8 94       	cli
    298a:	de bf       	out	0x3e, r29	; 62
    298c:	0f be       	out	0x3f, r0	; 63
    298e:	cd bf       	out	0x3d, r28	; 61
    2990:	df 91       	pop	r29
    2992:	cf 91       	pop	r28
    2994:	08 95       	ret

00002996 <NWK_SetAckControl>:

/*************************************************************************//**
*****************************************************************************/
void NWK_SetAckControl(uint8_t control)
{
    2996:	cf 93       	push	r28
    2998:	df 93       	push	r29
    299a:	1f 92       	push	r1
    299c:	cd b7       	in	r28, 0x3d	; 61
    299e:	de b7       	in	r29, 0x3e	; 62
    29a0:	89 83       	std	Y+1, r24	; 0x01
	nwkRxAckControl = control;
    29a2:	89 81       	ldd	r24, Y+1	; 0x01
    29a4:	80 93 43 1a 	sts	0x1A43, r24	; 0x801a43 <nwkRxAckControl>
}
    29a8:	00 00       	nop
    29aa:	0f 90       	pop	r0
    29ac:	df 91       	pop	r29
    29ae:	cf 91       	pop	r28
    29b0:	08 95       	ret

000029b2 <nwkRxDuplicateRejectionTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
    29b2:	cf 93       	push	r28
    29b4:	df 93       	push	r29
    29b6:	00 d0       	rcall	.+0      	; 0x29b8 <nwkRxDuplicateRejectionTimerHandler+0x6>
    29b8:	00 d0       	rcall	.+0      	; 0x29ba <nwkRxDuplicateRejectionTimerHandler+0x8>
    29ba:	cd b7       	in	r28, 0x3d	; 61
    29bc:	de b7       	in	r29, 0x3e	; 62
    29be:	9c 83       	std	Y+4, r25	; 0x04
    29c0:	8b 83       	std	Y+3, r24	; 0x03
	bool restart = false;
    29c2:	19 82       	std	Y+1, r1	; 0x01

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    29c4:	1a 82       	std	Y+2, r1	; 0x02
    29c6:	30 c0       	rjmp	.+96     	; 0x2a28 <nwkRxDuplicateRejectionTimerHandler+0x76>
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    29c8:	8a 81       	ldd	r24, Y+2	; 0x02
    29ca:	28 2f       	mov	r18, r24
    29cc:	30 e0       	ldi	r19, 0x00	; 0
    29ce:	c9 01       	movw	r24, r18
    29d0:	88 0f       	add	r24, r24
    29d2:	99 1f       	adc	r25, r25
    29d4:	88 0f       	add	r24, r24
    29d6:	99 1f       	adc	r25, r25
    29d8:	82 0f       	add	r24, r18
    29da:	93 1f       	adc	r25, r19
    29dc:	83 5b       	subi	r24, 0xB3	; 179
    29de:	96 4e       	sbci	r25, 0xE6	; 230
    29e0:	fc 01       	movw	r30, r24
    29e2:	80 81       	ld	r24, Z
    29e4:	88 23       	and	r24, r24
    29e6:	e9 f0       	breq	.+58     	; 0x2a22 <nwkRxDuplicateRejectionTimerHandler+0x70>
			nwkRxDuplicateRejectionTable[i].ttl--;
    29e8:	8a 81       	ldd	r24, Y+2	; 0x02
    29ea:	28 2f       	mov	r18, r24
    29ec:	30 e0       	ldi	r19, 0x00	; 0
    29ee:	c9 01       	movw	r24, r18
    29f0:	88 0f       	add	r24, r24
    29f2:	99 1f       	adc	r25, r25
    29f4:	88 0f       	add	r24, r24
    29f6:	99 1f       	adc	r25, r25
    29f8:	82 0f       	add	r24, r18
    29fa:	93 1f       	adc	r25, r19
    29fc:	83 5b       	subi	r24, 0xB3	; 179
    29fe:	96 4e       	sbci	r25, 0xE6	; 230
    2a00:	fc 01       	movw	r30, r24
    2a02:	80 81       	ld	r24, Z
    2a04:	4f ef       	ldi	r20, 0xFF	; 255
    2a06:	48 0f       	add	r20, r24
    2a08:	c9 01       	movw	r24, r18
    2a0a:	88 0f       	add	r24, r24
    2a0c:	99 1f       	adc	r25, r25
    2a0e:	88 0f       	add	r24, r24
    2a10:	99 1f       	adc	r25, r25
    2a12:	82 0f       	add	r24, r18
    2a14:	93 1f       	adc	r25, r19
    2a16:	83 5b       	subi	r24, 0xB3	; 179
    2a18:	96 4e       	sbci	r25, 0xE6	; 230
    2a1a:	fc 01       	movw	r30, r24
    2a1c:	40 83       	st	Z, r20
			restart = true;
    2a1e:	81 e0       	ldi	r24, 0x01	; 1
    2a20:	89 83       	std	Y+1, r24	; 0x01
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2a22:	8a 81       	ldd	r24, Y+2	; 0x02
    2a24:	8f 5f       	subi	r24, 0xFF	; 255
    2a26:	8a 83       	std	Y+2, r24	; 0x02
    2a28:	8a 81       	ldd	r24, Y+2	; 0x02
    2a2a:	82 33       	cpi	r24, 0x32	; 50
    2a2c:	68 f2       	brcs	.-102    	; 0x29c8 <nwkRxDuplicateRejectionTimerHandler+0x16>
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
		}
	}

	if (restart) {
    2a2e:	89 81       	ldd	r24, Y+1	; 0x01
    2a30:	88 23       	and	r24, r24
    2a32:	21 f0       	breq	.+8      	; 0x2a3c <nwkRxDuplicateRejectionTimerHandler+0x8a>
		SYS_TimerStart(timer);
    2a34:	8b 81       	ldd	r24, Y+3	; 0x03
    2a36:	9c 81       	ldd	r25, Y+4	; 0x04
    2a38:	0e 94 67 21 	call	0x42ce	; 0x42ce <SYS_TimerStart>
	}
}
    2a3c:	00 00       	nop
    2a3e:	0f 90       	pop	r0
    2a40:	0f 90       	pop	r0
    2a42:	0f 90       	pop	r0
    2a44:	0f 90       	pop	r0
    2a46:	df 91       	pop	r29
    2a48:	cf 91       	pop	r28
    2a4a:	08 95       	ret

00002a4c <nwkRxRejectDuplicate>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
    2a4c:	cf 93       	push	r28
    2a4e:	df 93       	push	r29
    2a50:	cd b7       	in	r28, 0x3d	; 61
    2a52:	de b7       	in	r29, 0x3e	; 62
    2a54:	29 97       	sbiw	r28, 0x09	; 9
    2a56:	0f b6       	in	r0, 0x3f	; 63
    2a58:	f8 94       	cli
    2a5a:	de bf       	out	0x3e, r29	; 62
    2a5c:	0f be       	out	0x3f, r0	; 63
    2a5e:	cd bf       	out	0x3d, r28	; 61
    2a60:	99 87       	std	Y+9, r25	; 0x09
    2a62:	88 87       	std	Y+8, r24	; 0x08
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    2a64:	1a 82       	std	Y+2, r1	; 0x02
    2a66:	19 82       	std	Y+1, r1	; 0x01

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2a68:	1b 82       	std	Y+3, r1	; 0x03
    2a6a:	90 c0       	rjmp	.+288    	; 0x2b8c <nwkRxRejectDuplicate+0x140>
		entry = &nwkRxDuplicateRejectionTable[i];
    2a6c:	8b 81       	ldd	r24, Y+3	; 0x03
    2a6e:	28 2f       	mov	r18, r24
    2a70:	30 e0       	ldi	r19, 0x00	; 0
    2a72:	c9 01       	movw	r24, r18
    2a74:	88 0f       	add	r24, r24
    2a76:	99 1f       	adc	r25, r25
    2a78:	88 0f       	add	r24, r24
    2a7a:	99 1f       	adc	r25, r25
    2a7c:	82 0f       	add	r24, r18
    2a7e:	93 1f       	adc	r25, r19
    2a80:	87 5b       	subi	r24, 0xB7	; 183
    2a82:	96 4e       	sbci	r25, 0xE6	; 230
    2a84:	9d 83       	std	Y+5, r25	; 0x05
    2a86:	8c 83       	std	Y+4, r24	; 0x04

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    2a88:	8c 81       	ldd	r24, Y+4	; 0x04
    2a8a:	9d 81       	ldd	r25, Y+5	; 0x05
    2a8c:	fc 01       	movw	r30, r24
    2a8e:	84 81       	ldd	r24, Z+4	; 0x04
    2a90:	88 23       	and	r24, r24
    2a92:	09 f4       	brne	.+2      	; 0x2a96 <nwkRxRejectDuplicate+0x4a>
    2a94:	6e c0       	rjmp	.+220    	; 0x2b72 <nwkRxRejectDuplicate+0x126>
    2a96:	88 85       	ldd	r24, Y+8	; 0x08
    2a98:	99 85       	ldd	r25, Y+9	; 0x09
    2a9a:	fc 01       	movw	r30, r24
    2a9c:	23 85       	ldd	r18, Z+11	; 0x0b
    2a9e:	34 85       	ldd	r19, Z+12	; 0x0c
    2aa0:	8c 81       	ldd	r24, Y+4	; 0x04
    2aa2:	9d 81       	ldd	r25, Y+5	; 0x05
    2aa4:	fc 01       	movw	r30, r24
    2aa6:	80 81       	ld	r24, Z
    2aa8:	91 81       	ldd	r25, Z+1	; 0x01
    2aaa:	28 17       	cp	r18, r24
    2aac:	39 07       	cpc	r19, r25
    2aae:	09 f0       	breq	.+2      	; 0x2ab2 <nwkRxRejectDuplicate+0x66>
    2ab0:	60 c0       	rjmp	.+192    	; 0x2b72 <nwkRxRejectDuplicate+0x126>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    2ab2:	8c 81       	ldd	r24, Y+4	; 0x04
    2ab4:	9d 81       	ldd	r25, Y+5	; 0x05
    2ab6:	fc 01       	movw	r30, r24
    2ab8:	22 81       	ldd	r18, Z+2	; 0x02
    2aba:	88 85       	ldd	r24, Y+8	; 0x08
    2abc:	99 85       	ldd	r25, Y+9	; 0x09
    2abe:	fc 01       	movw	r30, r24
    2ac0:	82 85       	ldd	r24, Z+10	; 0x0a
    2ac2:	f2 2f       	mov	r31, r18
    2ac4:	f8 1b       	sub	r31, r24
    2ac6:	8f 2f       	mov	r24, r31
    2ac8:	8e 83       	std	Y+6, r24	; 0x06

			if (diff < 8) {
    2aca:	8e 81       	ldd	r24, Y+6	; 0x06
    2acc:	88 30       	cpi	r24, 0x08	; 8
    2ace:	58 f5       	brcc	.+86     	; 0x2b26 <nwkRxRejectDuplicate+0xda>
				if (entry->mask & (1 << diff)) {
    2ad0:	8c 81       	ldd	r24, Y+4	; 0x04
    2ad2:	9d 81       	ldd	r25, Y+5	; 0x05
    2ad4:	fc 01       	movw	r30, r24
    2ad6:	83 81       	ldd	r24, Z+3	; 0x03
    2ad8:	88 2f       	mov	r24, r24
    2ada:	90 e0       	ldi	r25, 0x00	; 0
    2adc:	2e 81       	ldd	r18, Y+6	; 0x06
    2ade:	22 2f       	mov	r18, r18
    2ae0:	30 e0       	ldi	r19, 0x00	; 0
    2ae2:	02 c0       	rjmp	.+4      	; 0x2ae8 <nwkRxRejectDuplicate+0x9c>
    2ae4:	95 95       	asr	r25
    2ae6:	87 95       	ror	r24
    2ae8:	2a 95       	dec	r18
    2aea:	e2 f7       	brpl	.-8      	; 0x2ae4 <nwkRxRejectDuplicate+0x98>
    2aec:	81 70       	andi	r24, 0x01	; 1
    2aee:	99 27       	eor	r25, r25
    2af0:	89 2b       	or	r24, r25
    2af2:	11 f0       	breq	.+4      	; 0x2af8 <nwkRxRejectDuplicate+0xac>
								header->nwkDstAddr,
								header->nwkFcf.multicast);
					}

	#endif
					return true;
    2af4:	81 e0       	ldi	r24, 0x01	; 1
    2af6:	75 c0       	rjmp	.+234    	; 0x2be2 <nwkRxRejectDuplicate+0x196>
				}

				entry->mask |= (1 << diff);
    2af8:	8c 81       	ldd	r24, Y+4	; 0x04
    2afa:	9d 81       	ldd	r25, Y+5	; 0x05
    2afc:	fc 01       	movw	r30, r24
    2afe:	83 81       	ldd	r24, Z+3	; 0x03
    2b00:	48 2f       	mov	r20, r24
    2b02:	8e 81       	ldd	r24, Y+6	; 0x06
    2b04:	28 2f       	mov	r18, r24
    2b06:	30 e0       	ldi	r19, 0x00	; 0
    2b08:	81 e0       	ldi	r24, 0x01	; 1
    2b0a:	90 e0       	ldi	r25, 0x00	; 0
    2b0c:	02 c0       	rjmp	.+4      	; 0x2b12 <nwkRxRejectDuplicate+0xc6>
    2b0e:	88 0f       	add	r24, r24
    2b10:	99 1f       	adc	r25, r25
    2b12:	2a 95       	dec	r18
    2b14:	e2 f7       	brpl	.-8      	; 0x2b0e <nwkRxRejectDuplicate+0xc2>
    2b16:	84 2b       	or	r24, r20
    2b18:	28 2f       	mov	r18, r24
    2b1a:	8c 81       	ldd	r24, Y+4	; 0x04
    2b1c:	9d 81       	ldd	r25, Y+5	; 0x05
    2b1e:	fc 01       	movw	r30, r24
    2b20:	23 83       	std	Z+3, r18	; 0x03
				return false;
    2b22:	80 e0       	ldi	r24, 0x00	; 0
    2b24:	5e c0       	rjmp	.+188    	; 0x2be2 <nwkRxRejectDuplicate+0x196>
			} else {
				uint8_t shift = -(int8_t)diff;
    2b26:	8e 81       	ldd	r24, Y+6	; 0x06
    2b28:	81 95       	neg	r24
    2b2a:	8f 83       	std	Y+7, r24	; 0x07

				entry->seq = header->nwkSeq;
    2b2c:	88 85       	ldd	r24, Y+8	; 0x08
    2b2e:	99 85       	ldd	r25, Y+9	; 0x09
    2b30:	fc 01       	movw	r30, r24
    2b32:	22 85       	ldd	r18, Z+10	; 0x0a
    2b34:	8c 81       	ldd	r24, Y+4	; 0x04
    2b36:	9d 81       	ldd	r25, Y+5	; 0x05
    2b38:	fc 01       	movw	r30, r24
    2b3a:	22 83       	std	Z+2, r18	; 0x02
				entry->mask = (entry->mask << shift) | 1;
    2b3c:	8c 81       	ldd	r24, Y+4	; 0x04
    2b3e:	9d 81       	ldd	r25, Y+5	; 0x05
    2b40:	fc 01       	movw	r30, r24
    2b42:	83 81       	ldd	r24, Z+3	; 0x03
    2b44:	88 2f       	mov	r24, r24
    2b46:	90 e0       	ldi	r25, 0x00	; 0
    2b48:	2f 81       	ldd	r18, Y+7	; 0x07
    2b4a:	22 2f       	mov	r18, r18
    2b4c:	30 e0       	ldi	r19, 0x00	; 0
    2b4e:	02 c0       	rjmp	.+4      	; 0x2b54 <nwkRxRejectDuplicate+0x108>
    2b50:	88 0f       	add	r24, r24
    2b52:	99 1f       	adc	r25, r25
    2b54:	2a 95       	dec	r18
    2b56:	e2 f7       	brpl	.-8      	; 0x2b50 <nwkRxRejectDuplicate+0x104>
    2b58:	81 60       	ori	r24, 0x01	; 1
    2b5a:	28 2f       	mov	r18, r24
    2b5c:	8c 81       	ldd	r24, Y+4	; 0x04
    2b5e:	9d 81       	ldd	r25, Y+5	; 0x05
    2b60:	fc 01       	movw	r30, r24
    2b62:	23 83       	std	Z+3, r18	; 0x03
				entry->ttl = DUPLICATE_REJECTION_TTL;
    2b64:	8c 81       	ldd	r24, Y+4	; 0x04
    2b66:	9d 81       	ldd	r25, Y+5	; 0x05
    2b68:	25 e1       	ldi	r18, 0x15	; 21
    2b6a:	fc 01       	movw	r30, r24
    2b6c:	24 83       	std	Z+4, r18	; 0x04
				return false;
    2b6e:	80 e0       	ldi	r24, 0x00	; 0
    2b70:	38 c0       	rjmp	.+112    	; 0x2be2 <nwkRxRejectDuplicate+0x196>
			}
		}

		if (0 == entry->ttl) {
    2b72:	8c 81       	ldd	r24, Y+4	; 0x04
    2b74:	9d 81       	ldd	r25, Y+5	; 0x05
    2b76:	fc 01       	movw	r30, r24
    2b78:	84 81       	ldd	r24, Z+4	; 0x04
    2b7a:	88 23       	and	r24, r24
    2b7c:	21 f4       	brne	.+8      	; 0x2b86 <nwkRxRejectDuplicate+0x13a>
			freeEntry = entry;
    2b7e:	8c 81       	ldd	r24, Y+4	; 0x04
    2b80:	9d 81       	ldd	r25, Y+5	; 0x05
    2b82:	9a 83       	std	Y+2, r25	; 0x02
    2b84:	89 83       	std	Y+1, r24	; 0x01
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2b86:	8b 81       	ldd	r24, Y+3	; 0x03
    2b88:	8f 5f       	subi	r24, 0xFF	; 255
    2b8a:	8b 83       	std	Y+3, r24	; 0x03
    2b8c:	8b 81       	ldd	r24, Y+3	; 0x03
    2b8e:	82 33       	cpi	r24, 0x32	; 50
    2b90:	08 f4       	brcc	.+2      	; 0x2b94 <nwkRxRejectDuplicate+0x148>
    2b92:	6c cf       	rjmp	.-296    	; 0x2a6c <nwkRxRejectDuplicate+0x20>
		if (0 == entry->ttl) {
			freeEntry = entry;
		}
	}

	if (NULL == freeEntry) {
    2b94:	89 81       	ldd	r24, Y+1	; 0x01
    2b96:	9a 81       	ldd	r25, Y+2	; 0x02
    2b98:	89 2b       	or	r24, r25
    2b9a:	11 f4       	brne	.+4      	; 0x2ba0 <nwkRxRejectDuplicate+0x154>
		return true;
    2b9c:	81 e0       	ldi	r24, 0x01	; 1
    2b9e:	21 c0       	rjmp	.+66     	; 0x2be2 <nwkRxRejectDuplicate+0x196>
	}

	freeEntry->src = header->nwkSrcAddr;
    2ba0:	88 85       	ldd	r24, Y+8	; 0x08
    2ba2:	99 85       	ldd	r25, Y+9	; 0x09
    2ba4:	fc 01       	movw	r30, r24
    2ba6:	23 85       	ldd	r18, Z+11	; 0x0b
    2ba8:	34 85       	ldd	r19, Z+12	; 0x0c
    2baa:	89 81       	ldd	r24, Y+1	; 0x01
    2bac:	9a 81       	ldd	r25, Y+2	; 0x02
    2bae:	fc 01       	movw	r30, r24
    2bb0:	31 83       	std	Z+1, r19	; 0x01
    2bb2:	20 83       	st	Z, r18
	freeEntry->seq = header->nwkSeq;
    2bb4:	88 85       	ldd	r24, Y+8	; 0x08
    2bb6:	99 85       	ldd	r25, Y+9	; 0x09
    2bb8:	fc 01       	movw	r30, r24
    2bba:	22 85       	ldd	r18, Z+10	; 0x0a
    2bbc:	89 81       	ldd	r24, Y+1	; 0x01
    2bbe:	9a 81       	ldd	r25, Y+2	; 0x02
    2bc0:	fc 01       	movw	r30, r24
    2bc2:	22 83       	std	Z+2, r18	; 0x02
	freeEntry->mask = 1;
    2bc4:	89 81       	ldd	r24, Y+1	; 0x01
    2bc6:	9a 81       	ldd	r25, Y+2	; 0x02
    2bc8:	21 e0       	ldi	r18, 0x01	; 1
    2bca:	fc 01       	movw	r30, r24
    2bcc:	23 83       	std	Z+3, r18	; 0x03
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    2bce:	89 81       	ldd	r24, Y+1	; 0x01
    2bd0:	9a 81       	ldd	r25, Y+2	; 0x02
    2bd2:	25 e1       	ldi	r18, 0x15	; 21
    2bd4:	fc 01       	movw	r30, r24
    2bd6:	24 83       	std	Z+4, r18	; 0x04

	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    2bd8:	84 e4       	ldi	r24, 0x44	; 68
    2bda:	9a e1       	ldi	r25, 0x1A	; 26
    2bdc:	0e 94 67 21 	call	0x42ce	; 0x42ce <SYS_TimerStart>

	return false;
    2be0:	80 e0       	ldi	r24, 0x00	; 0
}
    2be2:	29 96       	adiw	r28, 0x09	; 9
    2be4:	0f b6       	in	r0, 0x3f	; 63
    2be6:	f8 94       	cli
    2be8:	de bf       	out	0x3e, r29	; 62
    2bea:	0f be       	out	0x3f, r0	; 63
    2bec:	cd bf       	out	0x3d, r28	; 61
    2bee:	df 91       	pop	r29
    2bf0:	cf 91       	pop	r28
    2bf2:	08 95       	ret

00002bf4 <nwkRxSeriveDataInd>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    2bf4:	cf 93       	push	r28
    2bf6:	df 93       	push	r29
    2bf8:	00 d0       	rcall	.+0      	; 0x2bfa <nwkRxSeriveDataInd+0x6>
    2bfa:	cd b7       	in	r28, 0x3d	; 61
    2bfc:	de b7       	in	r29, 0x3e	; 62
    2bfe:	9a 83       	std	Y+2, r25	; 0x02
    2c00:	89 83       	std	Y+1, r24	; 0x01
		return false;
	}

#endif

	if (ind->size < 1) {
    2c02:	89 81       	ldd	r24, Y+1	; 0x01
    2c04:	9a 81       	ldd	r25, Y+2	; 0x02
    2c06:	fc 01       	movw	r30, r24
    2c08:	81 85       	ldd	r24, Z+9	; 0x09
    2c0a:	88 23       	and	r24, r24
    2c0c:	11 f4       	brne	.+4      	; 0x2c12 <nwkRxSeriveDataInd+0x1e>
		return false;
    2c0e:	80 e0       	ldi	r24, 0x00	; 0
    2c10:	11 c0       	rjmp	.+34     	; 0x2c34 <nwkRxSeriveDataInd+0x40>
	}

	switch (ind->data[0]) {
    2c12:	89 81       	ldd	r24, Y+1	; 0x01
    2c14:	9a 81       	ldd	r25, Y+2	; 0x02
    2c16:	fc 01       	movw	r30, r24
    2c18:	87 81       	ldd	r24, Z+7	; 0x07
    2c1a:	90 85       	ldd	r25, Z+8	; 0x08
    2c1c:	fc 01       	movw	r30, r24
    2c1e:	80 81       	ld	r24, Z
    2c20:	88 2f       	mov	r24, r24
    2c22:	90 e0       	ldi	r25, 0x00	; 0
    2c24:	89 2b       	or	r24, r25
    2c26:	29 f4       	brne	.+10     	; 0x2c32 <nwkRxSeriveDataInd+0x3e>
	case NWK_COMMAND_ACK:
		return nwkTxAckReceived(ind);
    2c28:	89 81       	ldd	r24, Y+1	; 0x01
    2c2a:	9a 81       	ldd	r25, Y+2	; 0x02
    2c2c:	0e 94 17 1b 	call	0x362e	; 0x362e <nwkTxAckReceived>
    2c30:	01 c0       	rjmp	.+2      	; 0x2c34 <nwkRxSeriveDataInd+0x40>
		return nwkRouteDiscoveryReplyReceived(ind);

#endif

	default:
		return false;
    2c32:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    2c34:	0f 90       	pop	r0
    2c36:	0f 90       	pop	r0
    2c38:	df 91       	pop	r29
    2c3a:	cf 91       	pop	r28
    2c3c:	08 95       	ret

00002c3e <nwkRxHandleReceivedFrame>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
    2c3e:	cf 93       	push	r28
    2c40:	df 93       	push	r29
    2c42:	cd b7       	in	r28, 0x3d	; 61
    2c44:	de b7       	in	r29, 0x3e	; 62
    2c46:	28 97       	sbiw	r28, 0x08	; 8
    2c48:	0f b6       	in	r0, 0x3f	; 63
    2c4a:	f8 94       	cli
    2c4c:	de bf       	out	0x3e, r29	; 62
    2c4e:	0f be       	out	0x3f, r0	; 63
    2c50:	cd bf       	out	0x3d, r28	; 61
    2c52:	98 87       	std	Y+8, r25	; 0x08
    2c54:	8f 83       	std	Y+7, r24	; 0x07
	NwkFrameHeader_t *header = &frame->header;
    2c56:	8f 81       	ldd	r24, Y+7	; 0x07
    2c58:	98 85       	ldd	r25, Y+8	; 0x08
    2c5a:	02 96       	adiw	r24, 0x02	; 2
    2c5c:	9b 83       	std	Y+3, r25	; 0x03
    2c5e:	8a 83       	std	Y+2, r24	; 0x02

	frame->state = NWK_RX_STATE_FINISH;
    2c60:	8f 81       	ldd	r24, Y+7	; 0x07
    2c62:	98 85       	ldd	r25, Y+8	; 0x08
    2c64:	24 e2       	ldi	r18, 0x24	; 36
    2c66:	fc 01       	movw	r30, r24
    2c68:	20 83       	st	Z, r18

#ifndef NWK_ENABLE_SECURITY
	if (header->nwkFcf.security) {
    2c6a:	8a 81       	ldd	r24, Y+2	; 0x02
    2c6c:	9b 81       	ldd	r25, Y+3	; 0x03
    2c6e:	fc 01       	movw	r30, r24
    2c70:	81 85       	ldd	r24, Z+9	; 0x09
    2c72:	82 70       	andi	r24, 0x02	; 2
    2c74:	88 23       	and	r24, r24
    2c76:	09 f0       	breq	.+2      	; 0x2c7a <nwkRxHandleReceivedFrame+0x3c>
    2c78:	3b c1       	rjmp	.+630    	; 0x2ef0 <nwkRxHandleReceivedFrame+0x2b2>
	}

#endif

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
    2c7a:	8a 81       	ldd	r24, Y+2	; 0x02
    2c7c:	9b 81       	ldd	r25, Y+3	; 0x03
    2c7e:	fc 01       	movw	r30, r24
    2c80:	81 85       	ldd	r24, Z+9	; 0x09
    2c82:	88 70       	andi	r24, 0x08	; 8
    2c84:	88 23       	and	r24, r24
    2c86:	41 f0       	breq	.+16     	; 0x2c98 <nwkRxHandleReceivedFrame+0x5a>
    2c88:	8a 81       	ldd	r24, Y+2	; 0x02
    2c8a:	9b 81       	ldd	r25, Y+3	; 0x03
    2c8c:	fc 01       	movw	r30, r24
    2c8e:	81 85       	ldd	r24, Z+9	; 0x09
    2c90:	81 70       	andi	r24, 0x01	; 1
    2c92:	88 23       	and	r24, r24
    2c94:	09 f0       	breq	.+2      	; 0x2c98 <nwkRxHandleReceivedFrame+0x5a>
    2c96:	2e c1       	rjmp	.+604    	; 0x2ef4 <nwkRxHandleReceivedFrame+0x2b6>
		return;
	}

#endif

	if (NWK_BROADCAST_PANID == header->macDstPanId)
    2c98:	8a 81       	ldd	r24, Y+2	; 0x02
    2c9a:	9b 81       	ldd	r25, Y+3	; 0x03
    2c9c:	fc 01       	movw	r30, r24
    2c9e:	83 81       	ldd	r24, Z+3	; 0x03
    2ca0:	94 81       	ldd	r25, Z+4	; 0x04
    2ca2:	01 96       	adiw	r24, 0x01	; 1
    2ca4:	d1 f4       	brne	.+52     	; 0x2cda <nwkRxHandleReceivedFrame+0x9c>
	{
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR == header->nwkDstAddr)
    2ca6:	20 91 e8 1c 	lds	r18, 0x1CE8	; 0x801ce8 <nwkIb>
    2caa:	30 91 e9 1c 	lds	r19, 0x1CE9	; 0x801ce9 <nwkIb+0x1>
    2cae:	8a 81       	ldd	r24, Y+2	; 0x02
    2cb0:	9b 81       	ldd	r25, Y+3	; 0x03
    2cb2:	fc 01       	movw	r30, r24
    2cb4:	85 85       	ldd	r24, Z+13	; 0x0d
    2cb6:	96 85       	ldd	r25, Z+14	; 0x0e
    2cb8:	28 17       	cp	r18, r24
    2cba:	39 07       	cpc	r19, r25
    2cbc:	41 f0       	breq	.+16     	; 0x2cce <nwkRxHandleReceivedFrame+0x90>
    2cbe:	8a 81       	ldd	r24, Y+2	; 0x02
    2cc0:	9b 81       	ldd	r25, Y+3	; 0x03
    2cc2:	fc 01       	movw	r30, r24
    2cc4:	85 85       	ldd	r24, Z+13	; 0x0d
    2cc6:	96 85       	ldd	r25, Z+14	; 0x0e
    2cc8:	01 96       	adiw	r24, 0x01	; 1
    2cca:	09 f0       	breq	.+2      	; 0x2cce <nwkRxHandleReceivedFrame+0x90>
    2ccc:	15 c1       	rjmp	.+554    	; 0x2ef8 <nwkRxHandleReceivedFrame+0x2ba>
			{
				frame->state = NWK_RX_STATE_DECRYPT;
			}
			else
#endif
			frame->state = NWK_RX_STATE_INDICATE;
    2cce:	8f 81       	ldd	r24, Y+7	; 0x07
    2cd0:	98 85       	ldd	r25, Y+8	; 0x08
    2cd2:	22 e2       	ldi	r18, 0x22	; 34
    2cd4:	fc 01       	movw	r30, r24
    2cd6:	20 83       	st	Z, r18
		}

		return;
    2cd8:	0f c1       	rjmp	.+542    	; 0x2ef8 <nwkRxHandleReceivedFrame+0x2ba>
		return;
	}

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr && header->nwkFcf.ackRequest)
    2cda:	8a 81       	ldd	r24, Y+2	; 0x02
    2cdc:	9b 81       	ldd	r25, Y+3	; 0x03
    2cde:	fc 01       	movw	r30, r24
    2ce0:	85 85       	ldd	r24, Z+13	; 0x0d
    2ce2:	96 85       	ldd	r25, Z+14	; 0x0e
    2ce4:	01 96       	adiw	r24, 0x01	; 1
    2ce6:	41 f4       	brne	.+16     	; 0x2cf8 <nwkRxHandleReceivedFrame+0xba>
    2ce8:	8a 81       	ldd	r24, Y+2	; 0x02
    2cea:	9b 81       	ldd	r25, Y+3	; 0x03
    2cec:	fc 01       	movw	r30, r24
    2cee:	81 85       	ldd	r24, Z+9	; 0x09
    2cf0:	81 70       	andi	r24, 0x01	; 1
    2cf2:	88 23       	and	r24, r24
    2cf4:	09 f0       	breq	.+2      	; 0x2cf8 <nwkRxHandleReceivedFrame+0xba>
    2cf6:	02 c1       	rjmp	.+516    	; 0x2efc <nwkRxHandleReceivedFrame+0x2be>
	{
		return;
	}

	if (nwkIb.addr == header->nwkSrcAddr)
    2cf8:	20 91 e8 1c 	lds	r18, 0x1CE8	; 0x801ce8 <nwkIb>
    2cfc:	30 91 e9 1c 	lds	r19, 0x1CE9	; 0x801ce9 <nwkIb+0x1>
    2d00:	8a 81       	ldd	r24, Y+2	; 0x02
    2d02:	9b 81       	ldd	r25, Y+3	; 0x03
    2d04:	fc 01       	movw	r30, r24
    2d06:	83 85       	ldd	r24, Z+11	; 0x0b
    2d08:	94 85       	ldd	r25, Z+12	; 0x0c
    2d0a:	28 17       	cp	r18, r24
    2d0c:	39 07       	cpc	r19, r25
    2d0e:	09 f4       	brne	.+2      	; 0x2d12 <nwkRxHandleReceivedFrame+0xd4>
    2d10:	f7 c0       	rjmp	.+494    	; 0x2f00 <nwkRxHandleReceivedFrame+0x2c2>

#ifdef NWK_ENABLE_ROUTING
	nwkRouteFrameReceived(frame);
#endif

	if (nwkRxRejectDuplicate(header))
    2d12:	8a 81       	ldd	r24, Y+2	; 0x02
    2d14:	9b 81       	ldd	r25, Y+3	; 0x03
    2d16:	0e 94 26 15 	call	0x2a4c	; 0x2a4c <nwkRxRejectDuplicate>
    2d1a:	88 23       	and	r24, r24
    2d1c:	09 f0       	breq	.+2      	; 0x2d20 <nwkRxHandleReceivedFrame+0xe2>
    2d1e:	f2 c0       	rjmp	.+484    	; 0x2f04 <nwkRxHandleReceivedFrame+0x2c6>
	{
		return;
	}

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast) {
    2d20:	8a 81       	ldd	r24, Y+2	; 0x02
    2d22:	9b 81       	ldd	r25, Y+3	; 0x03
    2d24:	fc 01       	movw	r30, r24
    2d26:	81 85       	ldd	r24, Z+9	; 0x09
    2d28:	88 70       	andi	r24, 0x08	; 8
    2d2a:	88 23       	and	r24, r24
    2d2c:	09 f4       	brne	.+2      	; 0x2d30 <nwkRxHandleReceivedFrame+0xf2>
    2d2e:	a9 c0       	rjmp	.+338    	; 0x2e82 <nwkRxHandleReceivedFrame+0x244>
		NwkFrameMulticastHeader_t *mcHeader
    2d30:	8f 81       	ldd	r24, Y+7	; 0x07
    2d32:	98 85       	ldd	r25, Y+8	; 0x08
    2d34:	8f 57       	subi	r24, 0x7F	; 127
    2d36:	9f 4f       	sbci	r25, 0xFF	; 255
    2d38:	fc 01       	movw	r30, r24
    2d3a:	80 81       	ld	r24, Z
    2d3c:	91 81       	ldd	r25, Z+1	; 0x01
    2d3e:	9d 83       	std	Y+5, r25	; 0x05
    2d40:	8c 83       	std	Y+4, r24	; 0x04
			= (NwkFrameMulticastHeader_t *)frame->payload;
		bool member = NWK_GroupIsMember(header->nwkDstAddr);
    2d42:	8a 81       	ldd	r24, Y+2	; 0x02
    2d44:	9b 81       	ldd	r25, Y+3	; 0x03
    2d46:	fc 01       	movw	r30, r24
    2d48:	85 85       	ldd	r24, Z+13	; 0x0d
    2d4a:	96 85       	ldd	r25, Z+14	; 0x0e
    2d4c:	0e 94 ad 12 	call	0x255a	; 0x255a <NWK_GroupIsMember>
    2d50:	8e 83       	std	Y+6, r24	; 0x06
		bool broadcast = false;
    2d52:	19 82       	std	Y+1, r1	; 0x01

		if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    2d54:	8a 81       	ldd	r24, Y+2	; 0x02
    2d56:	9b 81       	ldd	r25, Y+3	; 0x03
    2d58:	fc 01       	movw	r30, r24
    2d5a:	85 81       	ldd	r24, Z+5	; 0x05
    2d5c:	96 81       	ldd	r25, Z+6	; 0x06
    2d5e:	01 96       	adiw	r24, 0x01	; 1
    2d60:	09 f0       	breq	.+2      	; 0x2d64 <nwkRxHandleReceivedFrame+0x126>
    2d62:	61 c0       	rjmp	.+194    	; 0x2e26 <nwkRxHandleReceivedFrame+0x1e8>
			if (member) {
    2d64:	8e 81       	ldd	r24, Y+6	; 0x06
    2d66:	88 23       	and	r24, r24
    2d68:	79 f1       	breq	.+94     	; 0x2dc8 <nwkRxHandleReceivedFrame+0x18a>
				broadcast = mcHeader->memberRadius > 0;
    2d6a:	8c 81       	ldd	r24, Y+4	; 0x04
    2d6c:	9d 81       	ldd	r25, Y+5	; 0x05
    2d6e:	fc 01       	movw	r30, r24
    2d70:	81 81       	ldd	r24, Z+1	; 0x01
    2d72:	8f 70       	andi	r24, 0x0F	; 15
    2d74:	88 2f       	mov	r24, r24
    2d76:	90 e0       	ldi	r25, 0x00	; 0
    2d78:	21 e0       	ldi	r18, 0x01	; 1
    2d7a:	18 16       	cp	r1, r24
    2d7c:	19 06       	cpc	r1, r25
    2d7e:	0c f0       	brlt	.+2      	; 0x2d82 <nwkRxHandleReceivedFrame+0x144>
    2d80:	20 e0       	ldi	r18, 0x00	; 0
    2d82:	29 83       	std	Y+1, r18	; 0x01
				mcHeader->memberRadius--;
    2d84:	8c 81       	ldd	r24, Y+4	; 0x04
    2d86:	9d 81       	ldd	r25, Y+5	; 0x05
    2d88:	fc 01       	movw	r30, r24
    2d8a:	81 81       	ldd	r24, Z+1	; 0x01
    2d8c:	8f 70       	andi	r24, 0x0F	; 15
    2d8e:	2f e0       	ldi	r18, 0x0F	; 15
    2d90:	28 0f       	add	r18, r24
    2d92:	2f 70       	andi	r18, 0x0F	; 15
    2d94:	8c 81       	ldd	r24, Y+4	; 0x04
    2d96:	9d 81       	ldd	r25, Y+5	; 0x05
    2d98:	2f 70       	andi	r18, 0x0F	; 15
    2d9a:	fc 01       	movw	r30, r24
    2d9c:	31 81       	ldd	r19, Z+1	; 0x01
    2d9e:	30 7f       	andi	r19, 0xF0	; 240
    2da0:	23 2b       	or	r18, r19
    2da2:	fc 01       	movw	r30, r24
    2da4:	21 83       	std	Z+1, r18	; 0x01
				mcHeader->nonMemberRadius
					= mcHeader->maxNonMemberRadius;
    2da6:	8c 81       	ldd	r24, Y+4	; 0x04
    2da8:	9d 81       	ldd	r25, Y+5	; 0x05
    2daa:	fc 01       	movw	r30, r24
    2dac:	80 81       	ld	r24, Z
    2dae:	28 2f       	mov	r18, r24
    2db0:	22 95       	swap	r18
    2db2:	2f 70       	andi	r18, 0x0F	; 15
    2db4:	8c 81       	ldd	r24, Y+4	; 0x04
    2db6:	9d 81       	ldd	r25, Y+5	; 0x05
    2db8:	2f 70       	andi	r18, 0x0F	; 15
    2dba:	fc 01       	movw	r30, r24
    2dbc:	30 81       	ld	r19, Z
    2dbe:	30 7f       	andi	r19, 0xF0	; 240
    2dc0:	23 2b       	or	r18, r19
    2dc2:	fc 01       	movw	r30, r24
    2dc4:	20 83       	st	Z, r18
    2dc6:	3b c0       	rjmp	.+118    	; 0x2e3e <nwkRxHandleReceivedFrame+0x200>
			} else {
				broadcast = mcHeader->nonMemberRadius > 0;
    2dc8:	8c 81       	ldd	r24, Y+4	; 0x04
    2dca:	9d 81       	ldd	r25, Y+5	; 0x05
    2dcc:	fc 01       	movw	r30, r24
    2dce:	80 81       	ld	r24, Z
    2dd0:	8f 70       	andi	r24, 0x0F	; 15
    2dd2:	88 2f       	mov	r24, r24
    2dd4:	90 e0       	ldi	r25, 0x00	; 0
    2dd6:	21 e0       	ldi	r18, 0x01	; 1
    2dd8:	18 16       	cp	r1, r24
    2dda:	19 06       	cpc	r1, r25
    2ddc:	0c f0       	brlt	.+2      	; 0x2de0 <nwkRxHandleReceivedFrame+0x1a2>
    2dde:	20 e0       	ldi	r18, 0x00	; 0
    2de0:	29 83       	std	Y+1, r18	; 0x01
				mcHeader->nonMemberRadius--;
    2de2:	8c 81       	ldd	r24, Y+4	; 0x04
    2de4:	9d 81       	ldd	r25, Y+5	; 0x05
    2de6:	fc 01       	movw	r30, r24
    2de8:	80 81       	ld	r24, Z
    2dea:	8f 70       	andi	r24, 0x0F	; 15
    2dec:	2f e0       	ldi	r18, 0x0F	; 15
    2dee:	28 0f       	add	r18, r24
    2df0:	2f 70       	andi	r18, 0x0F	; 15
    2df2:	8c 81       	ldd	r24, Y+4	; 0x04
    2df4:	9d 81       	ldd	r25, Y+5	; 0x05
    2df6:	2f 70       	andi	r18, 0x0F	; 15
    2df8:	fc 01       	movw	r30, r24
    2dfa:	30 81       	ld	r19, Z
    2dfc:	30 7f       	andi	r19, 0xF0	; 240
    2dfe:	23 2b       	or	r18, r19
    2e00:	fc 01       	movw	r30, r24
    2e02:	20 83       	st	Z, r18
				mcHeader->memberRadius
					= mcHeader->maxMemberRadius;
    2e04:	8c 81       	ldd	r24, Y+4	; 0x04
    2e06:	9d 81       	ldd	r25, Y+5	; 0x05
    2e08:	fc 01       	movw	r30, r24
    2e0a:	81 81       	ldd	r24, Z+1	; 0x01
    2e0c:	28 2f       	mov	r18, r24
    2e0e:	22 95       	swap	r18
    2e10:	2f 70       	andi	r18, 0x0F	; 15
    2e12:	8c 81       	ldd	r24, Y+4	; 0x04
    2e14:	9d 81       	ldd	r25, Y+5	; 0x05
    2e16:	2f 70       	andi	r18, 0x0F	; 15
    2e18:	fc 01       	movw	r30, r24
    2e1a:	31 81       	ldd	r19, Z+1	; 0x01
    2e1c:	30 7f       	andi	r19, 0xF0	; 240
    2e1e:	23 2b       	or	r18, r19
    2e20:	fc 01       	movw	r30, r24
    2e22:	21 83       	std	Z+1, r18	; 0x01
    2e24:	0c c0       	rjmp	.+24     	; 0x2e3e <nwkRxHandleReceivedFrame+0x200>
			}
		} else {
			if (member) {
    2e26:	8e 81       	ldd	r24, Y+6	; 0x06
    2e28:	88 23       	and	r24, r24
    2e2a:	49 f0       	breq	.+18     	; 0x2e3e <nwkRxHandleReceivedFrame+0x200>
				broadcast = true;
    2e2c:	81 e0       	ldi	r24, 0x01	; 1
    2e2e:	89 83       	std	Y+1, r24	; 0x01
				header->nwkFcf.linkLocal = 1;
    2e30:	8a 81       	ldd	r24, Y+2	; 0x02
    2e32:	9b 81       	ldd	r25, Y+3	; 0x03
    2e34:	fc 01       	movw	r30, r24
    2e36:	21 85       	ldd	r18, Z+9	; 0x09
    2e38:	24 60       	ori	r18, 0x04	; 4
    2e3a:	fc 01       	movw	r30, r24
    2e3c:	21 87       	std	Z+9, r18	; 0x09
				frame->state = NWK_RX_STATE_ROUTE;
			}
    #endif
		}

		if (broadcast) {
    2e3e:	89 81       	ldd	r24, Y+1	; 0x01
    2e40:	88 23       	and	r24, r24
    2e42:	21 f0       	breq	.+8      	; 0x2e4c <nwkRxHandleReceivedFrame+0x20e>
			nwkTxBroadcastFrame(frame);
    2e44:	8f 81       	ldd	r24, Y+7	; 0x07
    2e46:	98 85       	ldd	r25, Y+8	; 0x08
    2e48:	0e 94 88 1a 	call	0x3510	; 0x3510 <nwkTxBroadcastFrame>
		}

		if (member) {
    2e4c:	8e 81       	ldd	r24, Y+6	; 0x06
    2e4e:	88 23       	and	r24, r24
    2e50:	09 f4       	brne	.+2      	; 0x2e54 <nwkRxHandleReceivedFrame+0x216>
    2e52:	59 c0       	rjmp	.+178    	; 0x2f06 <nwkRxHandleReceivedFrame+0x2c8>
			frame->payload += sizeof(NwkFrameMulticastHeader_t);
    2e54:	8f 81       	ldd	r24, Y+7	; 0x07
    2e56:	98 85       	ldd	r25, Y+8	; 0x08
    2e58:	8f 57       	subi	r24, 0x7F	; 127
    2e5a:	9f 4f       	sbci	r25, 0xFF	; 255
    2e5c:	fc 01       	movw	r30, r24
    2e5e:	80 81       	ld	r24, Z
    2e60:	91 81       	ldd	r25, Z+1	; 0x01
    2e62:	9c 01       	movw	r18, r24
    2e64:	2e 5f       	subi	r18, 0xFE	; 254
    2e66:	3f 4f       	sbci	r19, 0xFF	; 255
    2e68:	8f 81       	ldd	r24, Y+7	; 0x07
    2e6a:	98 85       	ldd	r25, Y+8	; 0x08
    2e6c:	8f 57       	subi	r24, 0x7F	; 127
    2e6e:	9f 4f       	sbci	r25, 0xFF	; 255
    2e70:	fc 01       	movw	r30, r24
    2e72:	31 83       	std	Z+1, r19	; 0x01
    2e74:	20 83       	st	Z, r18
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
				frame->state = NWK_RX_STATE_DECRYPT;
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    2e76:	8f 81       	ldd	r24, Y+7	; 0x07
    2e78:	98 85       	ldd	r25, Y+8	; 0x08
    2e7a:	22 e2       	ldi	r18, 0x22	; 34
    2e7c:	fc 01       	movw	r30, r24
    2e7e:	20 83       	st	Z, r18
    2e80:	42 c0       	rjmp	.+132    	; 0x2f06 <nwkRxHandleReceivedFrame+0x2c8>
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2e82:	8a 81       	ldd	r24, Y+2	; 0x02
    2e84:	9b 81       	ldd	r25, Y+3	; 0x03
    2e86:	fc 01       	movw	r30, r24
    2e88:	85 81       	ldd	r24, Z+5	; 0x05
    2e8a:	96 81       	ldd	r25, Z+6	; 0x06
    2e8c:	01 96       	adiw	r24, 0x01	; 1
    2e8e:	b9 f4       	brne	.+46     	; 0x2ebe <nwkRxHandleReceivedFrame+0x280>
    2e90:	20 91 e8 1c 	lds	r18, 0x1CE8	; 0x801ce8 <nwkIb>
    2e94:	30 91 e9 1c 	lds	r19, 0x1CE9	; 0x801ce9 <nwkIb+0x1>
				header->nwkDstAddr &&
    2e98:	8a 81       	ldd	r24, Y+2	; 0x02
    2e9a:	9b 81       	ldd	r25, Y+3	; 0x03
    2e9c:	fc 01       	movw	r30, r24
    2e9e:	85 85       	ldd	r24, Z+13	; 0x0d
    2ea0:	96 85       	ldd	r25, Z+14	; 0x0e
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2ea2:	28 17       	cp	r18, r24
    2ea4:	39 07       	cpc	r19, r25
    2ea6:	59 f0       	breq	.+22     	; 0x2ebe <nwkRxHandleReceivedFrame+0x280>
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
    2ea8:	8a 81       	ldd	r24, Y+2	; 0x02
    2eaa:	9b 81       	ldd	r25, Y+3	; 0x03
    2eac:	fc 01       	movw	r30, r24
    2eae:	81 85       	ldd	r24, Z+9	; 0x09
    2eb0:	84 70       	andi	r24, 0x04	; 4
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
				header->nwkDstAddr &&
    2eb2:	88 23       	and	r24, r24
    2eb4:	21 f4       	brne	.+8      	; 0x2ebe <nwkRxHandleReceivedFrame+0x280>
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
    2eb6:	8f 81       	ldd	r24, Y+7	; 0x07
    2eb8:	98 85       	ldd	r25, Y+8	; 0x08
    2eba:	0e 94 88 1a 	call	0x3510	; 0x3510 <nwkTxBroadcastFrame>
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    2ebe:	20 91 e8 1c 	lds	r18, 0x1CE8	; 0x801ce8 <nwkIb>
    2ec2:	30 91 e9 1c 	lds	r19, 0x1CE9	; 0x801ce9 <nwkIb+0x1>
    2ec6:	8a 81       	ldd	r24, Y+2	; 0x02
    2ec8:	9b 81       	ldd	r25, Y+3	; 0x03
    2eca:	fc 01       	movw	r30, r24
    2ecc:	85 85       	ldd	r24, Z+13	; 0x0d
    2ece:	96 85       	ldd	r25, Z+14	; 0x0e
    2ed0:	28 17       	cp	r18, r24
    2ed2:	39 07       	cpc	r19, r25
    2ed4:	39 f0       	breq	.+14     	; 0x2ee4 <nwkRxHandleReceivedFrame+0x2a6>
				header->nwkDstAddr) {
    2ed6:	8a 81       	ldd	r24, Y+2	; 0x02
    2ed8:	9b 81       	ldd	r25, Y+3	; 0x03
    2eda:	fc 01       	movw	r30, r24
    2edc:	85 85       	ldd	r24, Z+13	; 0x0d
    2ede:	96 85       	ldd	r25, Z+14	; 0x0e
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    2ee0:	01 96       	adiw	r24, 0x01	; 1
    2ee2:	89 f4       	brne	.+34     	; 0x2f06 <nwkRxHandleReceivedFrame+0x2c8>
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
				frame->state = NWK_RX_STATE_DECRYPT;
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    2ee4:	8f 81       	ldd	r24, Y+7	; 0x07
    2ee6:	98 85       	ldd	r25, Y+8	; 0x08
    2ee8:	22 e2       	ldi	r18, 0x22	; 34
    2eea:	fc 01       	movw	r30, r24
    2eec:	20 83       	st	Z, r18
    2eee:	0b c0       	rjmp	.+22     	; 0x2f06 <nwkRxHandleReceivedFrame+0x2c8>

	frame->state = NWK_RX_STATE_FINISH;

#ifndef NWK_ENABLE_SECURITY
	if (header->nwkFcf.security) {
		return;
    2ef0:	00 00       	nop
    2ef2:	09 c0       	rjmp	.+18     	; 0x2f06 <nwkRxHandleReceivedFrame+0x2c8>

#endif

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
		return;
    2ef4:	00 00       	nop
    2ef6:	07 c0       	rjmp	.+14     	; 0x2f06 <nwkRxHandleReceivedFrame+0x2c8>
			else
#endif
			frame->state = NWK_RX_STATE_INDICATE;
		}

		return;
    2ef8:	00 00       	nop
    2efa:	05 c0       	rjmp	.+10     	; 0x2f06 <nwkRxHandleReceivedFrame+0x2c8>

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr && header->nwkFcf.ackRequest)
	{
		return;
    2efc:	00 00       	nop
    2efe:	03 c0       	rjmp	.+6      	; 0x2f06 <nwkRxHandleReceivedFrame+0x2c8>
	}

	if (nwkIb.addr == header->nwkSrcAddr)
	{
		return;
    2f00:	00 00       	nop
    2f02:	01 c0       	rjmp	.+2      	; 0x2f06 <nwkRxHandleReceivedFrame+0x2c8>
	nwkRouteFrameReceived(frame);
#endif

	if (nwkRxRejectDuplicate(header))
	{
		return;
    2f04:	00 00       	nop
		else if (nwkIb.addr == header->macDstAddr) {
			frame->state = NWK_RX_STATE_ROUTE;
		}
  #endif
	}
}
    2f06:	28 96       	adiw	r28, 0x08	; 8
    2f08:	0f b6       	in	r0, 0x3f	; 63
    2f0a:	f8 94       	cli
    2f0c:	de bf       	out	0x3e, r29	; 62
    2f0e:	0f be       	out	0x3f, r0	; 63
    2f10:	cd bf       	out	0x3d, r28	; 61
    2f12:	df 91       	pop	r29
    2f14:	cf 91       	pop	r28
    2f16:	08 95       	ret

00002f18 <nwkRxIndicateDataFrame>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateDataFrame(NwkFrame_t *frame)
{
    2f18:	cf 93       	push	r28
    2f1a:	df 93       	push	r29
    2f1c:	cd b7       	in	r28, 0x3d	; 61
    2f1e:	de b7       	in	r29, 0x3e	; 62
    2f20:	60 97       	sbiw	r28, 0x10	; 16
    2f22:	0f b6       	in	r0, 0x3f	; 63
    2f24:	f8 94       	cli
    2f26:	de bf       	out	0x3e, r29	; 62
    2f28:	0f be       	out	0x3f, r0	; 63
    2f2a:	cd bf       	out	0x3d, r28	; 61
    2f2c:	98 8b       	std	Y+16, r25	; 0x10
    2f2e:	8f 87       	std	Y+15, r24	; 0x0f
	NwkFrameHeader_t *header = &frame->header;
    2f30:	8f 85       	ldd	r24, Y+15	; 0x0f
    2f32:	98 89       	ldd	r25, Y+16	; 0x10
    2f34:	02 96       	adiw	r24, 0x02	; 2
    2f36:	9a 83       	std	Y+2, r25	; 0x02
    2f38:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    2f3a:	89 81       	ldd	r24, Y+1	; 0x01
    2f3c:	9a 81       	ldd	r25, Y+2	; 0x02
    2f3e:	fc 01       	movw	r30, r24
    2f40:	87 85       	ldd	r24, Z+15	; 0x0f
    2f42:	82 95       	swap	r24
    2f44:	8f 70       	andi	r24, 0x0F	; 15
    2f46:	88 2f       	mov	r24, r24
    2f48:	90 e0       	ldi	r25, 0x00	; 0
    2f4a:	03 96       	adiw	r24, 0x03	; 3
    2f4c:	88 0f       	add	r24, r24
    2f4e:	99 1f       	adc	r25, r25
    2f50:	88 51       	subi	r24, 0x18	; 24
    2f52:	93 4e       	sbci	r25, 0xE3	; 227
    2f54:	fc 01       	movw	r30, r24
    2f56:	80 81       	ld	r24, Z
    2f58:	91 81       	ldd	r25, Z+1	; 0x01
    2f5a:	89 2b       	or	r24, r25
    2f5c:	11 f4       	brne	.+4      	; 0x2f62 <nwkRxIndicateDataFrame+0x4a>
		return false;
    2f5e:	80 e0       	ldi	r24, 0x00	; 0
    2f60:	b9 c0       	rjmp	.+370    	; 0x30d4 <nwkRxIndicateDataFrame+0x1bc>
	}

	ind.srcAddr = header->nwkSrcAddr;
    2f62:	89 81       	ldd	r24, Y+1	; 0x01
    2f64:	9a 81       	ldd	r25, Y+2	; 0x02
    2f66:	fc 01       	movw	r30, r24
    2f68:	83 85       	ldd	r24, Z+11	; 0x0b
    2f6a:	94 85       	ldd	r25, Z+12	; 0x0c
    2f6c:	9c 83       	std	Y+4, r25	; 0x04
    2f6e:	8b 83       	std	Y+3, r24	; 0x03
	ind.dstAddr = header->nwkDstAddr;
    2f70:	89 81       	ldd	r24, Y+1	; 0x01
    2f72:	9a 81       	ldd	r25, Y+2	; 0x02
    2f74:	fc 01       	movw	r30, r24
    2f76:	85 85       	ldd	r24, Z+13	; 0x0d
    2f78:	96 85       	ldd	r25, Z+14	; 0x0e
    2f7a:	9e 83       	std	Y+6, r25	; 0x06
    2f7c:	8d 83       	std	Y+5, r24	; 0x05
	ind.srcEndpoint = header->nwkSrcEndpoint;
    2f7e:	89 81       	ldd	r24, Y+1	; 0x01
    2f80:	9a 81       	ldd	r25, Y+2	; 0x02
    2f82:	fc 01       	movw	r30, r24
    2f84:	87 85       	ldd	r24, Z+15	; 0x0f
    2f86:	8f 70       	andi	r24, 0x0F	; 15
    2f88:	8f 83       	std	Y+7, r24	; 0x07
	ind.dstEndpoint = header->nwkDstEndpoint;
    2f8a:	89 81       	ldd	r24, Y+1	; 0x01
    2f8c:	9a 81       	ldd	r25, Y+2	; 0x02
    2f8e:	fc 01       	movw	r30, r24
    2f90:	87 85       	ldd	r24, Z+15	; 0x0f
    2f92:	82 95       	swap	r24
    2f94:	8f 70       	andi	r24, 0x0F	; 15
    2f96:	88 87       	std	Y+8, r24	; 0x08
	ind.data = frame->payload;
    2f98:	8f 85       	ldd	r24, Y+15	; 0x0f
    2f9a:	98 89       	ldd	r25, Y+16	; 0x10
    2f9c:	8f 57       	subi	r24, 0x7F	; 127
    2f9e:	9f 4f       	sbci	r25, 0xFF	; 255
    2fa0:	fc 01       	movw	r30, r24
    2fa2:	80 81       	ld	r24, Z
    2fa4:	91 81       	ldd	r25, Z+1	; 0x01
    2fa6:	9b 87       	std	Y+11, r25	; 0x0b
    2fa8:	8a 87       	std	Y+10, r24	; 0x0a
	ind.size = nwkFramePayloadSize(frame);
    2faa:	8f 85       	ldd	r24, Y+15	; 0x0f
    2fac:	98 89       	ldd	r25, Y+16	; 0x10
    2fae:	0e 94 0e 13 	call	0x261c	; 0x261c <nwkFramePayloadSize>
    2fb2:	8c 87       	std	Y+12, r24	; 0x0c
	ind.lqi = frame->rx.lqi;
    2fb4:	8f 85       	ldd	r24, Y+15	; 0x0f
    2fb6:	98 89       	ldd	r25, Y+16	; 0x10
    2fb8:	8d 57       	subi	r24, 0x7D	; 125
    2fba:	9f 4f       	sbci	r25, 0xFF	; 255
    2fbc:	fc 01       	movw	r30, r24
    2fbe:	80 81       	ld	r24, Z
    2fc0:	8d 87       	std	Y+13, r24	; 0x0d
	ind.rssi = frame->rx.rssi;
    2fc2:	8f 85       	ldd	r24, Y+15	; 0x0f
    2fc4:	98 89       	ldd	r25, Y+16	; 0x10
    2fc6:	8c 57       	subi	r24, 0x7C	; 124
    2fc8:	9f 4f       	sbci	r25, 0xFF	; 255
    2fca:	fc 01       	movw	r30, r24
    2fcc:	80 81       	ld	r24, Z
    2fce:	8e 87       	std	Y+14, r24	; 0x0e

	ind.options	= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    2fd0:	89 81       	ldd	r24, Y+1	; 0x01
    2fd2:	9a 81       	ldd	r25, Y+2	; 0x02
    2fd4:	fc 01       	movw	r30, r24
    2fd6:	81 85       	ldd	r24, Z+9	; 0x09
    2fd8:	98 2f       	mov	r25, r24
    2fda:	91 70       	andi	r25, 0x01	; 1
    2fdc:	81 e0       	ldi	r24, 0x01	; 1
    2fde:	99 23       	and	r25, r25
    2fe0:	09 f4       	brne	.+2      	; 0x2fe4 <nwkRxIndicateDataFrame+0xcc>
    2fe2:	80 e0       	ldi	r24, 0x00	; 0
    2fe4:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    2fe6:	89 85       	ldd	r24, Y+9	; 0x09
    2fe8:	28 2f       	mov	r18, r24
    2fea:	89 81       	ldd	r24, Y+1	; 0x01
    2fec:	9a 81       	ldd	r25, Y+2	; 0x02
    2fee:	fc 01       	movw	r30, r24
    2ff0:	81 85       	ldd	r24, Z+9	; 0x09
    2ff2:	82 70       	andi	r24, 0x02	; 2
    2ff4:	82 2b       	or	r24, r18
    2ff6:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    2ff8:	89 85       	ldd	r24, Y+9	; 0x09
    2ffa:	28 2f       	mov	r18, r24
    2ffc:	89 81       	ldd	r24, Y+1	; 0x01
    2ffe:	9a 81       	ldd	r25, Y+2	; 0x02
    3000:	fc 01       	movw	r30, r24
    3002:	81 85       	ldd	r24, Z+9	; 0x09
    3004:	84 70       	andi	r24, 0x04	; 4
    3006:	88 23       	and	r24, r24
    3008:	11 f0       	breq	.+4      	; 0x300e <nwkRxIndicateDataFrame+0xf6>
    300a:	80 e2       	ldi	r24, 0x20	; 32
    300c:	01 c0       	rjmp	.+2      	; 0x3010 <nwkRxIndicateDataFrame+0xf8>
    300e:	80 e0       	ldi	r24, 0x00	; 0
    3010:	82 2b       	or	r24, r18
    3012:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    3014:	89 85       	ldd	r24, Y+9	; 0x09
    3016:	28 2f       	mov	r18, r24
    3018:	89 81       	ldd	r24, Y+1	; 0x01
    301a:	9a 81       	ldd	r25, Y+2	; 0x02
    301c:	fc 01       	movw	r30, r24
    301e:	81 85       	ldd	r24, Z+9	; 0x09
    3020:	88 70       	andi	r24, 0x08	; 8
    3022:	88 23       	and	r24, r24
    3024:	11 f0       	breq	.+4      	; 0x302a <nwkRxIndicateDataFrame+0x112>
    3026:	80 e4       	ldi	r24, 0x40	; 64
    3028:	01 c0       	rjmp	.+2      	; 0x302c <nwkRxIndicateDataFrame+0x114>
    302a:	80 e0       	ldi	r24, 0x00	; 0
    302c:	82 2b       	or	r24, r18
    302e:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.beacon) ? NWK_IND_OPT_BEACON : 0;
    3030:	89 85       	ldd	r24, Y+9	; 0x09
    3032:	28 2f       	mov	r18, r24
    3034:	89 81       	ldd	r24, Y+1	; 0x01
    3036:	9a 81       	ldd	r25, Y+2	; 0x02
    3038:	fc 01       	movw	r30, r24
    303a:	81 85       	ldd	r24, Z+9	; 0x09
    303c:	80 71       	andi	r24, 0x10	; 16
    303e:	88 23       	and	r24, r24
    3040:	11 f0       	breq	.+4      	; 0x3046 <nwkRxIndicateDataFrame+0x12e>
    3042:	80 e8       	ldi	r24, 0x80	; 128
    3044:	01 c0       	rjmp	.+2      	; 0x3048 <nwkRxIndicateDataFrame+0x130>
    3046:	80 e0       	ldi	r24, 0x00	; 0
    3048:	82 2b       	or	r24, r18
    304a:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (NWK_BROADCAST_ADDR == header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
    304c:	89 85       	ldd	r24, Y+9	; 0x09
    304e:	28 2f       	mov	r18, r24
    3050:	89 81       	ldd	r24, Y+1	; 0x01
    3052:	9a 81       	ldd	r25, Y+2	; 0x02
    3054:	fc 01       	movw	r30, r24
    3056:	85 85       	ldd	r24, Z+13	; 0x0d
    3058:	96 85       	ldd	r25, Z+14	; 0x0e
    305a:	01 96       	adiw	r24, 0x01	; 1
    305c:	11 f4       	brne	.+4      	; 0x3062 <nwkRxIndicateDataFrame+0x14a>
    305e:	84 e0       	ldi	r24, 0x04	; 4
    3060:	01 c0       	rjmp	.+2      	; 0x3064 <nwkRxIndicateDataFrame+0x14c>
    3062:	80 e0       	ldi	r24, 0x00	; 0
    3064:	82 2b       	or	r24, r18
    3066:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (header->nwkSrcAddr == header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    3068:	89 85       	ldd	r24, Y+9	; 0x09
    306a:	48 2f       	mov	r20, r24
    306c:	89 81       	ldd	r24, Y+1	; 0x01
    306e:	9a 81       	ldd	r25, Y+2	; 0x02
    3070:	fc 01       	movw	r30, r24
    3072:	23 85       	ldd	r18, Z+11	; 0x0b
    3074:	34 85       	ldd	r19, Z+12	; 0x0c
    3076:	89 81       	ldd	r24, Y+1	; 0x01
    3078:	9a 81       	ldd	r25, Y+2	; 0x02
    307a:	fc 01       	movw	r30, r24
    307c:	87 81       	ldd	r24, Z+7	; 0x07
    307e:	90 85       	ldd	r25, Z+8	; 0x08
    3080:	28 17       	cp	r18, r24
    3082:	39 07       	cpc	r19, r25
    3084:	11 f4       	brne	.+4      	; 0x308a <nwkRxIndicateDataFrame+0x172>
    3086:	88 e0       	ldi	r24, 0x08	; 8
    3088:	01 c0       	rjmp	.+2      	; 0x308c <nwkRxIndicateDataFrame+0x174>
    308a:	80 e0       	ldi	r24, 0x00	; 0
    308c:	84 2b       	or	r24, r20
    308e:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (NWK_BROADCAST_PANID == header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    3090:	89 85       	ldd	r24, Y+9	; 0x09
    3092:	28 2f       	mov	r18, r24
    3094:	89 81       	ldd	r24, Y+1	; 0x01
    3096:	9a 81       	ldd	r25, Y+2	; 0x02
    3098:	fc 01       	movw	r30, r24
    309a:	83 81       	ldd	r24, Z+3	; 0x03
    309c:	94 81       	ldd	r25, Z+4	; 0x04
    309e:	01 96       	adiw	r24, 0x01	; 1
    30a0:	11 f4       	brne	.+4      	; 0x30a6 <nwkRxIndicateDataFrame+0x18e>
    30a2:	80 e1       	ldi	r24, 0x10	; 16
    30a4:	01 c0       	rjmp	.+2      	; 0x30a8 <nwkRxIndicateDataFrame+0x190>
    30a6:	80 e0       	ldi	r24, 0x00	; 0
    30a8:	82 2b       	or	r24, r18
    30aa:	89 87       	std	Y+9, r24	; 0x09

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    30ac:	89 81       	ldd	r24, Y+1	; 0x01
    30ae:	9a 81       	ldd	r25, Y+2	; 0x02
    30b0:	fc 01       	movw	r30, r24
    30b2:	87 85       	ldd	r24, Z+15	; 0x0f
    30b4:	82 95       	swap	r24
    30b6:	8f 70       	andi	r24, 0x0F	; 15
    30b8:	88 2f       	mov	r24, r24
    30ba:	90 e0       	ldi	r25, 0x00	; 0
    30bc:	03 96       	adiw	r24, 0x03	; 3
    30be:	88 0f       	add	r24, r24
    30c0:	99 1f       	adc	r25, r25
    30c2:	88 51       	subi	r24, 0x18	; 24
    30c4:	93 4e       	sbci	r25, 0xE3	; 227
    30c6:	fc 01       	movw	r30, r24
    30c8:	20 81       	ld	r18, Z
    30ca:	31 81       	ldd	r19, Z+1	; 0x01
    30cc:	ce 01       	movw	r24, r28
    30ce:	03 96       	adiw	r24, 0x03	; 3
    30d0:	f9 01       	movw	r30, r18
    30d2:	09 95       	icall
}
    30d4:	60 96       	adiw	r28, 0x10	; 16
    30d6:	0f b6       	in	r0, 0x3f	; 63
    30d8:	f8 94       	cli
    30da:	de bf       	out	0x3e, r29	; 62
    30dc:	0f be       	out	0x3f, r0	; 63
    30de:	cd bf       	out	0x3d, r28	; 61
    30e0:	df 91       	pop	r29
    30e2:	cf 91       	pop	r28
    30e4:	08 95       	ret

000030e6 <nwkRxIndicateBeaconFrame>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateBeaconFrame(NwkFrame_t *frame)
{
    30e6:	cf 93       	push	r28
    30e8:	df 93       	push	r29
    30ea:	cd b7       	in	r28, 0x3d	; 61
    30ec:	de b7       	in	r29, 0x3e	; 62
    30ee:	60 97       	sbiw	r28, 0x10	; 16
    30f0:	0f b6       	in	r0, 0x3f	; 63
    30f2:	f8 94       	cli
    30f4:	de bf       	out	0x3e, r29	; 62
    30f6:	0f be       	out	0x3f, r0	; 63
    30f8:	cd bf       	out	0x3d, r28	; 61
    30fa:	98 8b       	std	Y+16, r25	; 0x10
    30fc:	8f 87       	std	Y+15, r24	; 0x0f
	NwkFrameHeader_t *header = &frame->header;
    30fe:	8f 85       	ldd	r24, Y+15	; 0x0f
    3100:	98 89       	ldd	r25, Y+16	; 0x10
    3102:	02 96       	adiw	r24, 0x02	; 2
    3104:	9a 83       	std	Y+2, r25	; 0x02
    3106:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;
	
	frame->state = NWK_RX_STATE_FINISH;
    3108:	8f 85       	ldd	r24, Y+15	; 0x0f
    310a:	98 89       	ldd	r25, Y+16	; 0x10
    310c:	24 e2       	ldi	r18, 0x24	; 36
    310e:	fc 01       	movw	r30, r24
    3110:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[0]) {
    3112:	80 91 ee 1c 	lds	r24, 0x1CEE	; 0x801cee <nwkIb+0x6>
    3116:	90 91 ef 1c 	lds	r25, 0x1CEF	; 0x801cef <nwkIb+0x7>
    311a:	89 2b       	or	r24, r25
    311c:	11 f4       	brne	.+4      	; 0x3122 <nwkRxIndicateBeaconFrame+0x3c>
	return false;
    311e:	80 e0       	ldi	r24, 0x00	; 0
    3120:	42 c0       	rjmp	.+132    	; 0x31a6 <nwkRxIndicateBeaconFrame+0xc0>
	}

	ind.srcAddr = frame->beacon.macSrcAddr;
    3122:	8f 85       	ldd	r24, Y+15	; 0x0f
    3124:	98 89       	ldd	r25, Y+16	; 0x10
    3126:	fc 01       	movw	r30, r24
    3128:	87 81       	ldd	r24, Z+7	; 0x07
    312a:	90 85       	ldd	r25, Z+8	; 0x08
    312c:	9c 83       	std	Y+4, r25	; 0x04
    312e:	8b 83       	std	Y+3, r24	; 0x03
	ind.dstAddr = frame->beacon.macSrcAddr;
    3130:	8f 85       	ldd	r24, Y+15	; 0x0f
    3132:	98 89       	ldd	r25, Y+16	; 0x10
    3134:	fc 01       	movw	r30, r24
    3136:	87 81       	ldd	r24, Z+7	; 0x07
    3138:	90 85       	ldd	r25, Z+8	; 0x08
    313a:	9e 83       	std	Y+6, r25	; 0x06
    313c:	8d 83       	std	Y+5, r24	; 0x05
	ind.srcEndpoint = 0;
    313e:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    3140:	18 86       	std	Y+8, r1	; 0x08
	ind.data = frame->payload;
    3142:	8f 85       	ldd	r24, Y+15	; 0x0f
    3144:	98 89       	ldd	r25, Y+16	; 0x10
    3146:	8f 57       	subi	r24, 0x7F	; 127
    3148:	9f 4f       	sbci	r25, 0xFF	; 255
    314a:	fc 01       	movw	r30, r24
    314c:	80 81       	ld	r24, Z
    314e:	91 81       	ldd	r25, Z+1	; 0x01
    3150:	9b 87       	std	Y+11, r25	; 0x0b
    3152:	8a 87       	std	Y+10, r24	; 0x0a
	ind.size = nwkFramePayloadSize(frame);
    3154:	8f 85       	ldd	r24, Y+15	; 0x0f
    3156:	98 89       	ldd	r25, Y+16	; 0x10
    3158:	0e 94 0e 13 	call	0x261c	; 0x261c <nwkFramePayloadSize>
    315c:	8c 87       	std	Y+12, r24	; 0x0c
	ind.lqi = frame->rx.lqi;
    315e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3160:	98 89       	ldd	r25, Y+16	; 0x10
    3162:	8d 57       	subi	r24, 0x7D	; 125
    3164:	9f 4f       	sbci	r25, 0xFF	; 255
    3166:	fc 01       	movw	r30, r24
    3168:	80 81       	ld	r24, Z
    316a:	8d 87       	std	Y+13, r24	; 0x0d
	ind.rssi = frame->rx.rssi;
    316c:	8f 85       	ldd	r24, Y+15	; 0x0f
    316e:	98 89       	ldd	r25, Y+16	; 0x10
    3170:	8c 57       	subi	r24, 0x7C	; 124
    3172:	9f 4f       	sbci	r25, 0xFF	; 255
    3174:	fc 01       	movw	r30, r24
    3176:	80 81       	ld	r24, Z
    3178:	8e 87       	std	Y+14, r24	; 0x0e

	ind.options	= NWK_IND_OPT_BEACON;
    317a:	80 e8       	ldi	r24, 0x80	; 128
    317c:	89 87       	std	Y+9, r24	; 0x09

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    317e:	89 81       	ldd	r24, Y+1	; 0x01
    3180:	9a 81       	ldd	r25, Y+2	; 0x02
    3182:	fc 01       	movw	r30, r24
    3184:	87 85       	ldd	r24, Z+15	; 0x0f
    3186:	82 95       	swap	r24
    3188:	8f 70       	andi	r24, 0x0F	; 15
    318a:	88 2f       	mov	r24, r24
    318c:	90 e0       	ldi	r25, 0x00	; 0
    318e:	03 96       	adiw	r24, 0x03	; 3
    3190:	88 0f       	add	r24, r24
    3192:	99 1f       	adc	r25, r25
    3194:	88 51       	subi	r24, 0x18	; 24
    3196:	93 4e       	sbci	r25, 0xE3	; 227
    3198:	fc 01       	movw	r30, r24
    319a:	20 81       	ld	r18, Z
    319c:	31 81       	ldd	r19, Z+1	; 0x01
    319e:	ce 01       	movw	r24, r28
    31a0:	03 96       	adiw	r24, 0x03	; 3
    31a2:	f9 01       	movw	r30, r18
    31a4:	09 95       	icall
}
    31a6:	60 96       	adiw	r28, 0x10	; 16
    31a8:	0f b6       	in	r0, 0x3f	; 63
    31aa:	f8 94       	cli
    31ac:	de bf       	out	0x3e, r29	; 62
    31ae:	0f be       	out	0x3f, r0	; 63
    31b0:	cd bf       	out	0x3d, r28	; 61
    31b2:	df 91       	pop	r29
    31b4:	cf 91       	pop	r28
    31b6:	08 95       	ret

000031b8 <nwkRxHandleIndication>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxHandleIndication(NwkFrame_t *frame)
{
    31b8:	cf 93       	push	r28
    31ba:	df 93       	push	r29
    31bc:	00 d0       	rcall	.+0      	; 0x31be <nwkRxHandleIndication+0x6>
    31be:	1f 92       	push	r1
    31c0:	cd b7       	in	r28, 0x3d	; 61
    31c2:	de b7       	in	r29, 0x3e	; 62
    31c4:	9b 83       	std	Y+3, r25	; 0x03
    31c6:	8a 83       	std	Y+2, r24	; 0x02
	bool ack;

	nwkRxAckControl = 0;
    31c8:	10 92 43 1a 	sts	0x1A43, r1	; 0x801a43 <nwkRxAckControl>
	ack = nwkRxIndicateDataFrame(frame);
    31cc:	8a 81       	ldd	r24, Y+2	; 0x02
    31ce:	9b 81       	ldd	r25, Y+3	; 0x03
    31d0:	0e 94 8c 17 	call	0x2f18	; 0x2f18 <nwkRxIndicateDataFrame>
    31d4:	89 83       	std	Y+1, r24	; 0x01

	if (0 == frame->header.nwkFcf.ackRequest) {
    31d6:	8a 81       	ldd	r24, Y+2	; 0x02
    31d8:	9b 81       	ldd	r25, Y+3	; 0x03
    31da:	fc 01       	movw	r30, r24
    31dc:	83 85       	ldd	r24, Z+11	; 0x0b
    31de:	81 70       	andi	r24, 0x01	; 1
    31e0:	88 23       	and	r24, r24
    31e2:	09 f4       	brne	.+2      	; 0x31e6 <nwkRxHandleIndication+0x2e>
		ack = false;
    31e4:	19 82       	std	Y+1, r1	; 0x01
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    31e6:	8a 81       	ldd	r24, Y+2	; 0x02
    31e8:	9b 81       	ldd	r25, Y+3	; 0x03
    31ea:	fc 01       	movw	r30, r24
    31ec:	87 81       	ldd	r24, Z+7	; 0x07
    31ee:	90 85       	ldd	r25, Z+8	; 0x08
    31f0:	01 96       	adiw	r24, 0x01	; 1
    31f2:	a9 f4       	brne	.+42     	; 0x321e <nwkRxHandleIndication+0x66>
			nwkIb.addr == frame->header.nwkDstAddr &&
    31f4:	20 91 e8 1c 	lds	r18, 0x1CE8	; 0x801ce8 <nwkIb>
    31f8:	30 91 e9 1c 	lds	r19, 0x1CE9	; 0x801ce9 <nwkIb+0x1>
    31fc:	8a 81       	ldd	r24, Y+2	; 0x02
    31fe:	9b 81       	ldd	r25, Y+3	; 0x03
    3200:	fc 01       	movw	r30, r24
    3202:	87 85       	ldd	r24, Z+15	; 0x0f
    3204:	90 89       	ldd	r25, Z+16	; 0x10

	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    3206:	28 17       	cp	r18, r24
    3208:	39 07       	cpc	r19, r25
    320a:	49 f4       	brne	.+18     	; 0x321e <nwkRxHandleIndication+0x66>
			nwkIb.addr == frame->header.nwkDstAddr &&
			0 == frame->header.nwkFcf.multicast) {
    320c:	8a 81       	ldd	r24, Y+2	; 0x02
    320e:	9b 81       	ldd	r25, Y+3	; 0x03
    3210:	fc 01       	movw	r30, r24
    3212:	83 85       	ldd	r24, Z+11	; 0x0b
    3214:	88 70       	andi	r24, 0x08	; 8
	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
			nwkIb.addr == frame->header.nwkDstAddr &&
    3216:	88 23       	and	r24, r24
    3218:	11 f4       	brne	.+4      	; 0x321e <nwkRxHandleIndication+0x66>
			0 == frame->header.nwkFcf.multicast) {
		ack = true;
    321a:	81 e0       	ldi	r24, 0x01	; 1
    321c:	89 83       	std	Y+1, r24	; 0x01
	}

	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    321e:	8a 81       	ldd	r24, Y+2	; 0x02
    3220:	9b 81       	ldd	r25, Y+3	; 0x03
    3222:	fc 01       	movw	r30, r24
    3224:	85 81       	ldd	r24, Z+5	; 0x05
    3226:	96 81       	ldd	r25, Z+6	; 0x06
    3228:	01 96       	adiw	r24, 0x01	; 1
    322a:	09 f4       	brne	.+2      	; 0x322e <nwkRxHandleIndication+0x76>
		ack = false;
    322c:	19 82       	std	Y+1, r1	; 0x01
	}

	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    322e:	80 91 e8 1c 	lds	r24, 0x1CE8	; 0x801ce8 <nwkIb>
    3232:	90 91 e9 1c 	lds	r25, 0x1CE9	; 0x801ce9 <nwkIb+0x1>
    3236:	01 96       	adiw	r24, 0x01	; 1
    3238:	09 f4       	brne	.+2      	; 0x323c <nwkRxHandleIndication+0x84>
		ack = false;
    323a:	19 82       	std	Y+1, r1	; 0x01
	}

	if (ack) {
    323c:	89 81       	ldd	r24, Y+1	; 0x01
    323e:	88 23       	and	r24, r24
    3240:	21 f0       	breq	.+8      	; 0x324a <nwkRxHandleIndication+0x92>
		nwkRxSendAck(frame);
    3242:	8a 81       	ldd	r24, Y+2	; 0x02
    3244:	9b 81       	ldd	r25, Y+3	; 0x03
    3246:	0e 94 44 14 	call	0x2888	; 0x2888 <nwkRxSendAck>
	}

	frame->state = NWK_RX_STATE_FINISH;
    324a:	8a 81       	ldd	r24, Y+2	; 0x02
    324c:	9b 81       	ldd	r25, Y+3	; 0x03
    324e:	24 e2       	ldi	r18, 0x24	; 36
    3250:	fc 01       	movw	r30, r24
    3252:	20 83       	st	Z, r18
}
    3254:	00 00       	nop
    3256:	0f 90       	pop	r0
    3258:	0f 90       	pop	r0
    325a:	0f 90       	pop	r0
    325c:	df 91       	pop	r29
    325e:	cf 91       	pop	r28
    3260:	08 95       	ret

00003262 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    3262:	cf 93       	push	r28
    3264:	df 93       	push	r29
    3266:	00 d0       	rcall	.+0      	; 0x3268 <nwkRxTaskHandler+0x6>
    3268:	cd b7       	in	r28, 0x3d	; 61
    326a:	de b7       	in	r29, 0x3e	; 62
	NwkFrame_t *frame = NULL;
    326c:	1a 82       	std	Y+2, r1	; 0x02
    326e:	19 82       	std	Y+1, r1	; 0x01

	while (NULL != (frame = nwkFrameNext(frame))) {
    3270:	29 c0       	rjmp	.+82     	; 0x32c4 <nwkRxTaskHandler+0x62>
		switch (frame->state) {
    3272:	89 81       	ldd	r24, Y+1	; 0x01
    3274:	9a 81       	ldd	r25, Y+2	; 0x02
    3276:	fc 01       	movw	r30, r24
    3278:	80 81       	ld	r24, Z
    327a:	88 2f       	mov	r24, r24
    327c:	90 e0       	ldi	r25, 0x00	; 0
    327e:	82 32       	cpi	r24, 0x22	; 34
    3280:	91 05       	cpc	r25, r1
    3282:	89 f0       	breq	.+34     	; 0x32a6 <nwkRxTaskHandler+0x44>
    3284:	83 32       	cpi	r24, 0x23	; 35
    3286:	91 05       	cpc	r25, r1
    3288:	1c f4       	brge	.+6      	; 0x3290 <nwkRxTaskHandler+0x2e>
    328a:	80 97       	sbiw	r24, 0x20	; 32
    328c:	39 f0       	breq	.+14     	; 0x329c <nwkRxTaskHandler+0x3a>
    328e:	1a c0       	rjmp	.+52     	; 0x32c4 <nwkRxTaskHandler+0x62>
    3290:	84 32       	cpi	r24, 0x24	; 36
    3292:	91 05       	cpc	r25, r1
    3294:	69 f0       	breq	.+26     	; 0x32b0 <nwkRxTaskHandler+0x4e>
    3296:	85 97       	sbiw	r24, 0x25	; 37
    3298:	81 f0       	breq	.+32     	; 0x32ba <nwkRxTaskHandler+0x58>
    329a:	14 c0       	rjmp	.+40     	; 0x32c4 <nwkRxTaskHandler+0x62>
		case NWK_RX_STATE_RECEIVED:
		{
			nwkRxHandleReceivedFrame(frame);
    329c:	89 81       	ldd	r24, Y+1	; 0x01
    329e:	9a 81       	ldd	r25, Y+2	; 0x02
    32a0:	0e 94 1f 16 	call	0x2c3e	; 0x2c3e <nwkRxHandleReceivedFrame>
		}
		break;
    32a4:	0f c0       	rjmp	.+30     	; 0x32c4 <nwkRxTaskHandler+0x62>
		break;
#endif

		case NWK_RX_STATE_INDICATE:
		{
			nwkRxHandleIndication(frame);
    32a6:	89 81       	ldd	r24, Y+1	; 0x01
    32a8:	9a 81       	ldd	r25, Y+2	; 0x02
    32aa:	0e 94 dc 18 	call	0x31b8	; 0x31b8 <nwkRxHandleIndication>
		}
		break;
    32ae:	0a c0       	rjmp	.+20     	; 0x32c4 <nwkRxTaskHandler+0x62>
		break;
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    32b0:	89 81       	ldd	r24, Y+1	; 0x01
    32b2:	9a 81       	ldd	r25, Y+2	; 0x02
    32b4:	0e 94 f7 11 	call	0x23ee	; 0x23ee <nwkFrameFree>
		}
		break;
    32b8:	05 c0       	rjmp	.+10     	; 0x32c4 <nwkRxTaskHandler+0x62>

		case NWK_RX_STATE_BEACON:
		{
			nwkRxIndicateBeaconFrame(frame);
    32ba:	89 81       	ldd	r24, Y+1	; 0x01
    32bc:	9a 81       	ldd	r25, Y+2	; 0x02
    32be:	0e 94 73 18 	call	0x30e6	; 0x30e6 <nwkRxIndicateBeaconFrame>
		}
		break;
    32c2:	00 00       	nop
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    32c4:	89 81       	ldd	r24, Y+1	; 0x01
    32c6:	9a 81       	ldd	r25, Y+2	; 0x02
    32c8:	0e 94 11 12 	call	0x2422	; 0x2422 <nwkFrameNext>
    32cc:	9a 83       	std	Y+2, r25	; 0x02
    32ce:	89 83       	std	Y+1, r24	; 0x01
    32d0:	89 81       	ldd	r24, Y+1	; 0x01
    32d2:	9a 81       	ldd	r25, Y+2	; 0x02
    32d4:	89 2b       	or	r24, r25
    32d6:	69 f6       	brne	.-102    	; 0x3272 <nwkRxTaskHandler+0x10>
			nwkRxIndicateBeaconFrame(frame);
		}
		break;
		}
	}
}
    32d8:	00 00       	nop
    32da:	0f 90       	pop	r0
    32dc:	0f 90       	pop	r0
    32de:	df 91       	pop	r29
    32e0:	cf 91       	pop	r28
    32e2:	08 95       	ret

000032e4 <nwkTxInit>:

/*************************************************************************//**
*  @brief Initializes the Tx module
*****************************************************************************/
void nwkTxInit(void)
{
    32e4:	cf 93       	push	r28
    32e6:	df 93       	push	r29
    32e8:	cd b7       	in	r28, 0x3d	; 61
    32ea:	de b7       	in	r29, 0x3e	; 62
	nwkTxPhyActiveFrame = NULL;
    32ec:	10 92 52 1a 	sts	0x1A52, r1	; 0x801a52 <nwkTxPhyActiveFrame+0x1>
    32f0:	10 92 51 1a 	sts	0x1A51, r1	; 0x801a51 <nwkTxPhyActiveFrame>

	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    32f4:	82 e3       	ldi	r24, 0x32	; 50
    32f6:	90 e0       	ldi	r25, 0x00	; 0
    32f8:	a0 e0       	ldi	r26, 0x00	; 0
    32fa:	b0 e0       	ldi	r27, 0x00	; 0
    32fc:	80 93 59 1a 	sts	0x1A59, r24	; 0x801a59 <nwkTxAckWaitTimer+0x6>
    3300:	90 93 5a 1a 	sts	0x1A5A, r25	; 0x801a5a <nwkTxAckWaitTimer+0x7>
    3304:	a0 93 5b 1a 	sts	0x1A5B, r26	; 0x801a5b <nwkTxAckWaitTimer+0x8>
    3308:	b0 93 5c 1a 	sts	0x1A5C, r27	; 0x801a5c <nwkTxAckWaitTimer+0x9>
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    330c:	10 92 5d 1a 	sts	0x1A5D, r1	; 0x801a5d <nwkTxAckWaitTimer+0xa>
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    3310:	86 e6       	ldi	r24, 0x66	; 102
    3312:	9b e1       	ldi	r25, 0x1B	; 27
    3314:	90 93 5f 1a 	sts	0x1A5F, r25	; 0x801a5f <nwkTxAckWaitTimer+0xc>
    3318:	80 93 5e 1a 	sts	0x1A5E, r24	; 0x801a5e <nwkTxAckWaitTimer+0xb>

	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    331c:	8a e0       	ldi	r24, 0x0A	; 10
    331e:	90 e0       	ldi	r25, 0x00	; 0
    3320:	a0 e0       	ldi	r26, 0x00	; 0
    3322:	b0 e0       	ldi	r27, 0x00	; 0
    3324:	80 93 66 1a 	sts	0x1A66, r24	; 0x801a66 <nwkTxDelayTimer+0x6>
    3328:	90 93 67 1a 	sts	0x1A67, r25	; 0x801a67 <nwkTxDelayTimer+0x7>
    332c:	a0 93 68 1a 	sts	0x1A68, r26	; 0x801a68 <nwkTxDelayTimer+0x8>
    3330:	b0 93 69 1a 	sts	0x1A69, r27	; 0x801a69 <nwkTxDelayTimer+0x9>
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3334:	10 92 6a 1a 	sts	0x1A6A, r1	; 0x801a6a <nwkTxDelayTimer+0xa>
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    3338:	80 ed       	ldi	r24, 0xD0	; 208
    333a:	9b e1       	ldi	r25, 0x1B	; 27
    333c:	90 93 6c 1a 	sts	0x1A6C, r25	; 0x801a6c <nwkTxDelayTimer+0xc>
    3340:	80 93 6b 1a 	sts	0x1A6B, r24	; 0x801a6b <nwkTxDelayTimer+0xb>
}
    3344:	00 00       	nop
    3346:	df 91       	pop	r29
    3348:	cf 91       	pop	r28
    334a:	08 95       	ret

0000334c <nwkTxBeaconFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBeaconFrame(NwkFrame_t *frame)
{
    334c:	cf 93       	push	r28
    334e:	df 93       	push	r29
    3350:	00 d0       	rcall	.+0      	; 0x3352 <nwkTxBeaconFrame+0x6>
    3352:	00 d0       	rcall	.+0      	; 0x3354 <nwkTxBeaconFrame+0x8>
    3354:	cd b7       	in	r28, 0x3d	; 61
    3356:	de b7       	in	r29, 0x3e	; 62
    3358:	9c 83       	std	Y+4, r25	; 0x04
    335a:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameBeaconHeader_t *beacon = &frame->beacon;
    335c:	8b 81       	ldd	r24, Y+3	; 0x03
    335e:	9c 81       	ldd	r25, Y+4	; 0x04
    3360:	02 96       	adiw	r24, 0x02	; 2
    3362:	9a 83       	std	Y+2, r25	; 0x02
    3364:	89 83       	std	Y+1, r24	; 0x01

	frame->state = NWK_TX_STATE_SEND;
    3366:	8b 81       	ldd	r24, Y+3	; 0x03
    3368:	9c 81       	ldd	r25, Y+4	; 0x04
    336a:	23 e1       	ldi	r18, 0x13	; 19
    336c:	fc 01       	movw	r30, r24
    336e:	20 83       	st	Z, r18
	frame->tx.status = NWK_SUCCESS_STATUS;
    3370:	8b 81       	ldd	r24, Y+3	; 0x03
    3372:	9c 81       	ldd	r25, Y+4	; 0x04
    3374:	8d 57       	subi	r24, 0x7D	; 125
    3376:	9f 4f       	sbci	r25, 0xFF	; 255
    3378:	fc 01       	movw	r30, r24
    337a:	10 82       	st	Z, r1
	frame->tx.timeout = 0;
    337c:	8b 81       	ldd	r24, Y+3	; 0x03
    337e:	9c 81       	ldd	r25, Y+4	; 0x04
    3380:	8c 57       	subi	r24, 0x7C	; 124
    3382:	9f 4f       	sbci	r25, 0xFF	; 255
    3384:	fc 01       	movw	r30, r24
    3386:	11 82       	std	Z+1, r1	; 0x01
    3388:	10 82       	st	Z, r1

	beacon->macFcf = 0x8000;
    338a:	89 81       	ldd	r24, Y+1	; 0x01
    338c:	9a 81       	ldd	r25, Y+2	; 0x02
    338e:	20 e0       	ldi	r18, 0x00	; 0
    3390:	30 e8       	ldi	r19, 0x80	; 128
    3392:	fc 01       	movw	r30, r24
    3394:	31 83       	std	Z+1, r19	; 0x01
    3396:	20 83       	st	Z, r18
	beacon->macSeq = ++nwkIb.macSeqNum;
    3398:	80 91 ed 1c 	lds	r24, 0x1CED	; 0x801ced <nwkIb+0x5>
    339c:	8f 5f       	subi	r24, 0xFF	; 255
    339e:	80 93 ed 1c 	sts	0x1CED, r24	; 0x801ced <nwkIb+0x5>
    33a2:	20 91 ed 1c 	lds	r18, 0x1CED	; 0x801ced <nwkIb+0x5>
    33a6:	89 81       	ldd	r24, Y+1	; 0x01
    33a8:	9a 81       	ldd	r25, Y+2	; 0x02
    33aa:	fc 01       	movw	r30, r24
    33ac:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSrcPanId = nwkIb.panId;
    33ae:	20 91 ea 1c 	lds	r18, 0x1CEA	; 0x801cea <nwkIb+0x2>
    33b2:	30 91 eb 1c 	lds	r19, 0x1CEB	; 0x801ceb <nwkIb+0x3>
    33b6:	89 81       	ldd	r24, Y+1	; 0x01
    33b8:	9a 81       	ldd	r25, Y+2	; 0x02
    33ba:	fc 01       	movw	r30, r24
    33bc:	34 83       	std	Z+4, r19	; 0x04
    33be:	23 83       	std	Z+3, r18	; 0x03
	beacon->macSrcAddr = nwkIb.addr;
    33c0:	20 91 e8 1c 	lds	r18, 0x1CE8	; 0x801ce8 <nwkIb>
    33c4:	30 91 e9 1c 	lds	r19, 0x1CE9	; 0x801ce9 <nwkIb+0x1>
    33c8:	89 81       	ldd	r24, Y+1	; 0x01
    33ca:	9a 81       	ldd	r25, Y+2	; 0x02
    33cc:	fc 01       	movw	r30, r24
    33ce:	36 83       	std	Z+6, r19	; 0x06
    33d0:	25 83       	std	Z+5, r18	; 0x05
}
    33d2:	00 00       	nop
    33d4:	0f 90       	pop	r0
    33d6:	0f 90       	pop	r0
    33d8:	0f 90       	pop	r0
    33da:	0f 90       	pop	r0
    33dc:	df 91       	pop	r29
    33de:	cf 91       	pop	r28
    33e0:	08 95       	ret

000033e2 <nwkTxFrame>:
void nwkTxFrame(NwkFrame_t *frame)
{
    33e2:	cf 93       	push	r28
    33e4:	df 93       	push	r29
    33e6:	00 d0       	rcall	.+0      	; 0x33e8 <nwkTxFrame+0x6>
    33e8:	00 d0       	rcall	.+0      	; 0x33ea <nwkTxFrame+0x8>
    33ea:	cd b7       	in	r28, 0x3d	; 61
    33ec:	de b7       	in	r29, 0x3e	; 62
    33ee:	9c 83       	std	Y+4, r25	; 0x04
    33f0:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameHeader_t *header = &frame->header;
    33f2:	8b 81       	ldd	r24, Y+3	; 0x03
    33f4:	9c 81       	ldd	r25, Y+4	; 0x04
    33f6:	02 96       	adiw	r24, 0x02	; 2
    33f8:	9a 83       	std	Y+2, r25	; 0x02
    33fa:	89 83       	std	Y+1, r24	; 0x01

	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    33fc:	8b 81       	ldd	r24, Y+3	; 0x03
    33fe:	9c 81       	ldd	r25, Y+4	; 0x04
    3400:	8a 57       	subi	r24, 0x7A	; 122
    3402:	9f 4f       	sbci	r25, 0xFF	; 255
    3404:	fc 01       	movw	r30, r24
    3406:	80 81       	ld	r24, Z
    3408:	88 2f       	mov	r24, r24
    340a:	90 e0       	ldi	r25, 0x00	; 0
    340c:	82 70       	andi	r24, 0x02	; 2
    340e:	99 27       	eor	r25, r25
    3410:	89 2b       	or	r24, r25
    3412:	31 f0       	breq	.+12     	; 0x3420 <nwkTxFrame+0x3e>
		frame->state = NWK_TX_STATE_DELAY;
    3414:	8b 81       	ldd	r24, Y+3	; 0x03
    3416:	9c 81       	ldd	r25, Y+4	; 0x04
    3418:	22 e1       	ldi	r18, 0x12	; 18
    341a:	fc 01       	movw	r30, r24
    341c:	20 83       	st	Z, r18
    341e:	05 c0       	rjmp	.+10     	; 0x342a <nwkTxFrame+0x48>
#ifdef NWK_ENABLE_SECURITY
		if (header->nwkFcf.security) {
			frame->state = NWK_TX_STATE_ENCRYPT;
		} else
#endif
		frame->state = NWK_TX_STATE_DELAY;
    3420:	8b 81       	ldd	r24, Y+3	; 0x03
    3422:	9c 81       	ldd	r25, Y+4	; 0x04
    3424:	22 e1       	ldi	r18, 0x12	; 18
    3426:	fc 01       	movw	r30, r24
    3428:	20 83       	st	Z, r18
	}

	frame->tx.status = NWK_SUCCESS_STATUS;
    342a:	8b 81       	ldd	r24, Y+3	; 0x03
    342c:	9c 81       	ldd	r25, Y+4	; 0x04
    342e:	8d 57       	subi	r24, 0x7D	; 125
    3430:	9f 4f       	sbci	r25, 0xFF	; 255
    3432:	fc 01       	movw	r30, r24
    3434:	10 82       	st	Z, r1

	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    3436:	8b 81       	ldd	r24, Y+3	; 0x03
    3438:	9c 81       	ldd	r25, Y+4	; 0x04
    343a:	8a 57       	subi	r24, 0x7A	; 122
    343c:	9f 4f       	sbci	r25, 0xFF	; 255
    343e:	fc 01       	movw	r30, r24
    3440:	80 81       	ld	r24, Z
    3442:	88 2f       	mov	r24, r24
    3444:	90 e0       	ldi	r25, 0x00	; 0
    3446:	81 70       	andi	r24, 0x01	; 1
    3448:	99 27       	eor	r25, r25
    344a:	89 2b       	or	r24, r25
    344c:	41 f0       	breq	.+16     	; 0x345e <nwkTxFrame+0x7c>
		header->macDstPanId = NWK_BROADCAST_PANID;
    344e:	89 81       	ldd	r24, Y+1	; 0x01
    3450:	9a 81       	ldd	r25, Y+2	; 0x02
    3452:	2f ef       	ldi	r18, 0xFF	; 255
    3454:	3f ef       	ldi	r19, 0xFF	; 255
    3456:	fc 01       	movw	r30, r24
    3458:	34 83       	std	Z+4, r19	; 0x04
    345a:	23 83       	std	Z+3, r18	; 0x03
    345c:	09 c0       	rjmp	.+18     	; 0x3470 <nwkTxFrame+0x8e>
		} else {
		header->macDstPanId = nwkIb.panId;
    345e:	20 91 ea 1c 	lds	r18, 0x1CEA	; 0x801cea <nwkIb+0x2>
    3462:	30 91 eb 1c 	lds	r19, 0x1CEB	; 0x801ceb <nwkIb+0x3>
    3466:	89 81       	ldd	r24, Y+1	; 0x01
    3468:	9a 81       	ldd	r25, Y+2	; 0x02
    346a:	fc 01       	movw	r30, r24
    346c:	34 83       	std	Z+4, r19	; 0x04
    346e:	23 83       	std	Z+3, r18	; 0x03
	(frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)) {
		nwkRoutePrepareTx(frame);
	} else
#endif

	header->macDstAddr = header->nwkDstAddr;
    3470:	89 81       	ldd	r24, Y+1	; 0x01
    3472:	9a 81       	ldd	r25, Y+2	; 0x02
    3474:	fc 01       	movw	r30, r24
    3476:	25 85       	ldd	r18, Z+13	; 0x0d
    3478:	36 85       	ldd	r19, Z+14	; 0x0e
    347a:	89 81       	ldd	r24, Y+1	; 0x01
    347c:	9a 81       	ldd	r25, Y+2	; 0x02
    347e:	fc 01       	movw	r30, r24
    3480:	36 83       	std	Z+6, r19	; 0x06
    3482:	25 83       	std	Z+5, r18	; 0x05
	header->macSrcAddr = nwkIb.addr;
    3484:	20 91 e8 1c 	lds	r18, 0x1CE8	; 0x801ce8 <nwkIb>
    3488:	30 91 e9 1c 	lds	r19, 0x1CE9	; 0x801ce9 <nwkIb+0x1>
    348c:	89 81       	ldd	r24, Y+1	; 0x01
    348e:	9a 81       	ldd	r25, Y+2	; 0x02
    3490:	fc 01       	movw	r30, r24
    3492:	30 87       	std	Z+8, r19	; 0x08
    3494:	27 83       	std	Z+7, r18	; 0x07
	header->macSeq = ++nwkIb.macSeqNum;
    3496:	80 91 ed 1c 	lds	r24, 0x1CED	; 0x801ced <nwkIb+0x5>
    349a:	8f 5f       	subi	r24, 0xFF	; 255
    349c:	80 93 ed 1c 	sts	0x1CED, r24	; 0x801ced <nwkIb+0x5>
    34a0:	20 91 ed 1c 	lds	r18, 0x1CED	; 0x801ced <nwkIb+0x5>
    34a4:	89 81       	ldd	r24, Y+1	; 0x01
    34a6:	9a 81       	ldd	r25, Y+2	; 0x02
    34a8:	fc 01       	movw	r30, r24
    34aa:	22 83       	std	Z+2, r18	; 0x02

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    34ac:	89 81       	ldd	r24, Y+1	; 0x01
    34ae:	9a 81       	ldd	r25, Y+2	; 0x02
    34b0:	fc 01       	movw	r30, r24
    34b2:	85 81       	ldd	r24, Z+5	; 0x05
    34b4:	96 81       	ldd	r25, Z+6	; 0x06
    34b6:	01 96       	adiw	r24, 0x01	; 1
    34b8:	a9 f4       	brne	.+42     	; 0x34e4 <nwkTxFrame+0x102>
		header->macFcf = 0x8841;
    34ba:	89 81       	ldd	r24, Y+1	; 0x01
    34bc:	9a 81       	ldd	r25, Y+2	; 0x02
    34be:	21 e4       	ldi	r18, 0x41	; 65
    34c0:	38 e8       	ldi	r19, 0x88	; 136
    34c2:	fc 01       	movw	r30, r24
    34c4:	31 83       	std	Z+1, r19	; 0x01
    34c6:	20 83       	st	Z, r18
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    34c8:	0e 94 f3 4b 	call	0x97e6	; 0x97e6 <rand>
    34cc:	87 70       	andi	r24, 0x07	; 7
    34ce:	99 27       	eor	r25, r25
    34d0:	01 96       	adiw	r24, 0x01	; 1
    34d2:	9c 01       	movw	r18, r24
    34d4:	8b 81       	ldd	r24, Y+3	; 0x03
    34d6:	9c 81       	ldd	r25, Y+4	; 0x04
    34d8:	8c 57       	subi	r24, 0x7C	; 124
    34da:	9f 4f       	sbci	r25, 0xFF	; 255
    34dc:	fc 01       	movw	r30, r24
    34de:	31 83       	std	Z+1, r19	; 0x01
    34e0:	20 83       	st	Z, r18
		} else {
		header->macFcf = 0x8841;
		frame->tx.timeout = 0;
	}
}
    34e2:	0e c0       	rjmp	.+28     	; 0x3500 <nwkTxFrame+0x11e>

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
		header->macFcf = 0x8841;
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
		} else {
		header->macFcf = 0x8841;
    34e4:	89 81       	ldd	r24, Y+1	; 0x01
    34e6:	9a 81       	ldd	r25, Y+2	; 0x02
    34e8:	21 e4       	ldi	r18, 0x41	; 65
    34ea:	38 e8       	ldi	r19, 0x88	; 136
    34ec:	fc 01       	movw	r30, r24
    34ee:	31 83       	std	Z+1, r19	; 0x01
    34f0:	20 83       	st	Z, r18
		frame->tx.timeout = 0;
    34f2:	8b 81       	ldd	r24, Y+3	; 0x03
    34f4:	9c 81       	ldd	r25, Y+4	; 0x04
    34f6:	8c 57       	subi	r24, 0x7C	; 124
    34f8:	9f 4f       	sbci	r25, 0xFF	; 255
    34fa:	fc 01       	movw	r30, r24
    34fc:	11 82       	std	Z+1, r1	; 0x01
    34fe:	10 82       	st	Z, r1
	}
}
    3500:	00 00       	nop
    3502:	0f 90       	pop	r0
    3504:	0f 90       	pop	r0
    3506:	0f 90       	pop	r0
    3508:	0f 90       	pop	r0
    350a:	df 91       	pop	r29
    350c:	cf 91       	pop	r28
    350e:	08 95       	ret

00003510 <nwkTxBroadcastFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    3510:	cf 93       	push	r28
    3512:	df 93       	push	r29
    3514:	00 d0       	rcall	.+0      	; 0x3516 <nwkTxBroadcastFrame+0x6>
    3516:	00 d0       	rcall	.+0      	; 0x3518 <nwkTxBroadcastFrame+0x8>
    3518:	cd b7       	in	r28, 0x3d	; 61
    351a:	de b7       	in	r29, 0x3e	; 62
    351c:	9c 83       	std	Y+4, r25	; 0x04
    351e:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
    3520:	0e 94 85 11 	call	0x230a	; 0x230a <nwkFrameAlloc>
    3524:	9a 83       	std	Y+2, r25	; 0x02
    3526:	89 83       	std	Y+1, r24	; 0x01
    3528:	89 81       	ldd	r24, Y+1	; 0x01
    352a:	9a 81       	ldd	r25, Y+2	; 0x02
    352c:	89 2b       	or	r24, r25
    352e:	09 f4       	brne	.+2      	; 0x3532 <nwkTxBroadcastFrame+0x22>
    3530:	76 c0       	rjmp	.+236    	; 0x361e <nwkTxBroadcastFrame+0x10e>
		return;
	}

	newFrame->payload += sizeof(NwkFrameHeader_t);
    3532:	89 81       	ldd	r24, Y+1	; 0x01
    3534:	9a 81       	ldd	r25, Y+2	; 0x02
    3536:	8f 57       	subi	r24, 0x7F	; 127
    3538:	9f 4f       	sbci	r25, 0xFF	; 255
    353a:	fc 01       	movw	r30, r24
    353c:	80 81       	ld	r24, Z
    353e:	91 81       	ldd	r25, Z+1	; 0x01
    3540:	9c 01       	movw	r18, r24
    3542:	20 5f       	subi	r18, 0xF0	; 240
    3544:	3f 4f       	sbci	r19, 0xFF	; 255
    3546:	89 81       	ldd	r24, Y+1	; 0x01
    3548:	9a 81       	ldd	r25, Y+2	; 0x02
    354a:	8f 57       	subi	r24, 0x7F	; 127
    354c:	9f 4f       	sbci	r25, 0xFF	; 255
    354e:	fc 01       	movw	r30, r24
    3550:	31 83       	std	Z+1, r19	; 0x01
    3552:	20 83       	st	Z, r18

	newFrame->state = NWK_TX_STATE_DELAY;
    3554:	89 81       	ldd	r24, Y+1	; 0x01
    3556:	9a 81       	ldd	r25, Y+2	; 0x02
    3558:	22 e1       	ldi	r18, 0x12	; 18
    355a:	fc 01       	movw	r30, r24
    355c:	20 83       	st	Z, r18
	newFrame->size = frame->size;
    355e:	8b 81       	ldd	r24, Y+3	; 0x03
    3560:	9c 81       	ldd	r25, Y+4	; 0x04
    3562:	fc 01       	movw	r30, r24
    3564:	21 81       	ldd	r18, Z+1	; 0x01
    3566:	89 81       	ldd	r24, Y+1	; 0x01
    3568:	9a 81       	ldd	r25, Y+2	; 0x02
    356a:	fc 01       	movw	r30, r24
    356c:	21 83       	std	Z+1, r18	; 0x01
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    356e:	89 81       	ldd	r24, Y+1	; 0x01
    3570:	9a 81       	ldd	r25, Y+2	; 0x02
    3572:	8d 57       	subi	r24, 0x7D	; 125
    3574:	9f 4f       	sbci	r25, 0xFF	; 255
    3576:	fc 01       	movw	r30, r24
    3578:	10 82       	st	Z, r1
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    357a:	0e 94 f3 4b 	call	0x97e6	; 0x97e6 <rand>
    357e:	87 70       	andi	r24, 0x07	; 7
    3580:	99 27       	eor	r25, r25
    3582:	01 96       	adiw	r24, 0x01	; 1
    3584:	9c 01       	movw	r18, r24
    3586:	89 81       	ldd	r24, Y+1	; 0x01
    3588:	9a 81       	ldd	r25, Y+2	; 0x02
    358a:	8c 57       	subi	r24, 0x7C	; 124
    358c:	9f 4f       	sbci	r25, 0xFF	; 255
    358e:	fc 01       	movw	r30, r24
    3590:	31 83       	std	Z+1, r19	; 0x01
    3592:	20 83       	st	Z, r18
	newFrame->tx.confirm = NULL;
    3594:	89 81       	ldd	r24, Y+1	; 0x01
    3596:	9a 81       	ldd	r25, Y+2	; 0x02
    3598:	89 57       	subi	r24, 0x79	; 121
    359a:	9f 4f       	sbci	r25, 0xFF	; 255
    359c:	fc 01       	movw	r30, r24
    359e:	11 82       	std	Z+1, r1	; 0x01
    35a0:	10 82       	st	Z, r1
	memcpy(newFrame->data, frame->data, frame->size);
    35a2:	8b 81       	ldd	r24, Y+3	; 0x03
    35a4:	9c 81       	ldd	r25, Y+4	; 0x04
    35a6:	fc 01       	movw	r30, r24
    35a8:	81 81       	ldd	r24, Z+1	; 0x01
    35aa:	48 2f       	mov	r20, r24
    35ac:	50 e0       	ldi	r21, 0x00	; 0
    35ae:	8b 81       	ldd	r24, Y+3	; 0x03
    35b0:	9c 81       	ldd	r25, Y+4	; 0x04
    35b2:	9c 01       	movw	r18, r24
    35b4:	2e 5f       	subi	r18, 0xFE	; 254
    35b6:	3f 4f       	sbci	r19, 0xFF	; 255
    35b8:	89 81       	ldd	r24, Y+1	; 0x01
    35ba:	9a 81       	ldd	r25, Y+2	; 0x02
    35bc:	02 96       	adiw	r24, 0x02	; 2
    35be:	b9 01       	movw	r22, r18
    35c0:	0e 94 e5 4c 	call	0x99ca	; 0x99ca <memcpy>

	newFrame->header.macFcf = 0x8841;
    35c4:	89 81       	ldd	r24, Y+1	; 0x01
    35c6:	9a 81       	ldd	r25, Y+2	; 0x02
    35c8:	21 e4       	ldi	r18, 0x41	; 65
    35ca:	38 e8       	ldi	r19, 0x88	; 136
    35cc:	fc 01       	movw	r30, r24
    35ce:	33 83       	std	Z+3, r19	; 0x03
    35d0:	22 83       	std	Z+2, r18	; 0x02
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    35d2:	89 81       	ldd	r24, Y+1	; 0x01
    35d4:	9a 81       	ldd	r25, Y+2	; 0x02
    35d6:	2f ef       	ldi	r18, 0xFF	; 255
    35d8:	3f ef       	ldi	r19, 0xFF	; 255
    35da:	fc 01       	movw	r30, r24
    35dc:	30 87       	std	Z+8, r19	; 0x08
    35de:	27 83       	std	Z+7, r18	; 0x07
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    35e0:	8b 81       	ldd	r24, Y+3	; 0x03
    35e2:	9c 81       	ldd	r25, Y+4	; 0x04
    35e4:	fc 01       	movw	r30, r24
    35e6:	25 81       	ldd	r18, Z+5	; 0x05
    35e8:	36 81       	ldd	r19, Z+6	; 0x06
    35ea:	89 81       	ldd	r24, Y+1	; 0x01
    35ec:	9a 81       	ldd	r25, Y+2	; 0x02
    35ee:	fc 01       	movw	r30, r24
    35f0:	36 83       	std	Z+6, r19	; 0x06
    35f2:	25 83       	std	Z+5, r18	; 0x05
	newFrame->header.macSrcAddr = nwkIb.addr;
    35f4:	20 91 e8 1c 	lds	r18, 0x1CE8	; 0x801ce8 <nwkIb>
    35f8:	30 91 e9 1c 	lds	r19, 0x1CE9	; 0x801ce9 <nwkIb+0x1>
    35fc:	89 81       	ldd	r24, Y+1	; 0x01
    35fe:	9a 81       	ldd	r25, Y+2	; 0x02
    3600:	fc 01       	movw	r30, r24
    3602:	32 87       	std	Z+10, r19	; 0x0a
    3604:	21 87       	std	Z+9, r18	; 0x09
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    3606:	80 91 ed 1c 	lds	r24, 0x1CED	; 0x801ced <nwkIb+0x5>
    360a:	8f 5f       	subi	r24, 0xFF	; 255
    360c:	80 93 ed 1c 	sts	0x1CED, r24	; 0x801ced <nwkIb+0x5>
    3610:	20 91 ed 1c 	lds	r18, 0x1CED	; 0x801ced <nwkIb+0x5>
    3614:	89 81       	ldd	r24, Y+1	; 0x01
    3616:	9a 81       	ldd	r25, Y+2	; 0x02
    3618:	fc 01       	movw	r30, r24
    361a:	24 83       	std	Z+4, r18	; 0x04
    361c:	01 c0       	rjmp	.+2      	; 0x3620 <nwkTxBroadcastFrame+0x110>
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
		return;
    361e:	00 00       	nop
	newFrame->header.macFcf = 0x8841;
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
	newFrame->header.macDstPanId = frame->header.macDstPanId;
	newFrame->header.macSrcAddr = nwkIb.addr;
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
}
    3620:	0f 90       	pop	r0
    3622:	0f 90       	pop	r0
    3624:	0f 90       	pop	r0
    3626:	0f 90       	pop	r0
    3628:	df 91       	pop	r29
    362a:	cf 91       	pop	r28
    362c:	08 95       	ret

0000362e <nwkTxAckReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
    362e:	cf 93       	push	r28
    3630:	df 93       	push	r29
    3632:	00 d0       	rcall	.+0      	; 0x3634 <nwkTxAckReceived+0x6>
    3634:	00 d0       	rcall	.+0      	; 0x3636 <nwkTxAckReceived+0x8>
    3636:	00 d0       	rcall	.+0      	; 0x3638 <nwkTxAckReceived+0xa>
    3638:	cd b7       	in	r28, 0x3d	; 61
    363a:	de b7       	in	r29, 0x3e	; 62
    363c:	9e 83       	std	Y+6, r25	; 0x06
    363e:	8d 83       	std	Y+5, r24	; 0x05
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    3640:	8d 81       	ldd	r24, Y+5	; 0x05
    3642:	9e 81       	ldd	r25, Y+6	; 0x06
    3644:	fc 01       	movw	r30, r24
    3646:	87 81       	ldd	r24, Z+7	; 0x07
    3648:	90 85       	ldd	r25, Z+8	; 0x08
    364a:	9c 83       	std	Y+4, r25	; 0x04
    364c:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrame_t *frame = NULL;
    364e:	1a 82       	std	Y+2, r1	; 0x02
    3650:	19 82       	std	Y+1, r1	; 0x01

	if (sizeof(NwkCommandAck_t) != ind->size) {
    3652:	8d 81       	ldd	r24, Y+5	; 0x05
    3654:	9e 81       	ldd	r25, Y+6	; 0x06
    3656:	fc 01       	movw	r30, r24
    3658:	81 85       	ldd	r24, Z+9	; 0x09
    365a:	83 30       	cpi	r24, 0x03	; 3
    365c:	19 f1       	breq	.+70     	; 0x36a4 <nwkTxAckReceived+0x76>
		return false;
    365e:	80 e0       	ldi	r24, 0x00	; 0
    3660:	2c c0       	rjmp	.+88     	; 0x36ba <nwkTxAckReceived+0x8c>
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    3662:	89 81       	ldd	r24, Y+1	; 0x01
    3664:	9a 81       	ldd	r25, Y+2	; 0x02
    3666:	fc 01       	movw	r30, r24
    3668:	80 81       	ld	r24, Z
    366a:	86 31       	cpi	r24, 0x16	; 22
    366c:	d9 f4       	brne	.+54     	; 0x36a4 <nwkTxAckReceived+0x76>
				frame->header.nwkSeq == command->seq) {
    366e:	89 81       	ldd	r24, Y+1	; 0x01
    3670:	9a 81       	ldd	r25, Y+2	; 0x02
    3672:	fc 01       	movw	r30, r24
    3674:	24 85       	ldd	r18, Z+12	; 0x0c
    3676:	8b 81       	ldd	r24, Y+3	; 0x03
    3678:	9c 81       	ldd	r25, Y+4	; 0x04
    367a:	fc 01       	movw	r30, r24
    367c:	81 81       	ldd	r24, Z+1	; 0x01
	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    367e:	28 17       	cp	r18, r24
    3680:	89 f4       	brne	.+34     	; 0x36a4 <nwkTxAckReceived+0x76>
				frame->header.nwkSeq == command->seq) {
			frame->state = NWK_TX_STATE_CONFIRM;
    3682:	89 81       	ldd	r24, Y+1	; 0x01
    3684:	9a 81       	ldd	r25, Y+2	; 0x02
    3686:	27 e1       	ldi	r18, 0x17	; 23
    3688:	fc 01       	movw	r30, r24
    368a:	20 83       	st	Z, r18
			frame->tx.control = command->control;
    368c:	8b 81       	ldd	r24, Y+3	; 0x03
    368e:	9c 81       	ldd	r25, Y+4	; 0x04
    3690:	fc 01       	movw	r30, r24
    3692:	22 81       	ldd	r18, Z+2	; 0x02
    3694:	89 81       	ldd	r24, Y+1	; 0x01
    3696:	9a 81       	ldd	r25, Y+2	; 0x02
    3698:	8a 57       	subi	r24, 0x7A	; 122
    369a:	9f 4f       	sbci	r25, 0xFF	; 255
    369c:	fc 01       	movw	r30, r24
    369e:	20 83       	st	Z, r18
			return true;
    36a0:	81 e0       	ldi	r24, 0x01	; 1
    36a2:	0b c0       	rjmp	.+22     	; 0x36ba <nwkTxAckReceived+0x8c>

	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    36a4:	89 81       	ldd	r24, Y+1	; 0x01
    36a6:	9a 81       	ldd	r25, Y+2	; 0x02
    36a8:	0e 94 11 12 	call	0x2422	; 0x2422 <nwkFrameNext>
    36ac:	9a 83       	std	Y+2, r25	; 0x02
    36ae:	89 83       	std	Y+1, r24	; 0x01
    36b0:	89 81       	ldd	r24, Y+1	; 0x01
    36b2:	9a 81       	ldd	r25, Y+2	; 0x02
    36b4:	89 2b       	or	r24, r25
    36b6:	a9 f6       	brne	.-86     	; 0x3662 <nwkTxAckReceived+0x34>
			frame->tx.control = command->control;
			return true;
		}
	}

	return false;
    36b8:	80 e0       	ldi	r24, 0x00	; 0
}
    36ba:	26 96       	adiw	r28, 0x06	; 6
    36bc:	0f b6       	in	r0, 0x3f	; 63
    36be:	f8 94       	cli
    36c0:	de bf       	out	0x3e, r29	; 62
    36c2:	0f be       	out	0x3f, r0	; 63
    36c4:	cd bf       	out	0x3d, r28	; 61
    36c6:	df 91       	pop	r29
    36c8:	cf 91       	pop	r28
    36ca:	08 95       	ret

000036cc <nwkTxAckWaitTimerHandler>:

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    36cc:	cf 93       	push	r28
    36ce:	df 93       	push	r29
    36d0:	00 d0       	rcall	.+0      	; 0x36d2 <nwkTxAckWaitTimerHandler+0x6>
    36d2:	00 d0       	rcall	.+0      	; 0x36d4 <nwkTxAckWaitTimerHandler+0x8>
    36d4:	1f 92       	push	r1
    36d6:	cd b7       	in	r28, 0x3d	; 61
    36d8:	de b7       	in	r29, 0x3e	; 62
    36da:	9d 83       	std	Y+5, r25	; 0x05
    36dc:	8c 83       	std	Y+4, r24	; 0x04
	NwkFrame_t *frame = NULL;
    36de:	1a 82       	std	Y+2, r1	; 0x02
    36e0:	19 82       	std	Y+1, r1	; 0x01
	bool restart = false;
    36e2:	1b 82       	std	Y+3, r1	; 0x03

	while (NULL != (frame = nwkFrameNext(frame))) {
    36e4:	27 c0       	rjmp	.+78     	; 0x3734 <nwkTxAckWaitTimerHandler+0x68>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    36e6:	89 81       	ldd	r24, Y+1	; 0x01
    36e8:	9a 81       	ldd	r25, Y+2	; 0x02
    36ea:	fc 01       	movw	r30, r24
    36ec:	80 81       	ld	r24, Z
    36ee:	86 31       	cpi	r24, 0x16	; 22
    36f0:	09 f5       	brne	.+66     	; 0x3734 <nwkTxAckWaitTimerHandler+0x68>
			restart = true;
    36f2:	81 e0       	ldi	r24, 0x01	; 1
    36f4:	8b 83       	std	Y+3, r24	; 0x03

			if (0 == --frame->tx.timeout) {
    36f6:	89 81       	ldd	r24, Y+1	; 0x01
    36f8:	9a 81       	ldd	r25, Y+2	; 0x02
    36fa:	8c 57       	subi	r24, 0x7C	; 124
    36fc:	9f 4f       	sbci	r25, 0xFF	; 255
    36fe:	fc 01       	movw	r30, r24
    3700:	80 81       	ld	r24, Z
    3702:	91 81       	ldd	r25, Z+1	; 0x01
    3704:	9c 01       	movw	r18, r24
    3706:	21 50       	subi	r18, 0x01	; 1
    3708:	31 09       	sbc	r19, r1
    370a:	89 81       	ldd	r24, Y+1	; 0x01
    370c:	9a 81       	ldd	r25, Y+2	; 0x02
    370e:	8c 57       	subi	r24, 0x7C	; 124
    3710:	9f 4f       	sbci	r25, 0xFF	; 255
    3712:	fc 01       	movw	r30, r24
    3714:	31 83       	std	Z+1, r19	; 0x01
    3716:	20 83       	st	Z, r18
    3718:	89 81       	ldd	r24, Y+1	; 0x01
    371a:	9a 81       	ldd	r25, Y+2	; 0x02
    371c:	8c 57       	subi	r24, 0x7C	; 124
    371e:	9f 4f       	sbci	r25, 0xFF	; 255
    3720:	fc 01       	movw	r30, r24
    3722:	80 81       	ld	r24, Z
    3724:	91 81       	ldd	r25, Z+1	; 0x01
    3726:	89 2b       	or	r24, r25
    3728:	29 f4       	brne	.+10     	; 0x3734 <nwkTxAckWaitTimerHandler+0x68>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
    372a:	89 81       	ldd	r24, Y+1	; 0x01
    372c:	9a 81       	ldd	r25, Y+2	; 0x02
    372e:	60 e1       	ldi	r22, 0x10	; 16
    3730:	0e 94 b4 1b 	call	0x3768	; 0x3768 <nwkTxConfirm>
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3734:	89 81       	ldd	r24, Y+1	; 0x01
    3736:	9a 81       	ldd	r25, Y+2	; 0x02
    3738:	0e 94 11 12 	call	0x2422	; 0x2422 <nwkFrameNext>
    373c:	9a 83       	std	Y+2, r25	; 0x02
    373e:	89 83       	std	Y+1, r24	; 0x01
    3740:	89 81       	ldd	r24, Y+1	; 0x01
    3742:	9a 81       	ldd	r25, Y+2	; 0x02
    3744:	89 2b       	or	r24, r25
    3746:	79 f6       	brne	.-98     	; 0x36e6 <nwkTxAckWaitTimerHandler+0x1a>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
			}
		}
	}

	if (restart) {
    3748:	8b 81       	ldd	r24, Y+3	; 0x03
    374a:	88 23       	and	r24, r24
    374c:	21 f0       	breq	.+8      	; 0x3756 <nwkTxAckWaitTimerHandler+0x8a>
		SYS_TimerStart(timer);
    374e:	8c 81       	ldd	r24, Y+4	; 0x04
    3750:	9d 81       	ldd	r25, Y+5	; 0x05
    3752:	0e 94 67 21 	call	0x42ce	; 0x42ce <SYS_TimerStart>
	}
}
    3756:	00 00       	nop
    3758:	0f 90       	pop	r0
    375a:	0f 90       	pop	r0
    375c:	0f 90       	pop	r0
    375e:	0f 90       	pop	r0
    3760:	0f 90       	pop	r0
    3762:	df 91       	pop	r29
    3764:	cf 91       	pop	r28
    3766:	08 95       	ret

00003768 <nwkTxConfirm>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
    3768:	cf 93       	push	r28
    376a:	df 93       	push	r29
    376c:	00 d0       	rcall	.+0      	; 0x376e <nwkTxConfirm+0x6>
    376e:	1f 92       	push	r1
    3770:	cd b7       	in	r28, 0x3d	; 61
    3772:	de b7       	in	r29, 0x3e	; 62
    3774:	9a 83       	std	Y+2, r25	; 0x02
    3776:	89 83       	std	Y+1, r24	; 0x01
    3778:	6b 83       	std	Y+3, r22	; 0x03
	frame->state = NWK_TX_STATE_CONFIRM;
    377a:	89 81       	ldd	r24, Y+1	; 0x01
    377c:	9a 81       	ldd	r25, Y+2	; 0x02
    377e:	27 e1       	ldi	r18, 0x17	; 23
    3780:	fc 01       	movw	r30, r24
    3782:	20 83       	st	Z, r18
	frame->tx.status = status;
    3784:	89 81       	ldd	r24, Y+1	; 0x01
    3786:	9a 81       	ldd	r25, Y+2	; 0x02
    3788:	8d 57       	subi	r24, 0x7D	; 125
    378a:	9f 4f       	sbci	r25, 0xFF	; 255
    378c:	2b 81       	ldd	r18, Y+3	; 0x03
    378e:	fc 01       	movw	r30, r24
    3790:	20 83       	st	Z, r18
}
    3792:	00 00       	nop
    3794:	0f 90       	pop	r0
    3796:	0f 90       	pop	r0
    3798:	0f 90       	pop	r0
    379a:	df 91       	pop	r29
    379c:	cf 91       	pop	r28
    379e:	08 95       	ret

000037a0 <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    37a0:	cf 93       	push	r28
    37a2:	df 93       	push	r29
    37a4:	00 d0       	rcall	.+0      	; 0x37a6 <nwkTxDelayTimerHandler+0x6>
    37a6:	00 d0       	rcall	.+0      	; 0x37a8 <nwkTxDelayTimerHandler+0x8>
    37a8:	1f 92       	push	r1
    37aa:	cd b7       	in	r28, 0x3d	; 61
    37ac:	de b7       	in	r29, 0x3e	; 62
    37ae:	9d 83       	std	Y+5, r25	; 0x05
    37b0:	8c 83       	std	Y+4, r24	; 0x04
	NwkFrame_t *frame = NULL;
    37b2:	1a 82       	std	Y+2, r1	; 0x02
    37b4:	19 82       	std	Y+1, r1	; 0x01
	bool restart = false;
    37b6:	1b 82       	std	Y+3, r1	; 0x03

	while (NULL != (frame = nwkFrameNext(frame))) {
    37b8:	27 c0       	rjmp	.+78     	; 0x3808 <nwkTxDelayTimerHandler+0x68>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    37ba:	89 81       	ldd	r24, Y+1	; 0x01
    37bc:	9a 81       	ldd	r25, Y+2	; 0x02
    37be:	fc 01       	movw	r30, r24
    37c0:	80 81       	ld	r24, Z
    37c2:	81 31       	cpi	r24, 0x11	; 17
    37c4:	09 f5       	brne	.+66     	; 0x3808 <nwkTxDelayTimerHandler+0x68>
			restart = true;
    37c6:	81 e0       	ldi	r24, 0x01	; 1
    37c8:	8b 83       	std	Y+3, r24	; 0x03

			if (0 == --frame->tx.timeout) {
    37ca:	89 81       	ldd	r24, Y+1	; 0x01
    37cc:	9a 81       	ldd	r25, Y+2	; 0x02
    37ce:	8c 57       	subi	r24, 0x7C	; 124
    37d0:	9f 4f       	sbci	r25, 0xFF	; 255
    37d2:	fc 01       	movw	r30, r24
    37d4:	80 81       	ld	r24, Z
    37d6:	91 81       	ldd	r25, Z+1	; 0x01
    37d8:	9c 01       	movw	r18, r24
    37da:	21 50       	subi	r18, 0x01	; 1
    37dc:	31 09       	sbc	r19, r1
    37de:	89 81       	ldd	r24, Y+1	; 0x01
    37e0:	9a 81       	ldd	r25, Y+2	; 0x02
    37e2:	8c 57       	subi	r24, 0x7C	; 124
    37e4:	9f 4f       	sbci	r25, 0xFF	; 255
    37e6:	fc 01       	movw	r30, r24
    37e8:	31 83       	std	Z+1, r19	; 0x01
    37ea:	20 83       	st	Z, r18
    37ec:	89 81       	ldd	r24, Y+1	; 0x01
    37ee:	9a 81       	ldd	r25, Y+2	; 0x02
    37f0:	8c 57       	subi	r24, 0x7C	; 124
    37f2:	9f 4f       	sbci	r25, 0xFF	; 255
    37f4:	fc 01       	movw	r30, r24
    37f6:	80 81       	ld	r24, Z
    37f8:	91 81       	ldd	r25, Z+1	; 0x01
    37fa:	89 2b       	or	r24, r25
    37fc:	29 f4       	brne	.+10     	; 0x3808 <nwkTxDelayTimerHandler+0x68>
				frame->state = NWK_TX_STATE_SEND;
    37fe:	89 81       	ldd	r24, Y+1	; 0x01
    3800:	9a 81       	ldd	r25, Y+2	; 0x02
    3802:	23 e1       	ldi	r18, 0x13	; 19
    3804:	fc 01       	movw	r30, r24
    3806:	20 83       	st	Z, r18
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3808:	89 81       	ldd	r24, Y+1	; 0x01
    380a:	9a 81       	ldd	r25, Y+2	; 0x02
    380c:	0e 94 11 12 	call	0x2422	; 0x2422 <nwkFrameNext>
    3810:	9a 83       	std	Y+2, r25	; 0x02
    3812:	89 83       	std	Y+1, r24	; 0x01
    3814:	89 81       	ldd	r24, Y+1	; 0x01
    3816:	9a 81       	ldd	r25, Y+2	; 0x02
    3818:	89 2b       	or	r24, r25
    381a:	79 f6       	brne	.-98     	; 0x37ba <nwkTxDelayTimerHandler+0x1a>
				frame->state = NWK_TX_STATE_SEND;
			}
		}
	}

	if (restart) {
    381c:	8b 81       	ldd	r24, Y+3	; 0x03
    381e:	88 23       	and	r24, r24
    3820:	21 f0       	breq	.+8      	; 0x382a <nwkTxDelayTimerHandler+0x8a>
		SYS_TimerStart(timer);
    3822:	8c 81       	ldd	r24, Y+4	; 0x04
    3824:	9d 81       	ldd	r25, Y+5	; 0x05
    3826:	0e 94 67 21 	call	0x42ce	; 0x42ce <SYS_TimerStart>
	}
}
    382a:	00 00       	nop
    382c:	0f 90       	pop	r0
    382e:	0f 90       	pop	r0
    3830:	0f 90       	pop	r0
    3832:	0f 90       	pop	r0
    3834:	0f 90       	pop	r0
    3836:	df 91       	pop	r29
    3838:	cf 91       	pop	r28
    383a:	08 95       	ret

0000383c <nwkTxConvertPhyStatus>:

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
    383c:	cf 93       	push	r28
    383e:	df 93       	push	r29
    3840:	1f 92       	push	r1
    3842:	cd b7       	in	r28, 0x3d	; 61
    3844:	de b7       	in	r29, 0x3e	; 62
    3846:	89 83       	std	Y+1, r24	; 0x01
	switch (status) {
    3848:	89 81       	ldd	r24, Y+1	; 0x01
    384a:	88 2f       	mov	r24, r24
    384c:	90 e0       	ldi	r25, 0x00	; 0
    384e:	81 30       	cpi	r24, 0x01	; 1
    3850:	91 05       	cpc	r25, r1
    3852:	39 f0       	breq	.+14     	; 0x3862 <nwkTxConvertPhyStatus+0x26>
    3854:	82 30       	cpi	r24, 0x02	; 2
    3856:	91 05       	cpc	r25, r1
    3858:	31 f0       	breq	.+12     	; 0x3866 <nwkTxConvertPhyStatus+0x2a>
    385a:	89 2b       	or	r24, r25
    385c:	31 f4       	brne	.+12     	; 0x386a <nwkTxConvertPhyStatus+0x2e>
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;
    385e:	80 e0       	ldi	r24, 0x00	; 0
    3860:	05 c0       	rjmp	.+10     	; 0x386c <nwkTxConvertPhyStatus+0x30>

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    3862:	80 e2       	ldi	r24, 0x20	; 32
    3864:	03 c0       	rjmp	.+6      	; 0x386c <nwkTxConvertPhyStatus+0x30>

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;
    3866:	81 e2       	ldi	r24, 0x21	; 33
    3868:	01 c0       	rjmp	.+2      	; 0x386c <nwkTxConvertPhyStatus+0x30>

	default:
		return NWK_ERROR_STATUS;
    386a:	81 e0       	ldi	r24, 0x01	; 1
	}
}
    386c:	0f 90       	pop	r0
    386e:	df 91       	pop	r29
    3870:	cf 91       	pop	r28
    3872:	08 95       	ret

00003874 <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
    3874:	0f 93       	push	r16
    3876:	1f 93       	push	r17
    3878:	cf 93       	push	r28
    387a:	df 93       	push	r29
    387c:	1f 92       	push	r1
    387e:	cd b7       	in	r28, 0x3d	; 61
    3880:	de b7       	in	r29, 0x3e	; 62
    3882:	89 83       	std	Y+1, r24	; 0x01
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3884:	00 91 51 1a 	lds	r16, 0x1A51	; 0x801a51 <nwkTxPhyActiveFrame>
    3888:	10 91 52 1a 	lds	r17, 0x1A52	; 0x801a52 <nwkTxPhyActiveFrame+0x1>
    388c:	89 81       	ldd	r24, Y+1	; 0x01
    388e:	0e 94 1e 1c 	call	0x383c	; 0x383c <nwkTxConvertPhyStatus>
    3892:	28 2f       	mov	r18, r24
    3894:	c8 01       	movw	r24, r16
    3896:	8d 57       	subi	r24, 0x7D	; 125
    3898:	9f 4f       	sbci	r25, 0xFF	; 255
    389a:	fc 01       	movw	r30, r24
    389c:	20 83       	st	Z, r18
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    389e:	80 91 51 1a 	lds	r24, 0x1A51	; 0x801a51 <nwkTxPhyActiveFrame>
    38a2:	90 91 52 1a 	lds	r25, 0x1A52	; 0x801a52 <nwkTxPhyActiveFrame+0x1>
    38a6:	25 e1       	ldi	r18, 0x15	; 21
    38a8:	fc 01       	movw	r30, r24
    38aa:	20 83       	st	Z, r18
	nwkTxPhyActiveFrame = NULL;
    38ac:	10 92 52 1a 	sts	0x1A52, r1	; 0x801a52 <nwkTxPhyActiveFrame+0x1>
    38b0:	10 92 51 1a 	sts	0x1A51, r1	; 0x801a51 <nwkTxPhyActiveFrame>
	nwkIb.lock--;
    38b4:	80 91 0e 1d 	lds	r24, 0x1D0E	; 0x801d0e <nwkIb+0x26>
    38b8:	90 91 0f 1d 	lds	r25, 0x1D0F	; 0x801d0f <nwkIb+0x27>
    38bc:	01 97       	sbiw	r24, 0x01	; 1
    38be:	90 93 0f 1d 	sts	0x1D0F, r25	; 0x801d0f <nwkIb+0x27>
    38c2:	80 93 0e 1d 	sts	0x1D0E, r24	; 0x801d0e <nwkIb+0x26>
}
    38c6:	00 00       	nop
    38c8:	0f 90       	pop	r0
    38ca:	df 91       	pop	r29
    38cc:	cf 91       	pop	r28
    38ce:	1f 91       	pop	r17
    38d0:	0f 91       	pop	r16
    38d2:	08 95       	ret

000038d4 <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    38d4:	cf 93       	push	r28
    38d6:	df 93       	push	r29
    38d8:	00 d0       	rcall	.+0      	; 0x38da <nwkTxTaskHandler+0x6>
    38da:	cd b7       	in	r28, 0x3d	; 61
    38dc:	de b7       	in	r29, 0x3e	; 62
	NwkFrame_t *frame = NULL;
    38de:	1a 82       	std	Y+2, r1	; 0x02
    38e0:	19 82       	std	Y+1, r1	; 0x01

	while (NULL != (frame = nwkFrameNext(frame))) {
    38e2:	ae c0       	rjmp	.+348    	; 0x3a40 <nwkTxTaskHandler+0x16c>
		switch (frame->state) {
    38e4:	89 81       	ldd	r24, Y+1	; 0x01
    38e6:	9a 81       	ldd	r25, Y+2	; 0x02
    38e8:	fc 01       	movw	r30, r24
    38ea:	80 81       	ld	r24, Z
    38ec:	88 2f       	mov	r24, r24
    38ee:	90 e0       	ldi	r25, 0x00	; 0
    38f0:	84 31       	cpi	r24, 0x14	; 20
    38f2:	91 05       	cpc	r25, r1
    38f4:	09 f4       	brne	.+2      	; 0x38f8 <nwkTxTaskHandler+0x24>
    38f6:	a4 c0       	rjmp	.+328    	; 0x3a40 <nwkTxTaskHandler+0x16c>
    38f8:	85 31       	cpi	r24, 0x15	; 21
    38fa:	91 05       	cpc	r25, r1
    38fc:	34 f4       	brge	.+12     	; 0x390a <nwkTxTaskHandler+0x36>
    38fe:	82 31       	cpi	r24, 0x12	; 18
    3900:	91 05       	cpc	r25, r1
    3902:	79 f0       	breq	.+30     	; 0x3922 <nwkTxTaskHandler+0x4e>
    3904:	43 97       	sbiw	r24, 0x13	; 19
    3906:	31 f1       	breq	.+76     	; 0x3954 <nwkTxTaskHandler+0x80>
    3908:	9a c0       	rjmp	.+308    	; 0x3a3e <nwkTxTaskHandler+0x16a>
    390a:	86 31       	cpi	r24, 0x16	; 22
    390c:	91 05       	cpc	r25, r1
    390e:	09 f4       	brne	.+2      	; 0x3912 <nwkTxTaskHandler+0x3e>
    3910:	97 c0       	rjmp	.+302    	; 0x3a40 <nwkTxTaskHandler+0x16c>
    3912:	86 31       	cpi	r24, 0x16	; 22
    3914:	91 05       	cpc	r25, r1
    3916:	0c f4       	brge	.+2      	; 0x391a <nwkTxTaskHandler+0x46>
    3918:	3e c0       	rjmp	.+124    	; 0x3996 <nwkTxTaskHandler+0xc2>
    391a:	47 97       	sbiw	r24, 0x17	; 23
    391c:	09 f4       	brne	.+2      	; 0x3920 <nwkTxTaskHandler+0x4c>
    391e:	75 c0       	rjmp	.+234    	; 0x3a0a <nwkTxTaskHandler+0x136>
    3920:	8e c0       	rjmp	.+284    	; 0x3a3e <nwkTxTaskHandler+0x16a>
		break;
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    3922:	89 81       	ldd	r24, Y+1	; 0x01
    3924:	9a 81       	ldd	r25, Y+2	; 0x02
    3926:	8c 57       	subi	r24, 0x7C	; 124
    3928:	9f 4f       	sbci	r25, 0xFF	; 255
    392a:	fc 01       	movw	r30, r24
    392c:	80 81       	ld	r24, Z
    392e:	91 81       	ldd	r25, Z+1	; 0x01
    3930:	89 2b       	or	r24, r25
    3932:	51 f0       	breq	.+20     	; 0x3948 <nwkTxTaskHandler+0x74>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    3934:	89 81       	ldd	r24, Y+1	; 0x01
    3936:	9a 81       	ldd	r25, Y+2	; 0x02
    3938:	21 e1       	ldi	r18, 0x11	; 17
    393a:	fc 01       	movw	r30, r24
    393c:	20 83       	st	Z, r18
				SYS_TimerStart(&nwkTxDelayTimer);
    393e:	80 e6       	ldi	r24, 0x60	; 96
    3940:	9a e1       	ldi	r25, 0x1A	; 26
    3942:	0e 94 67 21 	call	0x42ce	; 0x42ce <SYS_TimerStart>
    3946:	7c c0       	rjmp	.+248    	; 0x3a40 <nwkTxTaskHandler+0x16c>
			} else {
				frame->state = NWK_TX_STATE_SEND;
    3948:	89 81       	ldd	r24, Y+1	; 0x01
    394a:	9a 81       	ldd	r25, Y+2	; 0x02
    394c:	23 e1       	ldi	r18, 0x13	; 19
    394e:	fc 01       	movw	r30, r24
    3950:	20 83       	st	Z, r18
			}
		}
		break;
    3952:	76 c0       	rjmp	.+236    	; 0x3a40 <nwkTxTaskHandler+0x16c>

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    3954:	80 91 51 1a 	lds	r24, 0x1A51	; 0x801a51 <nwkTxPhyActiveFrame>
    3958:	90 91 52 1a 	lds	r25, 0x1A52	; 0x801a52 <nwkTxPhyActiveFrame+0x1>
    395c:	89 2b       	or	r24, r25
    395e:	09 f0       	breq	.+2      	; 0x3962 <nwkTxTaskHandler+0x8e>
    3960:	6f c0       	rjmp	.+222    	; 0x3a40 <nwkTxTaskHandler+0x16c>
				nwkTxPhyActiveFrame = frame;
    3962:	89 81       	ldd	r24, Y+1	; 0x01
    3964:	9a 81       	ldd	r25, Y+2	; 0x02
    3966:	90 93 52 1a 	sts	0x1A52, r25	; 0x801a52 <nwkTxPhyActiveFrame+0x1>
    396a:	80 93 51 1a 	sts	0x1A51, r24	; 0x801a51 <nwkTxPhyActiveFrame>
				frame->state = NWK_TX_STATE_WAIT_CONF;
    396e:	89 81       	ldd	r24, Y+1	; 0x01
    3970:	9a 81       	ldd	r25, Y+2	; 0x02
    3972:	24 e1       	ldi	r18, 0x14	; 20
    3974:	fc 01       	movw	r30, r24
    3976:	20 83       	st	Z, r18
				PHY_DataReq(&(frame->size));
    3978:	89 81       	ldd	r24, Y+1	; 0x01
    397a:	9a 81       	ldd	r25, Y+2	; 0x02
    397c:	01 96       	adiw	r24, 0x01	; 1
    397e:	0e 94 e1 1e 	call	0x3dc2	; 0x3dc2 <PHY_DataReq>
				nwkIb.lock++;
    3982:	80 91 0e 1d 	lds	r24, 0x1D0E	; 0x801d0e <nwkIb+0x26>
    3986:	90 91 0f 1d 	lds	r25, 0x1D0F	; 0x801d0f <nwkIb+0x27>
    398a:	01 96       	adiw	r24, 0x01	; 1
    398c:	90 93 0f 1d 	sts	0x1D0F, r25	; 0x801d0f <nwkIb+0x27>
    3990:	80 93 0e 1d 	sts	0x1D0E, r24	; 0x801d0e <nwkIb+0x26>
			}
		}
		break;
    3994:	55 c0       	rjmp	.+170    	; 0x3a40 <nwkTxTaskHandler+0x16c>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    3996:	89 81       	ldd	r24, Y+1	; 0x01
    3998:	9a 81       	ldd	r25, Y+2	; 0x02
    399a:	8d 57       	subi	r24, 0x7D	; 125
    399c:	9f 4f       	sbci	r25, 0xFF	; 255
    399e:	fc 01       	movw	r30, r24
    39a0:	80 81       	ld	r24, Z
    39a2:	88 23       	and	r24, r24
    39a4:	61 f5       	brne	.+88     	; 0x39fe <nwkTxTaskHandler+0x12a>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    39a6:	89 81       	ldd	r24, Y+1	; 0x01
    39a8:	9a 81       	ldd	r25, Y+2	; 0x02
    39aa:	fc 01       	movw	r30, r24
    39ac:	25 85       	ldd	r18, Z+13	; 0x0d
    39ae:	36 85       	ldd	r19, Z+14	; 0x0e
    39b0:	80 91 e8 1c 	lds	r24, 0x1CE8	; 0x801ce8 <nwkIb>
    39b4:	90 91 e9 1c 	lds	r25, 0x1CE9	; 0x801ce9 <nwkIb+0x1>
    39b8:	28 17       	cp	r18, r24
    39ba:	39 07       	cpc	r19, r25
    39bc:	d1 f4       	brne	.+52     	; 0x39f2 <nwkTxTaskHandler+0x11e>
    39be:	89 81       	ldd	r24, Y+1	; 0x01
    39c0:	9a 81       	ldd	r25, Y+2	; 0x02
    39c2:	fc 01       	movw	r30, r24
    39c4:	83 85       	ldd	r24, Z+11	; 0x0b
    39c6:	81 70       	andi	r24, 0x01	; 1
    39c8:	88 23       	and	r24, r24
    39ca:	99 f0       	breq	.+38     	; 0x39f2 <nwkTxTaskHandler+0x11e>
						frame->header.nwkFcf.
						ackRequest) {
					frame->state = NWK_TX_STATE_WAIT_ACK;
    39cc:	89 81       	ldd	r24, Y+1	; 0x01
    39ce:	9a 81       	ldd	r25, Y+2	; 0x02
    39d0:	26 e1       	ldi	r18, 0x16	; 22
    39d2:	fc 01       	movw	r30, r24
    39d4:	20 83       	st	Z, r18
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    39d6:	89 81       	ldd	r24, Y+1	; 0x01
    39d8:	9a 81       	ldd	r25, Y+2	; 0x02
    39da:	8c 57       	subi	r24, 0x7C	; 124
    39dc:	9f 4f       	sbci	r25, 0xFF	; 255
    39de:	25 e1       	ldi	r18, 0x15	; 21
    39e0:	30 e0       	ldi	r19, 0x00	; 0
    39e2:	fc 01       	movw	r30, r24
    39e4:	31 83       	std	Z+1, r19	; 0x01
    39e6:	20 83       	st	Z, r18
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
    39e8:	83 e5       	ldi	r24, 0x53	; 83
    39ea:	9a e1       	ldi	r25, 0x1A	; 26
    39ec:	0e 94 67 21 	call	0x42ce	; 0x42ce <SYS_TimerStart>
    39f0:	0b c0       	rjmp	.+22     	; 0x3a08 <nwkTxTaskHandler+0x134>
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    39f2:	89 81       	ldd	r24, Y+1	; 0x01
    39f4:	9a 81       	ldd	r25, Y+2	; 0x02
    39f6:	27 e1       	ldi	r18, 0x17	; 23
    39f8:	fc 01       	movw	r30, r24
    39fa:	20 83       	st	Z, r18
    39fc:	21 c0       	rjmp	.+66     	; 0x3a40 <nwkTxTaskHandler+0x16c>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    39fe:	89 81       	ldd	r24, Y+1	; 0x01
    3a00:	9a 81       	ldd	r25, Y+2	; 0x02
    3a02:	27 e1       	ldi	r18, 0x17	; 23
    3a04:	fc 01       	movw	r30, r24
    3a06:	20 83       	st	Z, r18
			}
		}
		break;
    3a08:	1b c0       	rjmp	.+54     	; 0x3a40 <nwkTxTaskHandler+0x16c>
		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
#endif
			if (NULL == frame->tx.confirm) {
    3a0a:	89 81       	ldd	r24, Y+1	; 0x01
    3a0c:	9a 81       	ldd	r25, Y+2	; 0x02
    3a0e:	89 57       	subi	r24, 0x79	; 121
    3a10:	9f 4f       	sbci	r25, 0xFF	; 255
    3a12:	fc 01       	movw	r30, r24
    3a14:	80 81       	ld	r24, Z
    3a16:	91 81       	ldd	r25, Z+1	; 0x01
    3a18:	89 2b       	or	r24, r25
    3a1a:	29 f4       	brne	.+10     	; 0x3a26 <nwkTxTaskHandler+0x152>
				nwkFrameFree(frame);
    3a1c:	89 81       	ldd	r24, Y+1	; 0x01
    3a1e:	9a 81       	ldd	r25, Y+2	; 0x02
    3a20:	0e 94 f7 11 	call	0x23ee	; 0x23ee <nwkFrameFree>
    3a24:	0d c0       	rjmp	.+26     	; 0x3a40 <nwkTxTaskHandler+0x16c>
			} else {
				frame->tx.confirm(frame);
    3a26:	89 81       	ldd	r24, Y+1	; 0x01
    3a28:	9a 81       	ldd	r25, Y+2	; 0x02
    3a2a:	89 57       	subi	r24, 0x79	; 121
    3a2c:	9f 4f       	sbci	r25, 0xFF	; 255
    3a2e:	fc 01       	movw	r30, r24
    3a30:	20 81       	ld	r18, Z
    3a32:	31 81       	ldd	r19, Z+1	; 0x01
    3a34:	89 81       	ldd	r24, Y+1	; 0x01
    3a36:	9a 81       	ldd	r25, Y+2	; 0x02
    3a38:	f9 01       	movw	r30, r18
    3a3a:	09 95       	icall
			}
		}
		break;
    3a3c:	01 c0       	rjmp	.+2      	; 0x3a40 <nwkTxTaskHandler+0x16c>

		default:
			break;
    3a3e:	00 00       	nop
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3a40:	89 81       	ldd	r24, Y+1	; 0x01
    3a42:	9a 81       	ldd	r25, Y+2	; 0x02
    3a44:	0e 94 11 12 	call	0x2422	; 0x2422 <nwkFrameNext>
    3a48:	9a 83       	std	Y+2, r25	; 0x02
    3a4a:	89 83       	std	Y+1, r24	; 0x01
    3a4c:	89 81       	ldd	r24, Y+1	; 0x01
    3a4e:	9a 81       	ldd	r25, Y+2	; 0x02
    3a50:	89 2b       	or	r24, r25
    3a52:	09 f0       	breq	.+2      	; 0x3a56 <nwkTxTaskHandler+0x182>
    3a54:	47 cf       	rjmp	.-370    	; 0x38e4 <nwkTxTaskHandler+0x10>

		default:
			break;
		}
	}
}
    3a56:	00 00       	nop
    3a58:	0f 90       	pop	r0
    3a5a:	0f 90       	pop	r0
    3a5c:	df 91       	pop	r29
    3a5e:	cf 91       	pop	r28
    3a60:	08 95       	ret

00003a62 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    3a62:	cf 93       	push	r28
    3a64:	df 93       	push	r29
    3a66:	00 d0       	rcall	.+0      	; 0x3a68 <sysclk_enable_peripheral_clock+0x6>
    3a68:	cd b7       	in	r28, 0x3d	; 61
    3a6a:	de b7       	in	r29, 0x3e	; 62
    3a6c:	9a 83       	std	Y+2, r25	; 0x02
    3a6e:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    3a70:	89 81       	ldd	r24, Y+1	; 0x01
    3a72:	9a 81       	ldd	r25, Y+2	; 0x02
    3a74:	89 2b       	or	r24, r25
    3a76:	09 f4       	brne	.+2      	; 0x3a7a <sysclk_enable_peripheral_clock+0x18>
    3a78:	7b c0       	rjmp	.+246    	; 0x3b70 <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    3a7a:	89 81       	ldd	r24, Y+1	; 0x01
    3a7c:	9a 81       	ldd	r25, Y+2	; 0x02
    3a7e:	88 37       	cpi	r24, 0x78	; 120
    3a80:	91 05       	cpc	r25, r1
    3a82:	49 f4       	brne	.+18     	; 0x3a96 <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    3a84:	61 e0       	ldi	r22, 0x01	; 1
    3a86:	80 e0       	ldi	r24, 0x00	; 0
    3a88:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    3a8c:	60 e1       	ldi	r22, 0x10	; 16
    3a8e:	80 e0       	ldi	r24, 0x00	; 0
    3a90:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a94:	6d c0       	rjmp	.+218    	; 0x3b70 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    3a96:	89 81       	ldd	r24, Y+1	; 0x01
    3a98:	9a 81       	ldd	r25, Y+2	; 0x02
    3a9a:	80 3c       	cpi	r24, 0xC0	; 192
    3a9c:	91 05       	cpc	r25, r1
    3a9e:	29 f4       	brne	.+10     	; 0x3aaa <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    3aa0:	62 e0       	ldi	r22, 0x02	; 2
    3aa2:	80 e0       	ldi	r24, 0x00	; 0
    3aa4:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3aa8:	63 c0       	rjmp	.+198    	; 0x3b70 <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    3aaa:	89 81       	ldd	r24, Y+1	; 0x01
    3aac:	9a 81       	ldd	r25, Y+2	; 0x02
    3aae:	8c 34       	cpi	r24, 0x4C	; 76
    3ab0:	91 05       	cpc	r25, r1
    3ab2:	29 f4       	brne	.+10     	; 0x3abe <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    3ab4:	64 e0       	ldi	r22, 0x04	; 4
    3ab6:	80 e0       	ldi	r24, 0x00	; 0
    3ab8:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3abc:	59 c0       	rjmp	.+178    	; 0x3b70 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    3abe:	89 81       	ldd	r24, Y+1	; 0x01
    3ac0:	9a 81       	ldd	r25, Y+2	; 0x02
    3ac2:	80 38       	cpi	r24, 0x80	; 128
    3ac4:	91 05       	cpc	r25, r1
    3ac6:	29 f4       	brne	.+10     	; 0x3ad2 <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    3ac8:	68 e0       	ldi	r22, 0x08	; 8
    3aca:	80 e0       	ldi	r24, 0x00	; 0
    3acc:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3ad0:	4f c0       	rjmp	.+158    	; 0x3b70 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    3ad2:	89 81       	ldd	r24, Y+1	; 0x01
    3ad4:	9a 81       	ldd	r25, Y+2	; 0x02
    3ad6:	84 34       	cpi	r24, 0x44	; 68
    3ad8:	91 05       	cpc	r25, r1
    3ada:	29 f4       	brne	.+10     	; 0x3ae6 <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    3adc:	60 e2       	ldi	r22, 0x20	; 32
    3ade:	80 e0       	ldi	r24, 0x00	; 0
    3ae0:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3ae4:	45 c0       	rjmp	.+138    	; 0x3b70 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    3ae6:	89 81       	ldd	r24, Y+1	; 0x01
    3ae8:	9a 81       	ldd	r25, Y+2	; 0x02
    3aea:	80 3b       	cpi	r24, 0xB0	; 176
    3aec:	91 05       	cpc	r25, r1
    3aee:	29 f4       	brne	.+10     	; 0x3afa <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    3af0:	60 e4       	ldi	r22, 0x40	; 64
    3af2:	80 e0       	ldi	r24, 0x00	; 0
    3af4:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3af8:	3b c0       	rjmp	.+118    	; 0x3b70 <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    3afa:	89 81       	ldd	r24, Y+1	; 0x01
    3afc:	9a 81       	ldd	r25, Y+2	; 0x02
    3afe:	88 3b       	cpi	r24, 0xB8	; 184
    3b00:	91 05       	cpc	r25, r1
    3b02:	29 f4       	brne	.+10     	; 0x3b0e <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    3b04:	60 e8       	ldi	r22, 0x80	; 128
    3b06:	80 e0       	ldi	r24, 0x00	; 0
    3b08:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3b0c:	31 c0       	rjmp	.+98     	; 0x3b70 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    3b0e:	89 81       	ldd	r24, Y+1	; 0x01
    3b10:	9a 81       	ldd	r25, Y+2	; 0x02
    3b12:	88 3c       	cpi	r24, 0xC8	; 200
    3b14:	91 05       	cpc	r25, r1
    3b16:	29 f4       	brne	.+10     	; 0x3b22 <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    3b18:	61 e0       	ldi	r22, 0x01	; 1
    3b1a:	81 e0       	ldi	r24, 0x01	; 1
    3b1c:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3b20:	27 c0       	rjmp	.+78     	; 0x3b70 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    3b22:	89 81       	ldd	r24, Y+1	; 0x01
    3b24:	9a 81       	ldd	r25, Y+2	; 0x02
    3b26:	80 39       	cpi	r24, 0x90	; 144
    3b28:	91 05       	cpc	r25, r1
    3b2a:	29 f4       	brne	.+10     	; 0x3b36 <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    3b2c:	68 e0       	ldi	r22, 0x08	; 8
    3b2e:	81 e0       	ldi	r24, 0x01	; 1
    3b30:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3b34:	1d c0       	rjmp	.+58     	; 0x3b70 <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    3b36:	89 81       	ldd	r24, Y+1	; 0x01
    3b38:	9a 81       	ldd	r25, Y+2	; 0x02
    3b3a:	80 3a       	cpi	r24, 0xA0	; 160
    3b3c:	91 05       	cpc	r25, r1
    3b3e:	29 f4       	brne	.+10     	; 0x3b4a <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    3b40:	60 e1       	ldi	r22, 0x10	; 16
    3b42:	81 e0       	ldi	r24, 0x01	; 1
    3b44:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3b48:	13 c0       	rjmp	.+38     	; 0x3b70 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    3b4a:	89 81       	ldd	r24, Y+1	; 0x01
    3b4c:	9a 81       	ldd	r25, Y+2	; 0x02
    3b4e:	80 32       	cpi	r24, 0x20	; 32
    3b50:	91 40       	sbci	r25, 0x01	; 1
    3b52:	29 f4       	brne	.+10     	; 0x3b5e <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    3b54:	60 e2       	ldi	r22, 0x20	; 32
    3b56:	81 e0       	ldi	r24, 0x01	; 1
    3b58:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3b5c:	09 c0       	rjmp	.+18     	; 0x3b70 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    3b5e:	89 81       	ldd	r24, Y+1	; 0x01
    3b60:	9a 81       	ldd	r25, Y+2	; 0x02
    3b62:	83 34       	cpi	r24, 0x43	; 67
    3b64:	91 40       	sbci	r25, 0x01	; 1
    3b66:	21 f4       	brne	.+8      	; 0x3b70 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    3b68:	60 e4       	ldi	r22, 0x40	; 64
    3b6a:	81 e0       	ldi	r24, 0x01	; 1
    3b6c:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3b70:	00 00       	nop
    3b72:	0f 90       	pop	r0
    3b74:	0f 90       	pop	r0
    3b76:	df 91       	pop	r29
    3b78:	cf 91       	pop	r28
    3b7a:	08 95       	ret

00003b7c <__portable_avr_delay_cycles>:
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	do { barrier(); } while (--n);
    3b7c:	61 50       	subi	r22, 0x01	; 1
    3b7e:	71 09       	sbc	r23, r1
    3b80:	81 09       	sbc	r24, r1
    3b82:	91 09       	sbc	r25, r1
    3b84:	d9 f7       	brne	.-10     	; 0x3b7c <__portable_avr_delay_cycles>
}
    3b86:	08 95       	ret

00003b88 <PHY_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void PHY_Init(void)
{
    3b88:	cf 93       	push	r28
    3b8a:	df 93       	push	r29
    3b8c:	cd b7       	in	r28, 0x3d	; 61
    3b8e:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_peripheral_clock(&TRX_CTRL_0);
    3b90:	83 e4       	ldi	r24, 0x43	; 67
    3b92:	91 e0       	ldi	r25, 0x01	; 1
    3b94:	0e 94 31 1d 	call	0x3a62	; 0x3a62 <sysclk_enable_peripheral_clock>

	TRXPR_REG_s.trxrst = 1;
    3b98:	89 e3       	ldi	r24, 0x39	; 57
    3b9a:	91 e0       	ldi	r25, 0x01	; 1
    3b9c:	fc 01       	movw	r30, r24
    3b9e:	20 81       	ld	r18, Z
    3ba0:	21 60       	ori	r18, 0x01	; 1
    3ba2:	fc 01       	movw	r30, r24
    3ba4:	20 83       	st	Z, r18

	phyRxState = false;
    3ba6:	10 92 ee 1a 	sts	0x1AEE, r1	; 0x801aee <phyRxState>
	phyState = PHY_STATE_IDLE;
    3baa:	81 e0       	ldi	r24, 0x01	; 1
    3bac:	80 93 6d 1a 	sts	0x1A6D, r24	; 0x801a6d <phyState>

	phyTrxSetState(TRX_CMD_TRX_OFF);
    3bb0:	88 e0       	ldi	r24, 0x08	; 8
    3bb2:	0e 94 be 1f 	call	0x3f7c	; 0x3f7c <phyTrxSetState>

	TRX_CTRL_2_REG_s.rxSafeMode = 1;
    3bb6:	8c e4       	ldi	r24, 0x4C	; 76
    3bb8:	91 e0       	ldi	r25, 0x01	; 1
    3bba:	fc 01       	movw	r30, r24
    3bbc:	20 81       	ld	r18, Z
    3bbe:	20 68       	ori	r18, 0x80	; 128
    3bc0:	fc 01       	movw	r30, r24
    3bc2:	20 83       	st	Z, r18
	#endif // ANTENNA_DEFAULT
#endif // ANTENNA_DIVERSITY
#ifdef EXT_RF_FRONT_END_CTRL
	TRX_CTRL_1_REG_s.paExtEn = 1;
#endif // EXT_RF_FRONT_END_CTRL
}
    3bc4:	00 00       	nop
    3bc6:	df 91       	pop	r29
    3bc8:	cf 91       	pop	r28
    3bca:	08 95       	ret

00003bcc <PHY_SetTdmaMode>:

void PHY_SetTdmaMode(bool mode)
{
    3bcc:	cf 93       	push	r28
    3bce:	df 93       	push	r29
    3bd0:	1f 92       	push	r1
    3bd2:	cd b7       	in	r28, 0x3d	; 61
    3bd4:	de b7       	in	r29, 0x3e	; 62
    3bd6:	89 83       	std	Y+1, r24	; 0x01
	if(mode)
    3bd8:	89 81       	ldd	r24, Y+1	; 0x01
    3bda:	88 23       	and	r24, r24
    3bdc:	b1 f0       	breq	.+44     	; 0x3c0a <PHY_SetTdmaMode+0x3e>
	{
		XAH_CTRL_0_REG_s.maxFrameRetries = 0;
    3bde:	8c e6       	ldi	r24, 0x6C	; 108
    3be0:	91 e0       	ldi	r25, 0x01	; 1
    3be2:	fc 01       	movw	r30, r24
    3be4:	20 81       	ld	r18, Z
    3be6:	2f 70       	andi	r18, 0x0F	; 15
    3be8:	fc 01       	movw	r30, r24
    3bea:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxCsmaRetries = 7;
    3bec:	8c e6       	ldi	r24, 0x6C	; 108
    3bee:	91 e0       	ldi	r25, 0x01	; 1
    3bf0:	fc 01       	movw	r30, r24
    3bf2:	20 81       	ld	r18, Z
    3bf4:	2e 60       	ori	r18, 0x0E	; 14
    3bf6:	fc 01       	movw	r30, r24
    3bf8:	20 83       	st	Z, r18
	
		CSMA_SEED_1_REG_s.aackDisAck = 1;	// Disable ACK even if requested		
    3bfa:	8e e6       	ldi	r24, 0x6E	; 110
    3bfc:	91 e0       	ldi	r25, 0x01	; 1
    3bfe:	fc 01       	movw	r30, r24
    3c00:	20 81       	ld	r18, Z
    3c02:	20 61       	ori	r18, 0x10	; 16
    3c04:	fc 01       	movw	r30, r24
    3c06:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxFrameRetries = 3;
		XAH_CTRL_0_REG_s.maxCsmaRetries = 4;
		
		CSMA_SEED_1_REG_s.aackDisAck = 0;
	}
}
    3c08:	17 c0       	rjmp	.+46     	; 0x3c38 <PHY_SetTdmaMode+0x6c>
	
		CSMA_SEED_1_REG_s.aackDisAck = 1;	// Disable ACK even if requested		
	}
	else
	{
		XAH_CTRL_0_REG_s.maxFrameRetries = 3;
    3c0a:	8c e6       	ldi	r24, 0x6C	; 108
    3c0c:	91 e0       	ldi	r25, 0x01	; 1
    3c0e:	fc 01       	movw	r30, r24
    3c10:	20 81       	ld	r18, Z
    3c12:	2f 70       	andi	r18, 0x0F	; 15
    3c14:	20 63       	ori	r18, 0x30	; 48
    3c16:	fc 01       	movw	r30, r24
    3c18:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxCsmaRetries = 4;
    3c1a:	8c e6       	ldi	r24, 0x6C	; 108
    3c1c:	91 e0       	ldi	r25, 0x01	; 1
    3c1e:	fc 01       	movw	r30, r24
    3c20:	20 81       	ld	r18, Z
    3c22:	21 7f       	andi	r18, 0xF1	; 241
    3c24:	28 60       	ori	r18, 0x08	; 8
    3c26:	fc 01       	movw	r30, r24
    3c28:	20 83       	st	Z, r18
		
		CSMA_SEED_1_REG_s.aackDisAck = 0;
    3c2a:	8e e6       	ldi	r24, 0x6E	; 110
    3c2c:	91 e0       	ldi	r25, 0x01	; 1
    3c2e:	fc 01       	movw	r30, r24
    3c30:	20 81       	ld	r18, Z
    3c32:	2f 7e       	andi	r18, 0xEF	; 239
    3c34:	fc 01       	movw	r30, r24
    3c36:	20 83       	st	Z, r18
	}
}
    3c38:	00 00       	nop
    3c3a:	0f 90       	pop	r0
    3c3c:	df 91       	pop	r29
    3c3e:	cf 91       	pop	r28
    3c40:	08 95       	ret

00003c42 <PHY_SetRxState>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
    3c42:	cf 93       	push	r28
    3c44:	df 93       	push	r29
    3c46:	1f 92       	push	r1
    3c48:	cd b7       	in	r28, 0x3d	; 61
    3c4a:	de b7       	in	r29, 0x3e	; 62
    3c4c:	89 83       	std	Y+1, r24	; 0x01
	phyRxState = rx;
    3c4e:	89 81       	ldd	r24, Y+1	; 0x01
    3c50:	80 93 ee 1a 	sts	0x1AEE, r24	; 0x801aee <phyRxState>
	phySetRxState();
    3c54:	0e 94 a7 1f 	call	0x3f4e	; 0x3f4e <phySetRxState>
}
    3c58:	00 00       	nop
    3c5a:	0f 90       	pop	r0
    3c5c:	df 91       	pop	r29
    3c5e:	cf 91       	pop	r28
    3c60:	08 95       	ret

00003c62 <PHY_SetChannel>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
    3c62:	cf 93       	push	r28
    3c64:	df 93       	push	r29
    3c66:	1f 92       	push	r1
    3c68:	cd b7       	in	r28, 0x3d	; 61
    3c6a:	de b7       	in	r29, 0x3e	; 62
    3c6c:	89 83       	std	Y+1, r24	; 0x01
	PHY_CC_CCA_REG_s.channel = channel;
    3c6e:	88 e4       	ldi	r24, 0x48	; 72
    3c70:	91 e0       	ldi	r25, 0x01	; 1
    3c72:	29 81       	ldd	r18, Y+1	; 0x01
    3c74:	2f 71       	andi	r18, 0x1F	; 31
    3c76:	2f 71       	andi	r18, 0x1F	; 31
    3c78:	fc 01       	movw	r30, r24
    3c7a:	30 81       	ld	r19, Z
    3c7c:	30 7e       	andi	r19, 0xE0	; 224
    3c7e:	23 2b       	or	r18, r19
    3c80:	fc 01       	movw	r30, r24
    3c82:	20 83       	st	Z, r18
}
    3c84:	00 00       	nop
    3c86:	0f 90       	pop	r0
    3c88:	df 91       	pop	r29
    3c8a:	cf 91       	pop	r28
    3c8c:	08 95       	ret

00003c8e <PHY_SetPanId>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
    3c8e:	cf 93       	push	r28
    3c90:	df 93       	push	r29
    3c92:	00 d0       	rcall	.+0      	; 0x3c94 <PHY_SetPanId+0x6>
    3c94:	00 d0       	rcall	.+0      	; 0x3c96 <PHY_SetPanId+0x8>
    3c96:	cd b7       	in	r28, 0x3d	; 61
    3c98:	de b7       	in	r29, 0x3e	; 62
    3c9a:	9c 83       	std	Y+4, r25	; 0x04
    3c9c:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *d = (uint8_t *)&panId;
    3c9e:	ce 01       	movw	r24, r28
    3ca0:	03 96       	adiw	r24, 0x03	; 3
    3ca2:	9a 83       	std	Y+2, r25	; 0x02
    3ca4:	89 83       	std	Y+1, r24	; 0x01

	PAN_ID_0_REG = d[0];
    3ca6:	82 e6       	ldi	r24, 0x62	; 98
    3ca8:	91 e0       	ldi	r25, 0x01	; 1
    3caa:	29 81       	ldd	r18, Y+1	; 0x01
    3cac:	3a 81       	ldd	r19, Y+2	; 0x02
    3cae:	f9 01       	movw	r30, r18
    3cb0:	20 81       	ld	r18, Z
    3cb2:	fc 01       	movw	r30, r24
    3cb4:	20 83       	st	Z, r18
	PAN_ID_1_REG = d[1];
    3cb6:	83 e6       	ldi	r24, 0x63	; 99
    3cb8:	91 e0       	ldi	r25, 0x01	; 1
    3cba:	29 81       	ldd	r18, Y+1	; 0x01
    3cbc:	3a 81       	ldd	r19, Y+2	; 0x02
    3cbe:	f9 01       	movw	r30, r18
    3cc0:	21 81       	ldd	r18, Z+1	; 0x01
    3cc2:	fc 01       	movw	r30, r24
    3cc4:	20 83       	st	Z, r18
}
    3cc6:	00 00       	nop
    3cc8:	0f 90       	pop	r0
    3cca:	0f 90       	pop	r0
    3ccc:	0f 90       	pop	r0
    3cce:	0f 90       	pop	r0
    3cd0:	df 91       	pop	r29
    3cd2:	cf 91       	pop	r28
    3cd4:	08 95       	ret

00003cd6 <PHY_SetShortAddr>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
    3cd6:	cf 93       	push	r28
    3cd8:	df 93       	push	r29
    3cda:	00 d0       	rcall	.+0      	; 0x3cdc <PHY_SetShortAddr+0x6>
    3cdc:	00 d0       	rcall	.+0      	; 0x3cde <PHY_SetShortAddr+0x8>
    3cde:	cd b7       	in	r28, 0x3d	; 61
    3ce0:	de b7       	in	r29, 0x3e	; 62
    3ce2:	9c 83       	std	Y+4, r25	; 0x04
    3ce4:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *d = (uint8_t *)&addr;
    3ce6:	ce 01       	movw	r24, r28
    3ce8:	03 96       	adiw	r24, 0x03	; 3
    3cea:	9a 83       	std	Y+2, r25	; 0x02
    3cec:	89 83       	std	Y+1, r24	; 0x01

	SHORT_ADDR_0_REG = d[0];
    3cee:	80 e6       	ldi	r24, 0x60	; 96
    3cf0:	91 e0       	ldi	r25, 0x01	; 1
    3cf2:	29 81       	ldd	r18, Y+1	; 0x01
    3cf4:	3a 81       	ldd	r19, Y+2	; 0x02
    3cf6:	f9 01       	movw	r30, r18
    3cf8:	20 81       	ld	r18, Z
    3cfa:	fc 01       	movw	r30, r24
    3cfc:	20 83       	st	Z, r18
	SHORT_ADDR_1_REG = d[1];
    3cfe:	81 e6       	ldi	r24, 0x61	; 97
    3d00:	91 e0       	ldi	r25, 0x01	; 1
    3d02:	29 81       	ldd	r18, Y+1	; 0x01
    3d04:	3a 81       	ldd	r19, Y+2	; 0x02
    3d06:	f9 01       	movw	r30, r18
    3d08:	21 81       	ldd	r18, Z+1	; 0x01
    3d0a:	fc 01       	movw	r30, r24
    3d0c:	20 83       	st	Z, r18

#ifndef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
	CSMA_SEED_0_REG = d[0] + d[1];
    3d0e:	8d e6       	ldi	r24, 0x6D	; 109
    3d10:	91 e0       	ldi	r25, 0x01	; 1
    3d12:	29 81       	ldd	r18, Y+1	; 0x01
    3d14:	3a 81       	ldd	r19, Y+2	; 0x02
    3d16:	f9 01       	movw	r30, r18
    3d18:	40 81       	ld	r20, Z
    3d1a:	29 81       	ldd	r18, Y+1	; 0x01
    3d1c:	3a 81       	ldd	r19, Y+2	; 0x02
    3d1e:	2f 5f       	subi	r18, 0xFF	; 255
    3d20:	3f 4f       	sbci	r19, 0xFF	; 255
    3d22:	f9 01       	movw	r30, r18
    3d24:	20 81       	ld	r18, Z
    3d26:	24 0f       	add	r18, r20
    3d28:	fc 01       	movw	r30, r24
    3d2a:	20 83       	st	Z, r18
#endif
}
    3d2c:	00 00       	nop
    3d2e:	0f 90       	pop	r0
    3d30:	0f 90       	pop	r0
    3d32:	0f 90       	pop	r0
    3d34:	0f 90       	pop	r0
    3d36:	df 91       	pop	r29
    3d38:	cf 91       	pop	r28
    3d3a:	08 95       	ret

00003d3c <PHY_SetTxPower>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetTxPower(uint8_t txPower)
{
    3d3c:	cf 93       	push	r28
    3d3e:	df 93       	push	r29
    3d40:	1f 92       	push	r1
    3d42:	cd b7       	in	r28, 0x3d	; 61
    3d44:	de b7       	in	r29, 0x3e	; 62
    3d46:	89 83       	std	Y+1, r24	; 0x01
	PHY_TX_PWR_REG_s.txPwr = txPower;
    3d48:	85 e4       	ldi	r24, 0x45	; 69
    3d4a:	91 e0       	ldi	r25, 0x01	; 1
    3d4c:	29 81       	ldd	r18, Y+1	; 0x01
    3d4e:	2f 70       	andi	r18, 0x0F	; 15
    3d50:	2f 70       	andi	r18, 0x0F	; 15
    3d52:	fc 01       	movw	r30, r24
    3d54:	30 81       	ld	r19, Z
    3d56:	30 7f       	andi	r19, 0xF0	; 240
    3d58:	23 2b       	or	r18, r19
    3d5a:	fc 01       	movw	r30, r24
    3d5c:	20 83       	st	Z, r18
}
    3d5e:	00 00       	nop
    3d60:	0f 90       	pop	r0
    3d62:	df 91       	pop	r29
    3d64:	cf 91       	pop	r28
    3d66:	08 95       	ret

00003d68 <PHY_Sleep>:

/*************************************************************************//**
*****************************************************************************/
void PHY_Sleep(void)
{
    3d68:	cf 93       	push	r28
    3d6a:	df 93       	push	r29
    3d6c:	cd b7       	in	r28, 0x3d	; 61
    3d6e:	de b7       	in	r29, 0x3e	; 62
	if(phyState != PHY_STATE_SLEEP)
    3d70:	80 91 6d 1a 	lds	r24, 0x1A6D	; 0x801a6d <phyState>
    3d74:	82 30       	cpi	r24, 0x02	; 2
    3d76:	69 f0       	breq	.+26     	; 0x3d92 <PHY_Sleep+0x2a>
	{
		phyTrxSetState(TRX_CMD_TRX_OFF);
    3d78:	88 e0       	ldi	r24, 0x08	; 8
    3d7a:	0e 94 be 1f 	call	0x3f7c	; 0x3f7c <phyTrxSetState>
		TRXPR_REG_s.slptr = 1;
    3d7e:	89 e3       	ldi	r24, 0x39	; 57
    3d80:	91 e0       	ldi	r25, 0x01	; 1
    3d82:	fc 01       	movw	r30, r24
    3d84:	20 81       	ld	r18, Z
    3d86:	22 60       	ori	r18, 0x02	; 2
    3d88:	fc 01       	movw	r30, r24
    3d8a:	20 83       	st	Z, r18
		phyState = PHY_STATE_SLEEP;		
    3d8c:	82 e0       	ldi	r24, 0x02	; 2
    3d8e:	80 93 6d 1a 	sts	0x1A6D, r24	; 0x801a6d <phyState>
	#endif // ANTENNA_DEFAULT
#endif // ANTENNA_DIVERSITY
#ifdef EXT_RF_FRONT_END_CTRL
	TRX_CTRL_1_REG_s.paExtEn = 0;
#endif // EXT_RF_FRONT_END_CTRL
}
    3d92:	00 00       	nop
    3d94:	df 91       	pop	r29
    3d96:	cf 91       	pop	r28
    3d98:	08 95       	ret

00003d9a <PHY_Wakeup>:

/*************************************************************************//**
*****************************************************************************/
void PHY_Wakeup(void)
{
    3d9a:	cf 93       	push	r28
    3d9c:	df 93       	push	r29
    3d9e:	cd b7       	in	r28, 0x3d	; 61
    3da0:	de b7       	in	r29, 0x3e	; 62
	TRXPR_REG_s.slptr = 0;
    3da2:	89 e3       	ldi	r24, 0x39	; 57
    3da4:	91 e0       	ldi	r25, 0x01	; 1
    3da6:	fc 01       	movw	r30, r24
    3da8:	20 81       	ld	r18, Z
    3daa:	2d 7f       	andi	r18, 0xFD	; 253
    3dac:	fc 01       	movw	r30, r24
    3dae:	20 83       	st	Z, r18
	phySetRxState();
    3db0:	0e 94 a7 1f 	call	0x3f4e	; 0x3f4e <phySetRxState>
	phyState = PHY_STATE_IDLE;
    3db4:	81 e0       	ldi	r24, 0x01	; 1
    3db6:	80 93 6d 1a 	sts	0x1A6D, r24	; 0x801a6d <phyState>
}
    3dba:	00 00       	nop
    3dbc:	df 91       	pop	r29
    3dbe:	cf 91       	pop	r28
    3dc0:	08 95       	ret

00003dc2 <PHY_DataReq>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataReq(uint8_t *data)
{
    3dc2:	cf 93       	push	r28
    3dc4:	df 93       	push	r29
    3dc6:	00 d0       	rcall	.+0      	; 0x3dc8 <PHY_DataReq+0x6>
    3dc8:	1f 92       	push	r1
    3dca:	cd b7       	in	r28, 0x3d	; 61
    3dcc:	de b7       	in	r29, 0x3e	; 62
    3dce:	9b 83       	std	Y+3, r25	; 0x03
    3dd0:	8a 83       	std	Y+2, r24	; 0x02
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    3dd2:	89 e1       	ldi	r24, 0x19	; 25
    3dd4:	0e 94 be 1f 	call	0x3f7c	; 0x3f7c <phyTrxSetState>

	TRX_FRAME_BUFFER(0) = data[0] + PHY_CRC_SIZE;
    3dd8:	80 e8       	ldi	r24, 0x80	; 128
    3dda:	91 e0       	ldi	r25, 0x01	; 1
    3ddc:	2a 81       	ldd	r18, Y+2	; 0x02
    3dde:	3b 81       	ldd	r19, Y+3	; 0x03
    3de0:	f9 01       	movw	r30, r18
    3de2:	20 81       	ld	r18, Z
    3de4:	2e 5f       	subi	r18, 0xFE	; 254
    3de6:	fc 01       	movw	r30, r24
    3de8:	20 83       	st	Z, r18
	for (uint8_t i = 0; i < data[0]; i++) {
    3dea:	19 82       	std	Y+1, r1	; 0x01
    3dec:	15 c0       	rjmp	.+42     	; 0x3e18 <PHY_DataReq+0x56>
		TRX_FRAME_BUFFER(i + 1) = data[i + 1];
    3dee:	89 81       	ldd	r24, Y+1	; 0x01
    3df0:	88 2f       	mov	r24, r24
    3df2:	90 e0       	ldi	r25, 0x00	; 0
    3df4:	8f 57       	subi	r24, 0x7F	; 127
    3df6:	9e 4f       	sbci	r25, 0xFE	; 254
    3df8:	ac 01       	movw	r20, r24
    3dfa:	89 81       	ldd	r24, Y+1	; 0x01
    3dfc:	88 2f       	mov	r24, r24
    3dfe:	90 e0       	ldi	r25, 0x00	; 0
    3e00:	01 96       	adiw	r24, 0x01	; 1
    3e02:	2a 81       	ldd	r18, Y+2	; 0x02
    3e04:	3b 81       	ldd	r19, Y+3	; 0x03
    3e06:	82 0f       	add	r24, r18
    3e08:	93 1f       	adc	r25, r19
    3e0a:	fc 01       	movw	r30, r24
    3e0c:	80 81       	ld	r24, Z
    3e0e:	fa 01       	movw	r30, r20
    3e10:	80 83       	st	Z, r24
void PHY_DataReq(uint8_t *data)
{
	phyTrxSetState(TRX_CMD_TX_ARET_ON);

	TRX_FRAME_BUFFER(0) = data[0] + PHY_CRC_SIZE;
	for (uint8_t i = 0; i < data[0]; i++) {
    3e12:	89 81       	ldd	r24, Y+1	; 0x01
    3e14:	8f 5f       	subi	r24, 0xFF	; 255
    3e16:	89 83       	std	Y+1, r24	; 0x01
    3e18:	8a 81       	ldd	r24, Y+2	; 0x02
    3e1a:	9b 81       	ldd	r25, Y+3	; 0x03
    3e1c:	fc 01       	movw	r30, r24
    3e1e:	90 81       	ld	r25, Z
    3e20:	89 81       	ldd	r24, Y+1	; 0x01
    3e22:	89 17       	cp	r24, r25
    3e24:	20 f3       	brcs	.-56     	; 0x3dee <PHY_DataReq+0x2c>
		TRX_FRAME_BUFFER(i + 1) = data[i + 1];
	}

	phyState = PHY_STATE_TX_WAIT_END;
    3e26:	83 e0       	ldi	r24, 0x03	; 3
    3e28:	80 93 6d 1a 	sts	0x1A6D, r24	; 0x801a6d <phyState>
	TRX_STATE_REG = TRX_CMD_TX_START;
    3e2c:	82 e4       	ldi	r24, 0x42	; 66
    3e2e:	91 e0       	ldi	r25, 0x01	; 1
    3e30:	22 e0       	ldi	r18, 0x02	; 2
    3e32:	fc 01       	movw	r30, r24
    3e34:	20 83       	st	Z, r18
}
    3e36:	00 00       	nop
    3e38:	0f 90       	pop	r0
    3e3a:	0f 90       	pop	r0
    3e3c:	0f 90       	pop	r0
    3e3e:	df 91       	pop	r29
    3e40:	cf 91       	pop	r28
    3e42:	08 95       	ret

00003e44 <PHY_RandomReq>:

/*************************************************************************//**
*****************************************************************************/
uint16_t PHY_RandomReq(void)
{
    3e44:	cf 93       	push	r28
    3e46:	df 93       	push	r29
    3e48:	00 d0       	rcall	.+0      	; 0x3e4a <PHY_RandomReq+0x6>
    3e4a:	1f 92       	push	r1
    3e4c:	cd b7       	in	r28, 0x3d	; 61
    3e4e:	de b7       	in	r29, 0x3e	; 62
	uint16_t rnd = 0;
    3e50:	1a 82       	std	Y+2, r1	; 0x02
    3e52:	19 82       	std	Y+1, r1	; 0x01

	phyTrxSetState(TRX_CMD_RX_ON);
    3e54:	86 e0       	ldi	r24, 0x06	; 6
    3e56:	0e 94 be 1f 	call	0x3f7c	; 0x3f7c <phyTrxSetState>

	for (uint8_t i = 0; i < 16; i += 2) {
    3e5a:	1b 82       	std	Y+3, r1	; 0x03
    3e5c:	22 c0       	rjmp	.+68     	; 0x3ea2 <PHY_RandomReq+0x5e>
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
    3e5e:	62 e0       	ldi	r22, 0x02	; 2
    3e60:	70 e0       	ldi	r23, 0x00	; 0
    3e62:	80 e0       	ldi	r24, 0x00	; 0
    3e64:	90 e0       	ldi	r25, 0x00	; 0
    3e66:	0e 94 be 1d 	call	0x3b7c	; 0x3b7c <__portable_avr_delay_cycles>
		rnd |= PHY_RSSI_REG_s.rndValue << i;
    3e6a:	86 e4       	ldi	r24, 0x46	; 70
    3e6c:	91 e0       	ldi	r25, 0x01	; 1
    3e6e:	fc 01       	movw	r30, r24
    3e70:	80 81       	ld	r24, Z
    3e72:	82 95       	swap	r24
    3e74:	86 95       	lsr	r24
    3e76:	87 70       	andi	r24, 0x07	; 7
    3e78:	83 70       	andi	r24, 0x03	; 3
    3e7a:	88 2f       	mov	r24, r24
    3e7c:	90 e0       	ldi	r25, 0x00	; 0
    3e7e:	2b 81       	ldd	r18, Y+3	; 0x03
    3e80:	22 2f       	mov	r18, r18
    3e82:	30 e0       	ldi	r19, 0x00	; 0
    3e84:	02 c0       	rjmp	.+4      	; 0x3e8a <PHY_RandomReq+0x46>
    3e86:	88 0f       	add	r24, r24
    3e88:	99 1f       	adc	r25, r25
    3e8a:	2a 95       	dec	r18
    3e8c:	e2 f7       	brpl	.-8      	; 0x3e86 <PHY_RandomReq+0x42>
    3e8e:	9c 01       	movw	r18, r24
    3e90:	89 81       	ldd	r24, Y+1	; 0x01
    3e92:	9a 81       	ldd	r25, Y+2	; 0x02
    3e94:	82 2b       	or	r24, r18
    3e96:	93 2b       	or	r25, r19
    3e98:	9a 83       	std	Y+2, r25	; 0x02
    3e9a:	89 83       	std	Y+1, r24	; 0x01
{
	uint16_t rnd = 0;

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
    3e9c:	8b 81       	ldd	r24, Y+3	; 0x03
    3e9e:	8e 5f       	subi	r24, 0xFE	; 254
    3ea0:	8b 83       	std	Y+3, r24	; 0x03
    3ea2:	8b 81       	ldd	r24, Y+3	; 0x03
    3ea4:	80 31       	cpi	r24, 0x10	; 16
    3ea6:	d8 f2       	brcs	.-74     	; 0x3e5e <PHY_RandomReq+0x1a>
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
		rnd |= PHY_RSSI_REG_s.rndValue << i;
	}

	phySetRxState();
    3ea8:	0e 94 a7 1f 	call	0x3f4e	; 0x3f4e <phySetRxState>

	return rnd;
    3eac:	89 81       	ldd	r24, Y+1	; 0x01
    3eae:	9a 81       	ldd	r25, Y+2	; 0x02
}
    3eb0:	0f 90       	pop	r0
    3eb2:	0f 90       	pop	r0
    3eb4:	0f 90       	pop	r0
    3eb6:	df 91       	pop	r29
    3eb8:	cf 91       	pop	r28
    3eba:	08 95       	ret

00003ebc <PHY_EncryptReq>:

/*************************************************************************//**
*****************************************************************************/
void PHY_EncryptReq(uint8_t *text, uint8_t *key)
{
    3ebc:	cf 93       	push	r28
    3ebe:	df 93       	push	r29
    3ec0:	00 d0       	rcall	.+0      	; 0x3ec2 <PHY_EncryptReq+0x6>
    3ec2:	00 d0       	rcall	.+0      	; 0x3ec4 <PHY_EncryptReq+0x8>
    3ec4:	cd b7       	in	r28, 0x3d	; 61
    3ec6:	de b7       	in	r29, 0x3e	; 62
    3ec8:	9a 83       	std	Y+2, r25	; 0x02
    3eca:	89 83       	std	Y+1, r24	; 0x01
    3ecc:	7c 83       	std	Y+4, r23	; 0x04
    3ece:	6b 83       	std	Y+3, r22	; 0x03
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    3ed0:	8b 81       	ldd	r24, Y+3	; 0x03
    3ed2:	9c 81       	ldd	r25, Y+4	; 0x04
    3ed4:	40 e0       	ldi	r20, 0x00	; 0
    3ed6:	60 e0       	ldi	r22, 0x00	; 0
    3ed8:	0e 94 08 30 	call	0x6010	; 0x6010 <sal_aes_setup>
	sal_aes_exec(text);
    3edc:	89 81       	ldd	r24, Y+1	; 0x01
    3ede:	9a 81       	ldd	r25, Y+2	; 0x02
    3ee0:	0e 94 14 31 	call	0x6228	; 0x6228 <sal_aes_exec>
	sal_aes_read(text);
    3ee4:	89 81       	ldd	r24, Y+1	; 0x01
    3ee6:	9a 81       	ldd	r25, Y+2	; 0x02
    3ee8:	0e 94 4a 31 	call	0x6294	; 0x6294 <sal_aes_read>
}
    3eec:	00 00       	nop
    3eee:	0f 90       	pop	r0
    3ef0:	0f 90       	pop	r0
    3ef2:	0f 90       	pop	r0
    3ef4:	0f 90       	pop	r0
    3ef6:	df 91       	pop	r29
    3ef8:	cf 91       	pop	r28
    3efa:	08 95       	ret

00003efc <PHY_EdReq>:

/*************************************************************************//**
*****************************************************************************/
int8_t PHY_EdReq(void)
{
    3efc:	cf 93       	push	r28
    3efe:	df 93       	push	r29
    3f00:	1f 92       	push	r1
    3f02:	cd b7       	in	r28, 0x3d	; 61
    3f04:	de b7       	in	r29, 0x3e	; 62
	int8_t ed;

	phyTrxSetState(TRX_CMD_RX_ON);
    3f06:	86 e0       	ldi	r24, 0x06	; 6
    3f08:	0e 94 be 1f 	call	0x3f7c	; 0x3f7c <phyTrxSetState>

	IRQ_STATUS_REG_s.ccaEdDone = 1;
    3f0c:	8f e4       	ldi	r24, 0x4F	; 79
    3f0e:	91 e0       	ldi	r25, 0x01	; 1
    3f10:	fc 01       	movw	r30, r24
    3f12:	20 81       	ld	r18, Z
    3f14:	20 61       	ori	r18, 0x10	; 16
    3f16:	fc 01       	movw	r30, r24
    3f18:	20 83       	st	Z, r18
	PHY_ED_LEVEL_REG = 0;
    3f1a:	87 e4       	ldi	r24, 0x47	; 71
    3f1c:	91 e0       	ldi	r25, 0x01	; 1
    3f1e:	fc 01       	movw	r30, r24
    3f20:	10 82       	st	Z, r1
	while (0 == IRQ_STATUS_REG_s.ccaEdDone) {
    3f22:	00 00       	nop
    3f24:	8f e4       	ldi	r24, 0x4F	; 79
    3f26:	91 e0       	ldi	r25, 0x01	; 1
    3f28:	fc 01       	movw	r30, r24
    3f2a:	80 81       	ld	r24, Z
    3f2c:	82 95       	swap	r24
    3f2e:	81 70       	andi	r24, 0x01	; 1
    3f30:	88 23       	and	r24, r24
    3f32:	c1 f3       	breq	.-16     	; 0x3f24 <PHY_EdReq+0x28>
	}

	ed = (int8_t)PHY_ED_LEVEL_REG + PHY_RSSI_BASE_VAL;
    3f34:	87 e4       	ldi	r24, 0x47	; 71
    3f36:	91 e0       	ldi	r25, 0x01	; 1
    3f38:	fc 01       	movw	r30, r24
    3f3a:	80 81       	ld	r24, Z
    3f3c:	8a 55       	subi	r24, 0x5A	; 90
    3f3e:	89 83       	std	Y+1, r24	; 0x01

	phySetRxState();
    3f40:	0e 94 a7 1f 	call	0x3f4e	; 0x3f4e <phySetRxState>

	return ed;
    3f44:	89 81       	ldd	r24, Y+1	; 0x01
}
    3f46:	0f 90       	pop	r0
    3f48:	df 91       	pop	r29
    3f4a:	cf 91       	pop	r28
    3f4c:	08 95       	ret

00003f4e <phySetRxState>:

/*************************************************************************//**
*****************************************************************************/
static void phySetRxState(void)
{
    3f4e:	cf 93       	push	r28
    3f50:	df 93       	push	r29
    3f52:	cd b7       	in	r28, 0x3d	; 61
    3f54:	de b7       	in	r29, 0x3e	; 62
	phyTrxSetState(TRX_CMD_TRX_OFF);
    3f56:	88 e0       	ldi	r24, 0x08	; 8
    3f58:	0e 94 be 1f 	call	0x3f7c	; 0x3f7c <phyTrxSetState>

	IRQ_STATUS_REG = IRQ_CLEAR_VALUE;
    3f5c:	8f e4       	ldi	r24, 0x4F	; 79
    3f5e:	91 e0       	ldi	r25, 0x01	; 1
    3f60:	2f ef       	ldi	r18, 0xFF	; 255
    3f62:	fc 01       	movw	r30, r24
    3f64:	20 83       	st	Z, r18

	if (phyRxState) {
    3f66:	80 91 ee 1a 	lds	r24, 0x1AEE	; 0x801aee <phyRxState>
    3f6a:	88 23       	and	r24, r24
    3f6c:	19 f0       	breq	.+6      	; 0x3f74 <phySetRxState+0x26>
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    3f6e:	86 e1       	ldi	r24, 0x16	; 22
    3f70:	0e 94 be 1f 	call	0x3f7c	; 0x3f7c <phyTrxSetState>
	}
}
    3f74:	00 00       	nop
    3f76:	df 91       	pop	r29
    3f78:	cf 91       	pop	r28
    3f7a:	08 95       	ret

00003f7c <phyTrxSetState>:

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    3f7c:	cf 93       	push	r28
    3f7e:	df 93       	push	r29
    3f80:	1f 92       	push	r1
    3f82:	cd b7       	in	r28, 0x3d	; 61
    3f84:	de b7       	in	r29, 0x3e	; 62
    3f86:	89 83       	std	Y+1, r24	; 0x01
		TRX_CTRL_1_REG_s.paExtEn = 1;
	#endif // EXT_RF_FRONT_END_CTRL
	}
#endif // PLATFORM_WM100

	do {TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
    3f88:	82 e4       	ldi	r24, 0x42	; 66
    3f8a:	91 e0       	ldi	r25, 0x01	; 1
    3f8c:	23 e0       	ldi	r18, 0x03	; 3
    3f8e:	fc 01       	movw	r30, r24
    3f90:	20 83       	st	Z, r18
	} while (TRX_STATUS_TRX_OFF !=
			TRX_STATUS_REG_s.trxStatus);
    3f92:	81 e4       	ldi	r24, 0x41	; 65
    3f94:	91 e0       	ldi	r25, 0x01	; 1
    3f96:	fc 01       	movw	r30, r24
    3f98:	80 81       	ld	r24, Z
    3f9a:	8f 71       	andi	r24, 0x1F	; 31
    3f9c:	88 30       	cpi	r24, 0x08	; 8
    3f9e:	a1 f7       	brne	.-24     	; 0x3f88 <phyTrxSetState+0xc>

	do {TRX_STATE_REG = state; } while (state !=
    3fa0:	82 e4       	ldi	r24, 0x42	; 66
    3fa2:	91 e0       	ldi	r25, 0x01	; 1
    3fa4:	29 81       	ldd	r18, Y+1	; 0x01
    3fa6:	fc 01       	movw	r30, r24
    3fa8:	20 83       	st	Z, r18
			TRX_STATUS_REG_s.trxStatus);
    3faa:	81 e4       	ldi	r24, 0x41	; 65
    3fac:	91 e0       	ldi	r25, 0x01	; 1
    3fae:	fc 01       	movw	r30, r24
    3fb0:	80 81       	ld	r24, Z
    3fb2:	8f 71       	andi	r24, 0x1F	; 31

	do {TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
	} while (TRX_STATUS_TRX_OFF !=
			TRX_STATUS_REG_s.trxStatus);

	do {TRX_STATE_REG = state; } while (state !=
    3fb4:	98 2f       	mov	r25, r24
			TRX_STATUS_REG_s.trxStatus);
    3fb6:	89 81       	ldd	r24, Y+1	; 0x01
    3fb8:	98 17       	cp	r25, r24
    3fba:	91 f7       	brne	.-28     	; 0x3fa0 <phyTrxSetState+0x24>
}
    3fbc:	00 00       	nop
    3fbe:	0f 90       	pop	r0
    3fc0:	df 91       	pop	r29
    3fc2:	cf 91       	pop	r28
    3fc4:	08 95       	ret

00003fc6 <PHY_SetIEEEAddr>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetIEEEAddr(uint8_t *ieee_addr)
{
    3fc6:	cf 93       	push	r28
    3fc8:	df 93       	push	r29
    3fca:	00 d0       	rcall	.+0      	; 0x3fcc <PHY_SetIEEEAddr+0x6>
    3fcc:	00 d0       	rcall	.+0      	; 0x3fce <PHY_SetIEEEAddr+0x8>
    3fce:	cd b7       	in	r28, 0x3d	; 61
    3fd0:	de b7       	in	r29, 0x3e	; 62
    3fd2:	9c 83       	std	Y+4, r25	; 0x04
    3fd4:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *ptr_to_reg = ieee_addr;
    3fd6:	8b 81       	ldd	r24, Y+3	; 0x03
    3fd8:	9c 81       	ldd	r25, Y+4	; 0x04
    3fda:	9a 83       	std	Y+2, r25	; 0x02
    3fdc:	89 83       	std	Y+1, r24	; 0x01
	IEEE_ADDR_0_REG = *ptr_to_reg++;
    3fde:	24 e6       	ldi	r18, 0x64	; 100
    3fe0:	31 e0       	ldi	r19, 0x01	; 1
    3fe2:	89 81       	ldd	r24, Y+1	; 0x01
    3fe4:	9a 81       	ldd	r25, Y+2	; 0x02
    3fe6:	ac 01       	movw	r20, r24
    3fe8:	4f 5f       	subi	r20, 0xFF	; 255
    3fea:	5f 4f       	sbci	r21, 0xFF	; 255
    3fec:	5a 83       	std	Y+2, r21	; 0x02
    3fee:	49 83       	std	Y+1, r20	; 0x01
    3ff0:	fc 01       	movw	r30, r24
    3ff2:	80 81       	ld	r24, Z
    3ff4:	f9 01       	movw	r30, r18
    3ff6:	80 83       	st	Z, r24
	IEEE_ADDR_1_REG = *ptr_to_reg++;
    3ff8:	25 e6       	ldi	r18, 0x65	; 101
    3ffa:	31 e0       	ldi	r19, 0x01	; 1
    3ffc:	89 81       	ldd	r24, Y+1	; 0x01
    3ffe:	9a 81       	ldd	r25, Y+2	; 0x02
    4000:	ac 01       	movw	r20, r24
    4002:	4f 5f       	subi	r20, 0xFF	; 255
    4004:	5f 4f       	sbci	r21, 0xFF	; 255
    4006:	5a 83       	std	Y+2, r21	; 0x02
    4008:	49 83       	std	Y+1, r20	; 0x01
    400a:	fc 01       	movw	r30, r24
    400c:	80 81       	ld	r24, Z
    400e:	f9 01       	movw	r30, r18
    4010:	80 83       	st	Z, r24
	IEEE_ADDR_2_REG = *ptr_to_reg++;
    4012:	26 e6       	ldi	r18, 0x66	; 102
    4014:	31 e0       	ldi	r19, 0x01	; 1
    4016:	89 81       	ldd	r24, Y+1	; 0x01
    4018:	9a 81       	ldd	r25, Y+2	; 0x02
    401a:	ac 01       	movw	r20, r24
    401c:	4f 5f       	subi	r20, 0xFF	; 255
    401e:	5f 4f       	sbci	r21, 0xFF	; 255
    4020:	5a 83       	std	Y+2, r21	; 0x02
    4022:	49 83       	std	Y+1, r20	; 0x01
    4024:	fc 01       	movw	r30, r24
    4026:	80 81       	ld	r24, Z
    4028:	f9 01       	movw	r30, r18
    402a:	80 83       	st	Z, r24
	IEEE_ADDR_3_REG = *ptr_to_reg++;
    402c:	27 e6       	ldi	r18, 0x67	; 103
    402e:	31 e0       	ldi	r19, 0x01	; 1
    4030:	89 81       	ldd	r24, Y+1	; 0x01
    4032:	9a 81       	ldd	r25, Y+2	; 0x02
    4034:	ac 01       	movw	r20, r24
    4036:	4f 5f       	subi	r20, 0xFF	; 255
    4038:	5f 4f       	sbci	r21, 0xFF	; 255
    403a:	5a 83       	std	Y+2, r21	; 0x02
    403c:	49 83       	std	Y+1, r20	; 0x01
    403e:	fc 01       	movw	r30, r24
    4040:	80 81       	ld	r24, Z
    4042:	f9 01       	movw	r30, r18
    4044:	80 83       	st	Z, r24
	IEEE_ADDR_4_REG = *ptr_to_reg++;
    4046:	28 e6       	ldi	r18, 0x68	; 104
    4048:	31 e0       	ldi	r19, 0x01	; 1
    404a:	89 81       	ldd	r24, Y+1	; 0x01
    404c:	9a 81       	ldd	r25, Y+2	; 0x02
    404e:	ac 01       	movw	r20, r24
    4050:	4f 5f       	subi	r20, 0xFF	; 255
    4052:	5f 4f       	sbci	r21, 0xFF	; 255
    4054:	5a 83       	std	Y+2, r21	; 0x02
    4056:	49 83       	std	Y+1, r20	; 0x01
    4058:	fc 01       	movw	r30, r24
    405a:	80 81       	ld	r24, Z
    405c:	f9 01       	movw	r30, r18
    405e:	80 83       	st	Z, r24
	IEEE_ADDR_5_REG = *ptr_to_reg++;
    4060:	29 e6       	ldi	r18, 0x69	; 105
    4062:	31 e0       	ldi	r19, 0x01	; 1
    4064:	89 81       	ldd	r24, Y+1	; 0x01
    4066:	9a 81       	ldd	r25, Y+2	; 0x02
    4068:	ac 01       	movw	r20, r24
    406a:	4f 5f       	subi	r20, 0xFF	; 255
    406c:	5f 4f       	sbci	r21, 0xFF	; 255
    406e:	5a 83       	std	Y+2, r21	; 0x02
    4070:	49 83       	std	Y+1, r20	; 0x01
    4072:	fc 01       	movw	r30, r24
    4074:	80 81       	ld	r24, Z
    4076:	f9 01       	movw	r30, r18
    4078:	80 83       	st	Z, r24
	IEEE_ADDR_6_REG = *ptr_to_reg++;
    407a:	2a e6       	ldi	r18, 0x6A	; 106
    407c:	31 e0       	ldi	r19, 0x01	; 1
    407e:	89 81       	ldd	r24, Y+1	; 0x01
    4080:	9a 81       	ldd	r25, Y+2	; 0x02
    4082:	ac 01       	movw	r20, r24
    4084:	4f 5f       	subi	r20, 0xFF	; 255
    4086:	5f 4f       	sbci	r21, 0xFF	; 255
    4088:	5a 83       	std	Y+2, r21	; 0x02
    408a:	49 83       	std	Y+1, r20	; 0x01
    408c:	fc 01       	movw	r30, r24
    408e:	80 81       	ld	r24, Z
    4090:	f9 01       	movw	r30, r18
    4092:	80 83       	st	Z, r24
	IEEE_ADDR_7_REG = *ptr_to_reg;
    4094:	8b e6       	ldi	r24, 0x6B	; 107
    4096:	91 e0       	ldi	r25, 0x01	; 1
    4098:	29 81       	ldd	r18, Y+1	; 0x01
    409a:	3a 81       	ldd	r19, Y+2	; 0x02
    409c:	f9 01       	movw	r30, r18
    409e:	20 81       	ld	r18, Z
    40a0:	fc 01       	movw	r30, r24
    40a2:	20 83       	st	Z, r18
}
    40a4:	00 00       	nop
    40a6:	0f 90       	pop	r0
    40a8:	0f 90       	pop	r0
    40aa:	0f 90       	pop	r0
    40ac:	0f 90       	pop	r0
    40ae:	df 91       	pop	r29
    40b0:	cf 91       	pop	r28
    40b2:	08 95       	ret

000040b4 <PHY_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    40b4:	cf 93       	push	r28
    40b6:	df 93       	push	r29
    40b8:	cd b7       	in	r28, 0x3d	; 61
    40ba:	de b7       	in	r29, 0x3e	; 62
    40bc:	28 97       	sbiw	r28, 0x08	; 8
    40be:	0f b6       	in	r0, 0x3f	; 63
    40c0:	f8 94       	cli
    40c2:	de bf       	out	0x3e, r29	; 62
    40c4:	0f be       	out	0x3f, r0	; 63
    40c6:	cd bf       	out	0x3d, r28	; 61
	if (PHY_STATE_SLEEP == phyState) {
    40c8:	80 91 6d 1a 	lds	r24, 0x1A6D	; 0x801a6d <phyState>
    40cc:	82 30       	cpi	r24, 0x02	; 2
    40ce:	09 f4       	brne	.+2      	; 0x40d2 <PHY_TaskHandler+0x1e>
    40d0:	9e c0       	rjmp	.+316    	; 0x420e <__stack+0xf>
		return;
	}

	if (IRQ_STATUS_REG_s.rxEnd) {
    40d2:	8f e4       	ldi	r24, 0x4F	; 79
    40d4:	91 e0       	ldi	r25, 0x01	; 1
    40d6:	fc 01       	movw	r30, r24
    40d8:	80 81       	ld	r24, Z
    40da:	83 fb       	bst	r24, 3
    40dc:	88 27       	eor	r24, r24
    40de:	80 f9       	bld	r24, 0
    40e0:	88 23       	and	r24, r24
    40e2:	09 f4       	brne	.+2      	; 0x40e6 <PHY_TaskHandler+0x32>
    40e4:	59 c0       	rjmp	.+178    	; 0x4198 <PHY_TaskHandler+0xe4>
		PHY_DataInd_t ind;
		uint8_t size = TST_RX_LENGTH_REG;
    40e6:	8b e7       	ldi	r24, 0x7B	; 123
    40e8:	91 e0       	ldi	r25, 0x01	; 1
    40ea:	fc 01       	movw	r30, r24
    40ec:	80 81       	ld	r24, Z
    40ee:	8b 83       	std	Y+3, r24	; 0x03

		for (uint8_t i = 0; i < size + 1 /*lqi*/; i++) {
    40f0:	19 82       	std	Y+1, r1	; 0x01
    40f2:	11 c0       	rjmp	.+34     	; 0x4116 <PHY_TaskHandler+0x62>
			phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
    40f4:	89 81       	ldd	r24, Y+1	; 0x01
    40f6:	88 2f       	mov	r24, r24
    40f8:	90 e0       	ldi	r25, 0x00	; 0
    40fa:	29 81       	ldd	r18, Y+1	; 0x01
    40fc:	22 2f       	mov	r18, r18
    40fe:	30 e0       	ldi	r19, 0x00	; 0
    4100:	20 58       	subi	r18, 0x80	; 128
    4102:	3e 4f       	sbci	r19, 0xFE	; 254
    4104:	f9 01       	movw	r30, r18
    4106:	20 81       	ld	r18, Z
    4108:	82 59       	subi	r24, 0x92	; 146
    410a:	95 4e       	sbci	r25, 0xE5	; 229
    410c:	fc 01       	movw	r30, r24
    410e:	20 83       	st	Z, r18

	if (IRQ_STATUS_REG_s.rxEnd) {
		PHY_DataInd_t ind;
		uint8_t size = TST_RX_LENGTH_REG;

		for (uint8_t i = 0; i < size + 1 /*lqi*/; i++) {
    4110:	89 81       	ldd	r24, Y+1	; 0x01
    4112:	8f 5f       	subi	r24, 0xFF	; 255
    4114:	89 83       	std	Y+1, r24	; 0x01
    4116:	89 81       	ldd	r24, Y+1	; 0x01
    4118:	28 2f       	mov	r18, r24
    411a:	30 e0       	ldi	r19, 0x00	; 0
    411c:	8b 81       	ldd	r24, Y+3	; 0x03
    411e:	88 2f       	mov	r24, r24
    4120:	90 e0       	ldi	r25, 0x00	; 0
    4122:	01 96       	adiw	r24, 0x01	; 1
    4124:	28 17       	cp	r18, r24
    4126:	39 07       	cpc	r19, r25
    4128:	2c f3       	brlt	.-54     	; 0x40f4 <PHY_TaskHandler+0x40>
			phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
		}

		ind.data = phyRxBuffer;
    412a:	8e e6       	ldi	r24, 0x6E	; 110
    412c:	9a e1       	ldi	r25, 0x1A	; 26
    412e:	9d 83       	std	Y+5, r25	; 0x05
    4130:	8c 83       	std	Y+4, r24	; 0x04
		ind.size = size - PHY_CRC_SIZE;
    4132:	8b 81       	ldd	r24, Y+3	; 0x03
    4134:	82 50       	subi	r24, 0x02	; 2
    4136:	8e 83       	std	Y+6, r24	; 0x06
		ind.lqi  = phyRxBuffer[size];
    4138:	8b 81       	ldd	r24, Y+3	; 0x03
    413a:	88 2f       	mov	r24, r24
    413c:	90 e0       	ldi	r25, 0x00	; 0
    413e:	82 59       	subi	r24, 0x92	; 146
    4140:	95 4e       	sbci	r25, 0xE5	; 229
    4142:	fc 01       	movw	r30, r24
    4144:	80 81       	ld	r24, Z
    4146:	8f 83       	std	Y+7, r24	; 0x07
		ind.rssi = (int8_t)PHY_ED_LEVEL_REG + PHY_RSSI_BASE_VAL;
    4148:	87 e4       	ldi	r24, 0x47	; 71
    414a:	91 e0       	ldi	r25, 0x01	; 1
    414c:	fc 01       	movw	r30, r24
    414e:	80 81       	ld	r24, Z
    4150:	8a 55       	subi	r24, 0x5A	; 90
    4152:	88 87       	std	Y+8, r24	; 0x08
		PHY_DataInd(&ind);
    4154:	ce 01       	movw	r24, r28
    4156:	04 96       	adiw	r24, 0x04	; 4
    4158:	0e 94 69 13 	call	0x26d2	; 0x26d2 <PHY_DataInd>

		while (TRX_STATUS_RX_AACK_ON != TRX_STATUS_REG_s.trxStatus) {
    415c:	00 00       	nop
    415e:	81 e4       	ldi	r24, 0x41	; 65
    4160:	91 e0       	ldi	r25, 0x01	; 1
    4162:	fc 01       	movw	r30, r24
    4164:	80 81       	ld	r24, Z
    4166:	8f 71       	andi	r24, 0x1F	; 31
    4168:	86 31       	cpi	r24, 0x16	; 22
    416a:	c9 f7       	brne	.-14     	; 0x415e <PHY_TaskHandler+0xaa>
		}

		IRQ_STATUS_REG_s.rxEnd = 1;
    416c:	8f e4       	ldi	r24, 0x4F	; 79
    416e:	91 e0       	ldi	r25, 0x01	; 1
    4170:	fc 01       	movw	r30, r24
    4172:	20 81       	ld	r18, Z
    4174:	28 60       	ori	r18, 0x08	; 8
    4176:	fc 01       	movw	r30, r24
    4178:	20 83       	st	Z, r18
		TRX_CTRL_2_REG_s.rxSafeMode = 0;
    417a:	8c e4       	ldi	r24, 0x4C	; 76
    417c:	91 e0       	ldi	r25, 0x01	; 1
    417e:	fc 01       	movw	r30, r24
    4180:	20 81       	ld	r18, Z
    4182:	2f 77       	andi	r18, 0x7F	; 127
    4184:	fc 01       	movw	r30, r24
    4186:	20 83       	st	Z, r18
		TRX_CTRL_2_REG_s.rxSafeMode = 1;
    4188:	8c e4       	ldi	r24, 0x4C	; 76
    418a:	91 e0       	ldi	r25, 0x01	; 1
    418c:	fc 01       	movw	r30, r24
    418e:	20 81       	ld	r18, Z
    4190:	20 68       	ori	r18, 0x80	; 128
    4192:	fc 01       	movw	r30, r24
    4194:	20 83       	st	Z, r18
    4196:	3c c0       	rjmp	.+120    	; 0x4210 <__stack+0x11>
	} else if (IRQ_STATUS_REG_s.txEnd) {
    4198:	8f e4       	ldi	r24, 0x4F	; 79
    419a:	91 e0       	ldi	r25, 0x01	; 1
    419c:	fc 01       	movw	r30, r24
    419e:	80 81       	ld	r24, Z
    41a0:	86 fb       	bst	r24, 6
    41a2:	88 27       	eor	r24, r24
    41a4:	80 f9       	bld	r24, 0
    41a6:	88 23       	and	r24, r24
    41a8:	99 f1       	breq	.+102    	; 0x4210 <__stack+0x11>
		if (TRX_STATUS_TX_ARET_ON == TRX_STATUS_REG_s.trxStatus) {
    41aa:	81 e4       	ldi	r24, 0x41	; 65
    41ac:	91 e0       	ldi	r25, 0x01	; 1
    41ae:	fc 01       	movw	r30, r24
    41b0:	80 81       	ld	r24, Z
    41b2:	8f 71       	andi	r24, 0x1F	; 31
    41b4:	89 31       	cpi	r24, 0x19	; 25
    41b6:	19 f5       	brne	.+70     	; 0x41fe <PHY_TaskHandler+0x14a>
			uint8_t status = TRX_STATE_REG_s.tracStatus;
    41b8:	82 e4       	ldi	r24, 0x42	; 66
    41ba:	91 e0       	ldi	r25, 0x01	; 1
    41bc:	fc 01       	movw	r30, r24
    41be:	80 81       	ld	r24, Z
    41c0:	82 95       	swap	r24
    41c2:	86 95       	lsr	r24
    41c4:	87 70       	andi	r24, 0x07	; 7
    41c6:	8a 83       	std	Y+2, r24	; 0x02

			if (TRAC_STATUS_SUCCESS == status) {
    41c8:	8a 81       	ldd	r24, Y+2	; 0x02
    41ca:	88 23       	and	r24, r24
    41cc:	11 f4       	brne	.+4      	; 0x41d2 <PHY_TaskHandler+0x11e>
				status = PHY_STATUS_SUCCESS;
    41ce:	1a 82       	std	Y+2, r1	; 0x02
    41d0:	0e c0       	rjmp	.+28     	; 0x41ee <PHY_TaskHandler+0x13a>
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    41d2:	8a 81       	ldd	r24, Y+2	; 0x02
    41d4:	83 30       	cpi	r24, 0x03	; 3
    41d6:	19 f4       	brne	.+6      	; 0x41de <PHY_TaskHandler+0x12a>
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    41d8:	81 e0       	ldi	r24, 0x01	; 1
    41da:	8a 83       	std	Y+2, r24	; 0x02
    41dc:	08 c0       	rjmp	.+16     	; 0x41ee <PHY_TaskHandler+0x13a>
			} else if (TRAC_STATUS_NO_ACK == status) {
    41de:	8a 81       	ldd	r24, Y+2	; 0x02
    41e0:	85 30       	cpi	r24, 0x05	; 5
    41e2:	19 f4       	brne	.+6      	; 0x41ea <PHY_TaskHandler+0x136>
				status = PHY_STATUS_NO_ACK;
    41e4:	82 e0       	ldi	r24, 0x02	; 2
    41e6:	8a 83       	std	Y+2, r24	; 0x02
    41e8:	02 c0       	rjmp	.+4      	; 0x41ee <PHY_TaskHandler+0x13a>
			} else {
				status = PHY_STATUS_ERROR;
    41ea:	83 e0       	ldi	r24, 0x03	; 3
    41ec:	8a 83       	std	Y+2, r24	; 0x02
			}

			phySetRxState();
    41ee:	0e 94 a7 1f 	call	0x3f4e	; 0x3f4e <phySetRxState>
			phyState = PHY_STATE_IDLE;
    41f2:	81 e0       	ldi	r24, 0x01	; 1
    41f4:	80 93 6d 1a 	sts	0x1A6D, r24	; 0x801a6d <phyState>

			PHY_DataConf(status);
    41f8:	8a 81       	ldd	r24, Y+2	; 0x02
    41fa:	0e 94 3a 1c 	call	0x3874	; 0x3874 <PHY_DataConf>
		}

		IRQ_STATUS_REG_s.txEnd = 1;
    41fe:	8f e4       	ldi	r24, 0x4F	; 79
    4200:	91 e0       	ldi	r25, 0x01	; 1
    4202:	fc 01       	movw	r30, r24
    4204:	20 81       	ld	r18, Z
    4206:	20 64       	ori	r18, 0x40	; 64
    4208:	fc 01       	movw	r30, r24
    420a:	20 83       	st	Z, r18
    420c:	01 c0       	rjmp	.+2      	; 0x4210 <__stack+0x11>
/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
	if (PHY_STATE_SLEEP == phyState) {
		return;
    420e:	00 00       	nop
			PHY_DataConf(status);
		}

		IRQ_STATUS_REG_s.txEnd = 1;
	}
}
    4210:	28 96       	adiw	r28, 0x08	; 8
    4212:	0f b6       	in	r0, 0x3f	; 63
    4214:	f8 94       	cli
    4216:	de bf       	out	0x3e, r29	; 62
    4218:	0f be       	out	0x3f, r0	; 63
    421a:	cd bf       	out	0x3d, r28	; 61
    421c:	df 91       	pop	r29
    421e:	cf 91       	pop	r28
    4220:	08 95       	ret

00004222 <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    4222:	cf 93       	push	r28
    4224:	df 93       	push	r29
    4226:	cd b7       	in	r28, 0x3d	; 61
    4228:	de b7       	in	r29, 0x3e	; 62
	SYS_TimerInit();
    422a:	0e 94 4f 21 	call	0x429e	; 0x429e <SYS_TimerInit>
#if SYS_SECURITY_MODE == 0
	sal_init();
    422e:	0e 94 00 30 	call	0x6000	; 0x6000 <sal_init>
#endif
	PHY_Init();
    4232:	0e 94 c4 1d 	call	0x3b88	; 0x3b88 <PHY_Init>
	NWK_Init();
    4236:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <NWK_Init>
}
    423a:	00 00       	nop
    423c:	df 91       	pop	r29
    423e:	cf 91       	pop	r28
    4240:	08 95       	ret

00004242 <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    4242:	cf 93       	push	r28
    4244:	df 93       	push	r29
    4246:	cd b7       	in	r28, 0x3d	; 61
    4248:	de b7       	in	r29, 0x3e	; 62
	PHY_TaskHandler();
    424a:	0e 94 5a 20 	call	0x40b4	; 0x40b4 <PHY_TaskHandler>
	NWK_TaskHandler();
    424e:	0e 94 0e 0e 	call	0x1c1c	; 0x1c1c <NWK_TaskHandler>
	SYS_TimerTaskHandler();
    4252:	0e 94 21 22 	call	0x4442	; 0x4442 <SYS_TimerTaskHandler>
}
    4256:	00 00       	nop
    4258:	df 91       	pop	r29
    425a:	cf 91       	pop	r28
    425c:	08 95       	ret

0000425e <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    425e:	cf 93       	push	r28
    4260:	df 93       	push	r29
    4262:	1f 92       	push	r1
    4264:	cd b7       	in	r28, 0x3d	; 61
    4266:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    4268:	8f e5       	ldi	r24, 0x5F	; 95
    426a:	90 e0       	ldi	r25, 0x00	; 0
    426c:	fc 01       	movw	r30, r24
    426e:	80 81       	ld	r24, Z
    4270:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    4272:	f8 94       	cli
	return flags;
    4274:	89 81       	ldd	r24, Y+1	; 0x01
}
    4276:	0f 90       	pop	r0
    4278:	df 91       	pop	r29
    427a:	cf 91       	pop	r28
    427c:	08 95       	ret

0000427e <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    427e:	cf 93       	push	r28
    4280:	df 93       	push	r29
    4282:	1f 92       	push	r1
    4284:	cd b7       	in	r28, 0x3d	; 61
    4286:	de b7       	in	r29, 0x3e	; 62
    4288:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    428a:	8f e5       	ldi	r24, 0x5F	; 95
    428c:	90 e0       	ldi	r25, 0x00	; 0
    428e:	29 81       	ldd	r18, Y+1	; 0x01
    4290:	fc 01       	movw	r30, r24
    4292:	20 83       	st	Z, r18
}
    4294:	00 00       	nop
    4296:	0f 90       	pop	r0
    4298:	df 91       	pop	r29
    429a:	cf 91       	pop	r28
    429c:	08 95       	ret

0000429e <SYS_TimerInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerInit(void)
{
    429e:	cf 93       	push	r28
    42a0:	df 93       	push	r29
    42a2:	cd b7       	in	r28, 0x3d	; 61
    42a4:	de b7       	in	r29, 0x3e	; 62
	SysTimerIrqCount = 0;
    42a6:	10 92 10 1d 	sts	0x1D10, r1	; 0x801d10 <SysTimerIrqCount>
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    42aa:	89 eb       	ldi	r24, 0xB9	; 185
    42ac:	93 e2       	ldi	r25, 0x23	; 35
    42ae:	0e 94 8d 43 	call	0x871a	; 0x871a <set_common_tc_expiry_callback>
	common_tc_init();
    42b2:	0e 94 3f 43 	call	0x867e	; 0x867e <common_tc_init>
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    42b6:	80 e1       	ldi	r24, 0x10	; 16
    42b8:	97 e2       	ldi	r25, 0x27	; 39
    42ba:	0e 94 d5 42 	call	0x85aa	; 0x85aa <common_tc_delay>
	timers = NULL;
    42be:	10 92 f0 1a 	sts	0x1AF0, r1	; 0x801af0 <timers+0x1>
    42c2:	10 92 ef 1a 	sts	0x1AEF, r1	; 0x801aef <timers>
}
    42c6:	00 00       	nop
    42c8:	df 91       	pop	r29
    42ca:	cf 91       	pop	r28
    42cc:	08 95       	ret

000042ce <SYS_TimerStart>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    42ce:	cf 93       	push	r28
    42d0:	df 93       	push	r29
    42d2:	00 d0       	rcall	.+0      	; 0x42d4 <SYS_TimerStart+0x6>
    42d4:	cd b7       	in	r28, 0x3d	; 61
    42d6:	de b7       	in	r29, 0x3e	; 62
    42d8:	9a 83       	std	Y+2, r25	; 0x02
    42da:	89 83       	std	Y+1, r24	; 0x01
	if (!SYS_TimerStarted(timer)) {
    42dc:	89 81       	ldd	r24, Y+1	; 0x01
    42de:	9a 81       	ldd	r25, Y+2	; 0x02
    42e0:	0e 94 f6 21 	call	0x43ec	; 0x43ec <SYS_TimerStarted>
    42e4:	98 2f       	mov	r25, r24
    42e6:	81 e0       	ldi	r24, 0x01	; 1
    42e8:	89 27       	eor	r24, r25
    42ea:	88 23       	and	r24, r24
    42ec:	21 f0       	breq	.+8      	; 0x42f6 <SYS_TimerStart+0x28>
		placeTimer(timer);
    42ee:	89 81       	ldd	r24, Y+1	; 0x01
    42f0:	9a 81       	ldd	r25, Y+2	; 0x02
    42f2:	0e 94 e4 22 	call	0x45c8	; 0x45c8 <placeTimer>
	}
}
    42f6:	00 00       	nop
    42f8:	0f 90       	pop	r0
    42fa:	0f 90       	pop	r0
    42fc:	df 91       	pop	r29
    42fe:	cf 91       	pop	r28
    4300:	08 95       	ret

00004302 <SYS_TimerStop>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
    4302:	cf 93       	push	r28
    4304:	df 93       	push	r29
    4306:	00 d0       	rcall	.+0      	; 0x4308 <SYS_TimerStop+0x6>
    4308:	00 d0       	rcall	.+0      	; 0x430a <SYS_TimerStop+0x8>
    430a:	00 d0       	rcall	.+0      	; 0x430c <SYS_TimerStop+0xa>
    430c:	cd b7       	in	r28, 0x3d	; 61
    430e:	de b7       	in	r29, 0x3e	; 62
    4310:	9e 83       	std	Y+6, r25	; 0x06
    4312:	8d 83       	std	Y+5, r24	; 0x05
	SYS_Timer_t *prev = NULL;
    4314:	1a 82       	std	Y+2, r1	; 0x02
    4316:	19 82       	std	Y+1, r1	; 0x01

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    4318:	80 91 ef 1a 	lds	r24, 0x1AEF	; 0x801aef <timers>
    431c:	90 91 f0 1a 	lds	r25, 0x1AF0	; 0x801af0 <timers+0x1>
    4320:	9c 83       	std	Y+4, r25	; 0x04
    4322:	8b 83       	std	Y+3, r24	; 0x03
    4324:	52 c0       	rjmp	.+164    	; 0x43ca <SYS_TimerStop+0xc8>
		if (t == timer) {
    4326:	2b 81       	ldd	r18, Y+3	; 0x03
    4328:	3c 81       	ldd	r19, Y+4	; 0x04
    432a:	8d 81       	ldd	r24, Y+5	; 0x05
    432c:	9e 81       	ldd	r25, Y+6	; 0x06
    432e:	28 17       	cp	r18, r24
    4330:	39 07       	cpc	r19, r25
    4332:	09 f0       	breq	.+2      	; 0x4336 <SYS_TimerStop+0x34>
    4334:	3f c0       	rjmp	.+126    	; 0x43b4 <SYS_TimerStop+0xb2>
			if (prev) {
    4336:	89 81       	ldd	r24, Y+1	; 0x01
    4338:	9a 81       	ldd	r25, Y+2	; 0x02
    433a:	89 2b       	or	r24, r25
    433c:	59 f0       	breq	.+22     	; 0x4354 <SYS_TimerStop+0x52>
				prev->next = t->next;
    433e:	8b 81       	ldd	r24, Y+3	; 0x03
    4340:	9c 81       	ldd	r25, Y+4	; 0x04
    4342:	fc 01       	movw	r30, r24
    4344:	20 81       	ld	r18, Z
    4346:	31 81       	ldd	r19, Z+1	; 0x01
    4348:	89 81       	ldd	r24, Y+1	; 0x01
    434a:	9a 81       	ldd	r25, Y+2	; 0x02
    434c:	fc 01       	movw	r30, r24
    434e:	31 83       	std	Z+1, r19	; 0x01
    4350:	20 83       	st	Z, r18
    4352:	09 c0       	rjmp	.+18     	; 0x4366 <SYS_TimerStop+0x64>
			} else {
				timers = t->next;
    4354:	8b 81       	ldd	r24, Y+3	; 0x03
    4356:	9c 81       	ldd	r25, Y+4	; 0x04
    4358:	fc 01       	movw	r30, r24
    435a:	80 81       	ld	r24, Z
    435c:	91 81       	ldd	r25, Z+1	; 0x01
    435e:	90 93 f0 1a 	sts	0x1AF0, r25	; 0x801af0 <timers+0x1>
    4362:	80 93 ef 1a 	sts	0x1AEF, r24	; 0x801aef <timers>
			}

			if (t->next) {
    4366:	8b 81       	ldd	r24, Y+3	; 0x03
    4368:	9c 81       	ldd	r25, Y+4	; 0x04
    436a:	fc 01       	movw	r30, r24
    436c:	80 81       	ld	r24, Z
    436e:	91 81       	ldd	r25, Z+1	; 0x01
    4370:	89 2b       	or	r24, r25
    4372:	89 f1       	breq	.+98     	; 0x43d6 <SYS_TimerStop+0xd4>
				t->next->timeout += timer->timeout;
    4374:	8b 81       	ldd	r24, Y+3	; 0x03
    4376:	9c 81       	ldd	r25, Y+4	; 0x04
    4378:	fc 01       	movw	r30, r24
    437a:	60 81       	ld	r22, Z
    437c:	71 81       	ldd	r23, Z+1	; 0x01
    437e:	8b 81       	ldd	r24, Y+3	; 0x03
    4380:	9c 81       	ldd	r25, Y+4	; 0x04
    4382:	fc 01       	movw	r30, r24
    4384:	80 81       	ld	r24, Z
    4386:	91 81       	ldd	r25, Z+1	; 0x01
    4388:	fc 01       	movw	r30, r24
    438a:	22 81       	ldd	r18, Z+2	; 0x02
    438c:	33 81       	ldd	r19, Z+3	; 0x03
    438e:	44 81       	ldd	r20, Z+4	; 0x04
    4390:	55 81       	ldd	r21, Z+5	; 0x05
    4392:	8d 81       	ldd	r24, Y+5	; 0x05
    4394:	9e 81       	ldd	r25, Y+6	; 0x06
    4396:	fc 01       	movw	r30, r24
    4398:	82 81       	ldd	r24, Z+2	; 0x02
    439a:	93 81       	ldd	r25, Z+3	; 0x03
    439c:	a4 81       	ldd	r26, Z+4	; 0x04
    439e:	b5 81       	ldd	r27, Z+5	; 0x05
    43a0:	82 0f       	add	r24, r18
    43a2:	93 1f       	adc	r25, r19
    43a4:	a4 1f       	adc	r26, r20
    43a6:	b5 1f       	adc	r27, r21
    43a8:	fb 01       	movw	r30, r22
    43aa:	82 83       	std	Z+2, r24	; 0x02
    43ac:	93 83       	std	Z+3, r25	; 0x03
    43ae:	a4 83       	std	Z+4, r26	; 0x04
    43b0:	b5 83       	std	Z+5, r27	; 0x05
			}

			break;
    43b2:	11 c0       	rjmp	.+34     	; 0x43d6 <SYS_TimerStop+0xd4>
		}

		prev = t;
    43b4:	8b 81       	ldd	r24, Y+3	; 0x03
    43b6:	9c 81       	ldd	r25, Y+4	; 0x04
    43b8:	9a 83       	std	Y+2, r25	; 0x02
    43ba:	89 83       	std	Y+1, r24	; 0x01
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    43bc:	8b 81       	ldd	r24, Y+3	; 0x03
    43be:	9c 81       	ldd	r25, Y+4	; 0x04
    43c0:	fc 01       	movw	r30, r24
    43c2:	80 81       	ld	r24, Z
    43c4:	91 81       	ldd	r25, Z+1	; 0x01
    43c6:	9c 83       	std	Y+4, r25	; 0x04
    43c8:	8b 83       	std	Y+3, r24	; 0x03
    43ca:	8b 81       	ldd	r24, Y+3	; 0x03
    43cc:	9c 81       	ldd	r25, Y+4	; 0x04
    43ce:	89 2b       	or	r24, r25
    43d0:	09 f0       	breq	.+2      	; 0x43d4 <SYS_TimerStop+0xd2>
    43d2:	a9 cf       	rjmp	.-174    	; 0x4326 <SYS_TimerStop+0x24>
			break;
		}

		prev = t;
	}
}
    43d4:	01 c0       	rjmp	.+2      	; 0x43d8 <SYS_TimerStop+0xd6>

			if (t->next) {
				t->next->timeout += timer->timeout;
			}

			break;
    43d6:	00 00       	nop
		}

		prev = t;
	}
}
    43d8:	00 00       	nop
    43da:	26 96       	adiw	r28, 0x06	; 6
    43dc:	0f b6       	in	r0, 0x3f	; 63
    43de:	f8 94       	cli
    43e0:	de bf       	out	0x3e, r29	; 62
    43e2:	0f be       	out	0x3f, r0	; 63
    43e4:	cd bf       	out	0x3d, r28	; 61
    43e6:	df 91       	pop	r29
    43e8:	cf 91       	pop	r28
    43ea:	08 95       	ret

000043ec <SYS_TimerStarted>:

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
    43ec:	cf 93       	push	r28
    43ee:	df 93       	push	r29
    43f0:	00 d0       	rcall	.+0      	; 0x43f2 <SYS_TimerStarted+0x6>
    43f2:	00 d0       	rcall	.+0      	; 0x43f4 <SYS_TimerStarted+0x8>
    43f4:	cd b7       	in	r28, 0x3d	; 61
    43f6:	de b7       	in	r29, 0x3e	; 62
    43f8:	9c 83       	std	Y+4, r25	; 0x04
    43fa:	8b 83       	std	Y+3, r24	; 0x03
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    43fc:	80 91 ef 1a 	lds	r24, 0x1AEF	; 0x801aef <timers>
    4400:	90 91 f0 1a 	lds	r25, 0x1AF0	; 0x801af0 <timers+0x1>
    4404:	9a 83       	std	Y+2, r25	; 0x02
    4406:	89 83       	std	Y+1, r24	; 0x01
    4408:	10 c0       	rjmp	.+32     	; 0x442a <SYS_TimerStarted+0x3e>
		if (t == timer) {
    440a:	29 81       	ldd	r18, Y+1	; 0x01
    440c:	3a 81       	ldd	r19, Y+2	; 0x02
    440e:	8b 81       	ldd	r24, Y+3	; 0x03
    4410:	9c 81       	ldd	r25, Y+4	; 0x04
    4412:	28 17       	cp	r18, r24
    4414:	39 07       	cpc	r19, r25
    4416:	11 f4       	brne	.+4      	; 0x441c <SYS_TimerStarted+0x30>
			return true;
    4418:	81 e0       	ldi	r24, 0x01	; 1
    441a:	0c c0       	rjmp	.+24     	; 0x4434 <SYS_TimerStarted+0x48>

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    441c:	89 81       	ldd	r24, Y+1	; 0x01
    441e:	9a 81       	ldd	r25, Y+2	; 0x02
    4420:	fc 01       	movw	r30, r24
    4422:	80 81       	ld	r24, Z
    4424:	91 81       	ldd	r25, Z+1	; 0x01
    4426:	9a 83       	std	Y+2, r25	; 0x02
    4428:	89 83       	std	Y+1, r24	; 0x01
    442a:	89 81       	ldd	r24, Y+1	; 0x01
    442c:	9a 81       	ldd	r25, Y+2	; 0x02
    442e:	89 2b       	or	r24, r25
    4430:	61 f7       	brne	.-40     	; 0x440a <SYS_TimerStarted+0x1e>
		if (t == timer) {
			return true;
		}
	}
	return false;
    4432:	80 e0       	ldi	r24, 0x00	; 0
}
    4434:	0f 90       	pop	r0
    4436:	0f 90       	pop	r0
    4438:	0f 90       	pop	r0
    443a:	0f 90       	pop	r0
    443c:	df 91       	pop	r29
    443e:	cf 91       	pop	r28
    4440:	08 95       	ret

00004442 <SYS_TimerTaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    4442:	ef 92       	push	r14
    4444:	ff 92       	push	r15
    4446:	0f 93       	push	r16
    4448:	1f 93       	push	r17
    444a:	cf 93       	push	r28
    444c:	df 93       	push	r29
    444e:	cd b7       	in	r28, 0x3d	; 61
    4450:	de b7       	in	r29, 0x3e	; 62
    4452:	28 97       	sbiw	r28, 0x08	; 8
    4454:	0f b6       	in	r0, 0x3f	; 63
    4456:	f8 94       	cli
    4458:	de bf       	out	0x3e, r29	; 62
    445a:	0f be       	out	0x3f, r0	; 63
    445c:	cd bf       	out	0x3d, r28	; 61
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
    445e:	80 91 10 1d 	lds	r24, 0x1D10	; 0x801d10 <SysTimerIrqCount>
    4462:	88 23       	and	r24, r24
    4464:	09 f4       	brne	.+2      	; 0x4468 <SYS_TimerTaskHandler+0x26>
    4466:	a2 c0       	rjmp	.+324    	; 0x45ac <SYS_TimerTaskHandler+0x16a>
		return;
	}

	/* Enter a critical section */
	flags = cpu_irq_save();
    4468:	0e 94 2f 21 	call	0x425e	; 0x425e <cpu_irq_save>
    446c:	8d 83       	std	Y+5, r24	; 0x05
	cnt = SysTimerIrqCount;
    446e:	80 91 10 1d 	lds	r24, 0x1D10	; 0x801d10 <SysTimerIrqCount>
    4472:	8e 83       	std	Y+6, r24	; 0x06
	SysTimerIrqCount = 0;
    4474:	10 92 10 1d 	sts	0x1D10, r1	; 0x801d10 <SysTimerIrqCount>
	/* Leave the critical section */
	cpu_irq_restore(flags);
    4478:	8d 81       	ldd	r24, Y+5	; 0x05
    447a:	0e 94 3f 21 	call	0x427e	; 0x427e <cpu_irq_restore>

	elapsed = cnt * SYS_TIMER_INTERVAL;
    447e:	8e 81       	ldd	r24, Y+6	; 0x06
    4480:	88 2f       	mov	r24, r24
    4482:	90 e0       	ldi	r25, 0x00	; 0
    4484:	a0 e0       	ldi	r26, 0x00	; 0
    4486:	b0 e0       	ldi	r27, 0x00	; 0
    4488:	88 0f       	add	r24, r24
    448a:	99 1f       	adc	r25, r25
    448c:	aa 1f       	adc	r26, r26
    448e:	bb 1f       	adc	r27, r27
    4490:	9c 01       	movw	r18, r24
    4492:	ad 01       	movw	r20, r26
    4494:	22 0f       	add	r18, r18
    4496:	33 1f       	adc	r19, r19
    4498:	44 1f       	adc	r20, r20
    449a:	55 1f       	adc	r21, r21
    449c:	22 0f       	add	r18, r18
    449e:	33 1f       	adc	r19, r19
    44a0:	44 1f       	adc	r20, r20
    44a2:	55 1f       	adc	r21, r21
    44a4:	82 0f       	add	r24, r18
    44a6:	93 1f       	adc	r25, r19
    44a8:	a4 1f       	adc	r26, r20
    44aa:	b5 1f       	adc	r27, r21
    44ac:	89 83       	std	Y+1, r24	; 0x01
    44ae:	9a 83       	std	Y+2, r25	; 0x02
    44b0:	ab 83       	std	Y+3, r26	; 0x03
    44b2:	bc 83       	std	Y+4, r27	; 0x04

	while (timers && (timers->timeout <= elapsed)) {
    44b4:	3d c0       	rjmp	.+122    	; 0x4530 <SYS_TimerTaskHandler+0xee>
		SYS_Timer_t *timer = timers;
    44b6:	80 91 ef 1a 	lds	r24, 0x1AEF	; 0x801aef <timers>
    44ba:	90 91 f0 1a 	lds	r25, 0x1AF0	; 0x801af0 <timers+0x1>
    44be:	98 87       	std	Y+8, r25	; 0x08
    44c0:	8f 83       	std	Y+7, r24	; 0x07

		elapsed -= timers->timeout;
    44c2:	80 91 ef 1a 	lds	r24, 0x1AEF	; 0x801aef <timers>
    44c6:	90 91 f0 1a 	lds	r25, 0x1AF0	; 0x801af0 <timers+0x1>
    44ca:	fc 01       	movw	r30, r24
    44cc:	82 81       	ldd	r24, Z+2	; 0x02
    44ce:	93 81       	ldd	r25, Z+3	; 0x03
    44d0:	a4 81       	ldd	r26, Z+4	; 0x04
    44d2:	b5 81       	ldd	r27, Z+5	; 0x05
    44d4:	29 81       	ldd	r18, Y+1	; 0x01
    44d6:	3a 81       	ldd	r19, Y+2	; 0x02
    44d8:	4b 81       	ldd	r20, Y+3	; 0x03
    44da:	5c 81       	ldd	r21, Y+4	; 0x04
    44dc:	79 01       	movw	r14, r18
    44de:	8a 01       	movw	r16, r20
    44e0:	e8 1a       	sub	r14, r24
    44e2:	f9 0a       	sbc	r15, r25
    44e4:	0a 0b       	sbc	r16, r26
    44e6:	1b 0b       	sbc	r17, r27
    44e8:	d8 01       	movw	r26, r16
    44ea:	c7 01       	movw	r24, r14
    44ec:	89 83       	std	Y+1, r24	; 0x01
    44ee:	9a 83       	std	Y+2, r25	; 0x02
    44f0:	ab 83       	std	Y+3, r26	; 0x03
    44f2:	bc 83       	std	Y+4, r27	; 0x04
		timers = timers->next;
    44f4:	80 91 ef 1a 	lds	r24, 0x1AEF	; 0x801aef <timers>
    44f8:	90 91 f0 1a 	lds	r25, 0x1AF0	; 0x801af0 <timers+0x1>
    44fc:	fc 01       	movw	r30, r24
    44fe:	80 81       	ld	r24, Z
    4500:	91 81       	ldd	r25, Z+1	; 0x01
    4502:	90 93 f0 1a 	sts	0x1AF0, r25	; 0x801af0 <timers+0x1>
    4506:	80 93 ef 1a 	sts	0x1AEF, r24	; 0x801aef <timers>
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    450a:	8f 81       	ldd	r24, Y+7	; 0x07
    450c:	98 85       	ldd	r25, Y+8	; 0x08
    450e:	fc 01       	movw	r30, r24
    4510:	82 85       	ldd	r24, Z+10	; 0x0a
    4512:	81 30       	cpi	r24, 0x01	; 1
    4514:	21 f4       	brne	.+8      	; 0x451e <SYS_TimerTaskHandler+0xdc>
			placeTimer(timer);
    4516:	8f 81       	ldd	r24, Y+7	; 0x07
    4518:	98 85       	ldd	r25, Y+8	; 0x08
    451a:	0e 94 e4 22 	call	0x45c8	; 0x45c8 <placeTimer>
		}

		timer->handler(timer);
    451e:	8f 81       	ldd	r24, Y+7	; 0x07
    4520:	98 85       	ldd	r25, Y+8	; 0x08
    4522:	fc 01       	movw	r30, r24
    4524:	23 85       	ldd	r18, Z+11	; 0x0b
    4526:	34 85       	ldd	r19, Z+12	; 0x0c
    4528:	8f 81       	ldd	r24, Y+7	; 0x07
    452a:	98 85       	ldd	r25, Y+8	; 0x08
    452c:	f9 01       	movw	r30, r18
    452e:	09 95       	icall
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    4530:	80 91 ef 1a 	lds	r24, 0x1AEF	; 0x801aef <timers>
    4534:	90 91 f0 1a 	lds	r25, 0x1AF0	; 0x801af0 <timers+0x1>
    4538:	89 2b       	or	r24, r25
    453a:	99 f0       	breq	.+38     	; 0x4562 <SYS_TimerTaskHandler+0x120>
    453c:	80 91 ef 1a 	lds	r24, 0x1AEF	; 0x801aef <timers>
    4540:	90 91 f0 1a 	lds	r25, 0x1AF0	; 0x801af0 <timers+0x1>
    4544:	fc 01       	movw	r30, r24
    4546:	22 81       	ldd	r18, Z+2	; 0x02
    4548:	33 81       	ldd	r19, Z+3	; 0x03
    454a:	44 81       	ldd	r20, Z+4	; 0x04
    454c:	55 81       	ldd	r21, Z+5	; 0x05
    454e:	89 81       	ldd	r24, Y+1	; 0x01
    4550:	9a 81       	ldd	r25, Y+2	; 0x02
    4552:	ab 81       	ldd	r26, Y+3	; 0x03
    4554:	bc 81       	ldd	r27, Y+4	; 0x04
    4556:	82 17       	cp	r24, r18
    4558:	93 07       	cpc	r25, r19
    455a:	a4 07       	cpc	r26, r20
    455c:	b5 07       	cpc	r27, r21
    455e:	08 f0       	brcs	.+2      	; 0x4562 <SYS_TimerTaskHandler+0x120>
    4560:	aa cf       	rjmp	.-172    	; 0x44b6 <SYS_TimerTaskHandler+0x74>
		}

		timer->handler(timer);
	}

	if (timers) {
    4562:	80 91 ef 1a 	lds	r24, 0x1AEF	; 0x801aef <timers>
    4566:	90 91 f0 1a 	lds	r25, 0x1AF0	; 0x801af0 <timers+0x1>
    456a:	89 2b       	or	r24, r25
    456c:	01 f1       	breq	.+64     	; 0x45ae <SYS_TimerTaskHandler+0x16c>
		timers->timeout -= elapsed;
    456e:	60 91 ef 1a 	lds	r22, 0x1AEF	; 0x801aef <timers>
    4572:	70 91 f0 1a 	lds	r23, 0x1AF0	; 0x801af0 <timers+0x1>
    4576:	80 91 ef 1a 	lds	r24, 0x1AEF	; 0x801aef <timers>
    457a:	90 91 f0 1a 	lds	r25, 0x1AF0	; 0x801af0 <timers+0x1>
    457e:	fc 01       	movw	r30, r24
    4580:	22 81       	ldd	r18, Z+2	; 0x02
    4582:	33 81       	ldd	r19, Z+3	; 0x03
    4584:	44 81       	ldd	r20, Z+4	; 0x04
    4586:	55 81       	ldd	r21, Z+5	; 0x05
    4588:	89 81       	ldd	r24, Y+1	; 0x01
    458a:	9a 81       	ldd	r25, Y+2	; 0x02
    458c:	ab 81       	ldd	r26, Y+3	; 0x03
    458e:	bc 81       	ldd	r27, Y+4	; 0x04
    4590:	79 01       	movw	r14, r18
    4592:	8a 01       	movw	r16, r20
    4594:	e8 1a       	sub	r14, r24
    4596:	f9 0a       	sbc	r15, r25
    4598:	0a 0b       	sbc	r16, r26
    459a:	1b 0b       	sbc	r17, r27
    459c:	d8 01       	movw	r26, r16
    459e:	c7 01       	movw	r24, r14
    45a0:	fb 01       	movw	r30, r22
    45a2:	82 83       	std	Z+2, r24	; 0x02
    45a4:	93 83       	std	Z+3, r25	; 0x03
    45a6:	a4 83       	std	Z+4, r26	; 0x04
    45a8:	b5 83       	std	Z+5, r27	; 0x05
    45aa:	01 c0       	rjmp	.+2      	; 0x45ae <SYS_TimerTaskHandler+0x16c>
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
		return;
    45ac:	00 00       	nop
	}

	if (timers) {
		timers->timeout -= elapsed;
	}
}
    45ae:	28 96       	adiw	r28, 0x08	; 8
    45b0:	0f b6       	in	r0, 0x3f	; 63
    45b2:	f8 94       	cli
    45b4:	de bf       	out	0x3e, r29	; 62
    45b6:	0f be       	out	0x3f, r0	; 63
    45b8:	cd bf       	out	0x3d, r28	; 61
    45ba:	df 91       	pop	r29
    45bc:	cf 91       	pop	r28
    45be:	1f 91       	pop	r17
    45c0:	0f 91       	pop	r16
    45c2:	ff 90       	pop	r15
    45c4:	ef 90       	pop	r14
    45c6:	08 95       	ret

000045c8 <placeTimer>:

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    45c8:	ef 92       	push	r14
    45ca:	ff 92       	push	r15
    45cc:	0f 93       	push	r16
    45ce:	1f 93       	push	r17
    45d0:	cf 93       	push	r28
    45d2:	df 93       	push	r29
    45d4:	cd b7       	in	r28, 0x3d	; 61
    45d6:	de b7       	in	r29, 0x3e	; 62
    45d8:	2a 97       	sbiw	r28, 0x0a	; 10
    45da:	0f b6       	in	r0, 0x3f	; 63
    45dc:	f8 94       	cli
    45de:	de bf       	out	0x3e, r29	; 62
    45e0:	0f be       	out	0x3f, r0	; 63
    45e2:	cd bf       	out	0x3d, r28	; 61
    45e4:	9a 87       	std	Y+10, r25	; 0x0a
    45e6:	89 87       	std	Y+9, r24	; 0x09
	if (timers) {
    45e8:	80 91 ef 1a 	lds	r24, 0x1AEF	; 0x801aef <timers>
    45ec:	90 91 f0 1a 	lds	r25, 0x1AF0	; 0x801af0 <timers+0x1>
    45f0:	89 2b       	or	r24, r25
    45f2:	09 f4       	brne	.+2      	; 0x45f6 <placeTimer+0x2e>
    45f4:	97 c0       	rjmp	.+302    	; 0x4724 <placeTimer+0x15c>
		SYS_Timer_t *prev = NULL;
    45f6:	1a 82       	std	Y+2, r1	; 0x02
    45f8:	19 82       	std	Y+1, r1	; 0x01
		uint32_t timeout = timer->interval;
    45fa:	89 85       	ldd	r24, Y+9	; 0x09
    45fc:	9a 85       	ldd	r25, Y+10	; 0x0a
    45fe:	fc 01       	movw	r30, r24
    4600:	86 81       	ldd	r24, Z+6	; 0x06
    4602:	97 81       	ldd	r25, Z+7	; 0x07
    4604:	a0 85       	ldd	r26, Z+8	; 0x08
    4606:	b1 85       	ldd	r27, Z+9	; 0x09
    4608:	8b 83       	std	Y+3, r24	; 0x03
    460a:	9c 83       	std	Y+4, r25	; 0x04
    460c:	ad 83       	std	Y+5, r26	; 0x05
    460e:	be 83       	std	Y+6, r27	; 0x06

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    4610:	80 91 ef 1a 	lds	r24, 0x1AEF	; 0x801aef <timers>
    4614:	90 91 f0 1a 	lds	r25, 0x1AF0	; 0x801af0 <timers+0x1>
    4618:	98 87       	std	Y+8, r25	; 0x08
    461a:	8f 83       	std	Y+7, r24	; 0x07
    461c:	4d c0       	rjmp	.+154    	; 0x46b8 <placeTimer+0xf0>
			if (timeout < t->timeout) {
    461e:	8f 81       	ldd	r24, Y+7	; 0x07
    4620:	98 85       	ldd	r25, Y+8	; 0x08
    4622:	fc 01       	movw	r30, r24
    4624:	22 81       	ldd	r18, Z+2	; 0x02
    4626:	33 81       	ldd	r19, Z+3	; 0x03
    4628:	44 81       	ldd	r20, Z+4	; 0x04
    462a:	55 81       	ldd	r21, Z+5	; 0x05
    462c:	8b 81       	ldd	r24, Y+3	; 0x03
    462e:	9c 81       	ldd	r25, Y+4	; 0x04
    4630:	ad 81       	ldd	r26, Y+5	; 0x05
    4632:	be 81       	ldd	r27, Y+6	; 0x06
    4634:	82 17       	cp	r24, r18
    4636:	93 07       	cpc	r25, r19
    4638:	a4 07       	cpc	r26, r20
    463a:	b5 07       	cpc	r27, r21
    463c:	d8 f4       	brcc	.+54     	; 0x4674 <placeTimer+0xac>
				t->timeout -= timeout;
    463e:	8f 81       	ldd	r24, Y+7	; 0x07
    4640:	98 85       	ldd	r25, Y+8	; 0x08
    4642:	fc 01       	movw	r30, r24
    4644:	22 81       	ldd	r18, Z+2	; 0x02
    4646:	33 81       	ldd	r19, Z+3	; 0x03
    4648:	44 81       	ldd	r20, Z+4	; 0x04
    464a:	55 81       	ldd	r21, Z+5	; 0x05
    464c:	8b 81       	ldd	r24, Y+3	; 0x03
    464e:	9c 81       	ldd	r25, Y+4	; 0x04
    4650:	ad 81       	ldd	r26, Y+5	; 0x05
    4652:	be 81       	ldd	r27, Y+6	; 0x06
    4654:	79 01       	movw	r14, r18
    4656:	8a 01       	movw	r16, r20
    4658:	e8 1a       	sub	r14, r24
    465a:	f9 0a       	sbc	r15, r25
    465c:	0a 0b       	sbc	r16, r26
    465e:	1b 0b       	sbc	r17, r27
    4660:	d8 01       	movw	r26, r16
    4662:	c7 01       	movw	r24, r14
    4664:	2f 81       	ldd	r18, Y+7	; 0x07
    4666:	38 85       	ldd	r19, Y+8	; 0x08
    4668:	f9 01       	movw	r30, r18
    466a:	82 83       	std	Z+2, r24	; 0x02
    466c:	93 83       	std	Z+3, r25	; 0x03
    466e:	a4 83       	std	Z+4, r26	; 0x04
    4670:	b5 83       	std	Z+5, r27	; 0x05
				break;
    4672:	27 c0       	rjmp	.+78     	; 0x46c2 <placeTimer+0xfa>
			} else {
				timeout -= t->timeout;
    4674:	8f 81       	ldd	r24, Y+7	; 0x07
    4676:	98 85       	ldd	r25, Y+8	; 0x08
    4678:	fc 01       	movw	r30, r24
    467a:	82 81       	ldd	r24, Z+2	; 0x02
    467c:	93 81       	ldd	r25, Z+3	; 0x03
    467e:	a4 81       	ldd	r26, Z+4	; 0x04
    4680:	b5 81       	ldd	r27, Z+5	; 0x05
    4682:	2b 81       	ldd	r18, Y+3	; 0x03
    4684:	3c 81       	ldd	r19, Y+4	; 0x04
    4686:	4d 81       	ldd	r20, Y+5	; 0x05
    4688:	5e 81       	ldd	r21, Y+6	; 0x06
    468a:	79 01       	movw	r14, r18
    468c:	8a 01       	movw	r16, r20
    468e:	e8 1a       	sub	r14, r24
    4690:	f9 0a       	sbc	r15, r25
    4692:	0a 0b       	sbc	r16, r26
    4694:	1b 0b       	sbc	r17, r27
    4696:	d8 01       	movw	r26, r16
    4698:	c7 01       	movw	r24, r14
    469a:	8b 83       	std	Y+3, r24	; 0x03
    469c:	9c 83       	std	Y+4, r25	; 0x04
    469e:	ad 83       	std	Y+5, r26	; 0x05
    46a0:	be 83       	std	Y+6, r27	; 0x06
			}

			prev = t;
    46a2:	8f 81       	ldd	r24, Y+7	; 0x07
    46a4:	98 85       	ldd	r25, Y+8	; 0x08
    46a6:	9a 83       	std	Y+2, r25	; 0x02
    46a8:	89 83       	std	Y+1, r24	; 0x01
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    46aa:	8f 81       	ldd	r24, Y+7	; 0x07
    46ac:	98 85       	ldd	r25, Y+8	; 0x08
    46ae:	fc 01       	movw	r30, r24
    46b0:	80 81       	ld	r24, Z
    46b2:	91 81       	ldd	r25, Z+1	; 0x01
    46b4:	98 87       	std	Y+8, r25	; 0x08
    46b6:	8f 83       	std	Y+7, r24	; 0x07
    46b8:	8f 81       	ldd	r24, Y+7	; 0x07
    46ba:	98 85       	ldd	r25, Y+8	; 0x08
    46bc:	89 2b       	or	r24, r25
    46be:	09 f0       	breq	.+2      	; 0x46c2 <placeTimer+0xfa>
    46c0:	ae cf       	rjmp	.-164    	; 0x461e <placeTimer+0x56>
			}

			prev = t;
		}

		timer->timeout = timeout;
    46c2:	29 85       	ldd	r18, Y+9	; 0x09
    46c4:	3a 85       	ldd	r19, Y+10	; 0x0a
    46c6:	8b 81       	ldd	r24, Y+3	; 0x03
    46c8:	9c 81       	ldd	r25, Y+4	; 0x04
    46ca:	ad 81       	ldd	r26, Y+5	; 0x05
    46cc:	be 81       	ldd	r27, Y+6	; 0x06
    46ce:	f9 01       	movw	r30, r18
    46d0:	82 83       	std	Z+2, r24	; 0x02
    46d2:	93 83       	std	Z+3, r25	; 0x03
    46d4:	a4 83       	std	Z+4, r26	; 0x04
    46d6:	b5 83       	std	Z+5, r27	; 0x05

		if (prev) {
    46d8:	89 81       	ldd	r24, Y+1	; 0x01
    46da:	9a 81       	ldd	r25, Y+2	; 0x02
    46dc:	89 2b       	or	r24, r25
    46de:	91 f0       	breq	.+36     	; 0x4704 <placeTimer+0x13c>
			timer->next = prev->next;
    46e0:	89 81       	ldd	r24, Y+1	; 0x01
    46e2:	9a 81       	ldd	r25, Y+2	; 0x02
    46e4:	fc 01       	movw	r30, r24
    46e6:	20 81       	ld	r18, Z
    46e8:	31 81       	ldd	r19, Z+1	; 0x01
    46ea:	89 85       	ldd	r24, Y+9	; 0x09
    46ec:	9a 85       	ldd	r25, Y+10	; 0x0a
    46ee:	fc 01       	movw	r30, r24
    46f0:	31 83       	std	Z+1, r19	; 0x01
    46f2:	20 83       	st	Z, r18
			prev->next = timer;
    46f4:	89 81       	ldd	r24, Y+1	; 0x01
    46f6:	9a 81       	ldd	r25, Y+2	; 0x02
    46f8:	29 85       	ldd	r18, Y+9	; 0x09
    46fa:	3a 85       	ldd	r19, Y+10	; 0x0a
    46fc:	fc 01       	movw	r30, r24
    46fe:	31 83       	std	Z+1, r19	; 0x01
    4700:	20 83       	st	Z, r18
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    4702:	29 c0       	rjmp	.+82     	; 0x4756 <placeTimer+0x18e>

		if (prev) {
			timer->next = prev->next;
			prev->next = timer;
		} else {
			timer->next = timers;
    4704:	20 91 ef 1a 	lds	r18, 0x1AEF	; 0x801aef <timers>
    4708:	30 91 f0 1a 	lds	r19, 0x1AF0	; 0x801af0 <timers+0x1>
    470c:	89 85       	ldd	r24, Y+9	; 0x09
    470e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4710:	fc 01       	movw	r30, r24
    4712:	31 83       	std	Z+1, r19	; 0x01
    4714:	20 83       	st	Z, r18
			timers = timer;
    4716:	89 85       	ldd	r24, Y+9	; 0x09
    4718:	9a 85       	ldd	r25, Y+10	; 0x0a
    471a:	90 93 f0 1a 	sts	0x1AF0, r25	; 0x801af0 <timers+0x1>
    471e:	80 93 ef 1a 	sts	0x1AEF, r24	; 0x801aef <timers>
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    4722:	19 c0       	rjmp	.+50     	; 0x4756 <placeTimer+0x18e>
		} else {
			timer->next = timers;
			timers = timer;
		}
	} else {
		timer->next = NULL;
    4724:	89 85       	ldd	r24, Y+9	; 0x09
    4726:	9a 85       	ldd	r25, Y+10	; 0x0a
    4728:	fc 01       	movw	r30, r24
    472a:	11 82       	std	Z+1, r1	; 0x01
    472c:	10 82       	st	Z, r1
		timer->timeout = timer->interval;
    472e:	89 85       	ldd	r24, Y+9	; 0x09
    4730:	9a 85       	ldd	r25, Y+10	; 0x0a
    4732:	fc 01       	movw	r30, r24
    4734:	86 81       	ldd	r24, Z+6	; 0x06
    4736:	97 81       	ldd	r25, Z+7	; 0x07
    4738:	a0 85       	ldd	r26, Z+8	; 0x08
    473a:	b1 85       	ldd	r27, Z+9	; 0x09
    473c:	29 85       	ldd	r18, Y+9	; 0x09
    473e:	3a 85       	ldd	r19, Y+10	; 0x0a
    4740:	f9 01       	movw	r30, r18
    4742:	82 83       	std	Z+2, r24	; 0x02
    4744:	93 83       	std	Z+3, r25	; 0x03
    4746:	a4 83       	std	Z+4, r26	; 0x04
    4748:	b5 83       	std	Z+5, r27	; 0x05
		timers = timer;
    474a:	89 85       	ldd	r24, Y+9	; 0x09
    474c:	9a 85       	ldd	r25, Y+10	; 0x0a
    474e:	90 93 f0 1a 	sts	0x1AF0, r25	; 0x801af0 <timers+0x1>
    4752:	80 93 ef 1a 	sts	0x1AEF, r24	; 0x801aef <timers>
	}
}
    4756:	00 00       	nop
    4758:	2a 96       	adiw	r28, 0x0a	; 10
    475a:	0f b6       	in	r0, 0x3f	; 63
    475c:	f8 94       	cli
    475e:	de bf       	out	0x3e, r29	; 62
    4760:	0f be       	out	0x3f, r0	; 63
    4762:	cd bf       	out	0x3d, r28	; 61
    4764:	df 91       	pop	r29
    4766:	cf 91       	pop	r28
    4768:	1f 91       	pop	r17
    476a:	0f 91       	pop	r16
    476c:	ff 90       	pop	r15
    476e:	ef 90       	pop	r14
    4770:	08 95       	ret

00004772 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    4772:	cf 93       	push	r28
    4774:	df 93       	push	r29
    4776:	cd b7       	in	r28, 0x3d	; 61
    4778:	de b7       	in	r29, 0x3e	; 62
	SysTimerIrqCount++;
    477a:	80 91 10 1d 	lds	r24, 0x1D10	; 0x801d10 <SysTimerIrqCount>
    477e:	8f 5f       	subi	r24, 0xFF	; 255
    4780:	80 93 10 1d 	sts	0x1D10, r24	; 0x801d10 <SysTimerIrqCount>
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    4784:	80 e1       	ldi	r24, 0x10	; 16
    4786:	97 e2       	ldi	r25, 0x27	; 39
    4788:	0e 94 d5 42 	call	0x85aa	; 0x85aa <common_tc_delay>
}
    478c:	00 00       	nop
    478e:	df 91       	pop	r29
    4790:	cf 91       	pop	r28
    4792:	08 95       	ret

00004794 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    4794:	cf 93       	push	r28
    4796:	df 93       	push	r29
    4798:	1f 92       	push	r1
    479a:	cd b7       	in	r28, 0x3d	; 61
    479c:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    479e:	8f e5       	ldi	r24, 0x5F	; 95
    47a0:	90 e0       	ldi	r25, 0x00	; 0
    47a2:	fc 01       	movw	r30, r24
    47a4:	80 81       	ld	r24, Z
    47a6:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    47a8:	f8 94       	cli
	return flags;
    47aa:	89 81       	ldd	r24, Y+1	; 0x01
}
    47ac:	0f 90       	pop	r0
    47ae:	df 91       	pop	r29
    47b0:	cf 91       	pop	r28
    47b2:	08 95       	ret

000047b4 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    47b4:	cf 93       	push	r28
    47b6:	df 93       	push	r29
    47b8:	1f 92       	push	r1
    47ba:	cd b7       	in	r28, 0x3d	; 61
    47bc:	de b7       	in	r29, 0x3e	; 62
    47be:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    47c0:	8f e5       	ldi	r24, 0x5F	; 95
    47c2:	90 e0       	ldi	r25, 0x00	; 0
    47c4:	29 81       	ldd	r18, Y+1	; 0x01
    47c6:	fc 01       	movw	r30, r24
    47c8:	20 83       	st	Z, r18
}
    47ca:	00 00       	nop
    47cc:	0f 90       	pop	r0
    47ce:	df 91       	pop	r29
    47d0:	cf 91       	pop	r28
    47d2:	08 95       	ret

000047d4 <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    47d4:	cf 93       	push	r28
    47d6:	df 93       	push	r29
    47d8:	cd b7       	in	r28, 0x3d	; 61
    47da:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
    47dc:	80 e0       	ldi	r24, 0x00	; 0
    47de:	94 e2       	ldi	r25, 0x24	; 36
    47e0:	a4 ef       	ldi	r26, 0xF4	; 244
    47e2:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
    47e4:	bc 01       	movw	r22, r24
    47e6:	cd 01       	movw	r24, r26
    47e8:	df 91       	pop	r29
    47ea:	cf 91       	pop	r28
    47ec:	08 95       	ret

000047ee <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
    47ee:	cf 93       	push	r28
    47f0:	df 93       	push	r29
    47f2:	cd b7       	in	r28, 0x3d	; 61
    47f4:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
    47f6:	0e 94 ea 23 	call	0x47d4	; 0x47d4 <sysclk_get_main_hz>
    47fa:	dc 01       	movw	r26, r24
    47fc:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
    47fe:	bc 01       	movw	r22, r24
    4800:	cd 01       	movw	r24, r26
    4802:	df 91       	pop	r29
    4804:	cf 91       	pop	r28
    4806:	08 95       	ret

00004808 <sysclk_get_peripheral_bus_hz>:
 * \param module Pointer to the module's base address.
 *
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
    4808:	cf 93       	push	r28
    480a:	df 93       	push	r29
    480c:	00 d0       	rcall	.+0      	; 0x480e <sysclk_get_peripheral_bus_hz+0x6>
    480e:	cd b7       	in	r28, 0x3d	; 61
    4810:	de b7       	in	r29, 0x3e	; 62
    4812:	9a 83       	std	Y+2, r25	; 0x02
    4814:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    4816:	89 81       	ldd	r24, Y+1	; 0x01
    4818:	9a 81       	ldd	r25, Y+2	; 0x02
    481a:	89 2b       	or	r24, r25
    481c:	21 f4       	brne	.+8      	; 0x4826 <sysclk_get_peripheral_bus_hz+0x1e>
		Assert(false);
		return 0;
    481e:	80 e0       	ldi	r24, 0x00	; 0
    4820:	90 e0       	ldi	r25, 0x00	; 0
    4822:	dc 01       	movw	r26, r24
    4824:	a3 c0       	rjmp	.+326    	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &ADC) {
    4826:	89 81       	ldd	r24, Y+1	; 0x01
    4828:	9a 81       	ldd	r25, Y+2	; 0x02
    482a:	88 37       	cpi	r24, 0x78	; 120
    482c:	91 05       	cpc	r25, r1
    482e:	29 f4       	brne	.+10     	; 0x483a <sysclk_get_peripheral_bus_hz+0x32>
		return sysclk_get_source_clock_hz();
    4830:	0e 94 f7 23 	call	0x47ee	; 0x47ee <sysclk_get_source_clock_hz>
    4834:	dc 01       	movw	r26, r24
    4836:	cb 01       	movw	r24, r22
    4838:	99 c0       	rjmp	.+306    	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	}

#if !MEGA_UNSPECIFIED
	else if (module == &UCSR0A) {
    483a:	89 81       	ldd	r24, Y+1	; 0x01
    483c:	9a 81       	ldd	r25, Y+2	; 0x02
    483e:	80 3c       	cpi	r24, 0xC0	; 192
    4840:	91 05       	cpc	r25, r1
    4842:	29 f4       	brne	.+10     	; 0x484e <sysclk_get_peripheral_bus_hz+0x46>
		return sysclk_get_source_clock_hz();
    4844:	0e 94 f7 23 	call	0x47ee	; 0x47ee <sysclk_get_source_clock_hz>
    4848:	dc 01       	movw	r26, r24
    484a:	cb 01       	movw	r24, r22
    484c:	8f c0       	rjmp	.+286    	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif

#if MEGA_RF
	else if (module == &SPCR) {
    484e:	89 81       	ldd	r24, Y+1	; 0x01
    4850:	9a 81       	ldd	r25, Y+2	; 0x02
    4852:	8c 34       	cpi	r24, 0x4C	; 76
    4854:	91 05       	cpc	r25, r1
    4856:	29 f4       	brne	.+10     	; 0x4862 <sysclk_get_peripheral_bus_hz+0x5a>
		return sysclk_get_source_clock_hz();
    4858:	0e 94 f7 23 	call	0x47ee	; 0x47ee <sysclk_get_source_clock_hz>
    485c:	dc 01       	movw	r26, r24
    485e:	cb 01       	movw	r24, r22
    4860:	85 c0       	rjmp	.+266    	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
	else if (module == &TCCR1A) {
    4862:	89 81       	ldd	r24, Y+1	; 0x01
    4864:	9a 81       	ldd	r25, Y+2	; 0x02
    4866:	80 38       	cpi	r24, 0x80	; 128
    4868:	91 05       	cpc	r25, r1
    486a:	29 f4       	brne	.+10     	; 0x4876 <sysclk_get_peripheral_bus_hz+0x6e>
		return sysclk_get_source_clock_hz();
    486c:	0e 94 f7 23 	call	0x47ee	; 0x47ee <sysclk_get_source_clock_hz>
    4870:	dc 01       	movw	r26, r24
    4872:	cb 01       	movw	r24, r22
    4874:	7b c0       	rjmp	.+246    	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	}
#if !MEGA_UNSPECIFIED
	else if (module == &TCCR0A) {
    4876:	89 81       	ldd	r24, Y+1	; 0x01
    4878:	9a 81       	ldd	r25, Y+2	; 0x02
    487a:	84 34       	cpi	r24, 0x44	; 68
    487c:	91 05       	cpc	r25, r1
    487e:	29 f4       	brne	.+10     	; 0x488a <sysclk_get_peripheral_bus_hz+0x82>
		return sysclk_get_source_clock_hz();
    4880:	0e 94 f7 23 	call	0x47ee	; 0x47ee <sysclk_get_source_clock_hz>
    4884:	dc 01       	movw	r26, r24
    4886:	cb 01       	movw	r24, r22
    4888:	71 c0       	rjmp	.+226    	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR2A) {
    488a:	89 81       	ldd	r24, Y+1	; 0x01
    488c:	9a 81       	ldd	r25, Y+2	; 0x02
    488e:	80 3b       	cpi	r24, 0xB0	; 176
    4890:	91 05       	cpc	r25, r1
    4892:	29 f4       	brne	.+10     	; 0x489e <sysclk_get_peripheral_bus_hz+0x96>
		return sysclk_get_source_clock_hz();
    4894:	0e 94 f7 23 	call	0x47ee	; 0x47ee <sysclk_get_source_clock_hz>
    4898:	dc 01       	movw	r26, r24
    489a:	cb 01       	movw	r24, r22
    489c:	67 c0       	rjmp	.+206    	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &UCSR0A) {
    489e:	89 81       	ldd	r24, Y+1	; 0x01
    48a0:	9a 81       	ldd	r25, Y+2	; 0x02
    48a2:	80 3c       	cpi	r24, 0xC0	; 192
    48a4:	91 05       	cpc	r25, r1
    48a6:	29 f4       	brne	.+10     	; 0x48b2 <sysclk_get_peripheral_bus_hz+0xaa>
		return sysclk_get_source_clock_hz();
    48a8:	0e 94 f7 23 	call	0x47ee	; 0x47ee <sysclk_get_source_clock_hz>
    48ac:	dc 01       	movw	r26, r24
    48ae:	cb 01       	movw	r24, r22
    48b0:	5d c0       	rjmp	.+186    	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TWBR) {
    48b2:	89 81       	ldd	r24, Y+1	; 0x01
    48b4:	9a 81       	ldd	r25, Y+2	; 0x02
    48b6:	88 3b       	cpi	r24, 0xB8	; 184
    48b8:	91 05       	cpc	r25, r1
    48ba:	29 f4       	brne	.+10     	; 0x48c6 <sysclk_get_peripheral_bus_hz+0xbe>
		return sysclk_get_source_clock_hz();
    48bc:	0e 94 f7 23 	call	0x47ee	; 0x47ee <sysclk_get_source_clock_hz>
    48c0:	dc 01       	movw	r26, r24
    48c2:	cb 01       	movw	r24, r22
    48c4:	53 c0       	rjmp	.+166    	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
#if MEGA_RF
	else if (module == &TCCR3A) {
    48c6:	89 81       	ldd	r24, Y+1	; 0x01
    48c8:	9a 81       	ldd	r25, Y+2	; 0x02
    48ca:	80 39       	cpi	r24, 0x90	; 144
    48cc:	91 05       	cpc	r25, r1
    48ce:	29 f4       	brne	.+10     	; 0x48da <sysclk_get_peripheral_bus_hz+0xd2>
		return sysclk_get_source_clock_hz();
    48d0:	0e 94 f7 23 	call	0x47ee	; 0x47ee <sysclk_get_source_clock_hz>
    48d4:	dc 01       	movw	r26, r24
    48d6:	cb 01       	movw	r24, r22
    48d8:	49 c0       	rjmp	.+146    	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR4A) {
    48da:	89 81       	ldd	r24, Y+1	; 0x01
    48dc:	9a 81       	ldd	r25, Y+2	; 0x02
    48de:	80 3a       	cpi	r24, 0xA0	; 160
    48e0:	91 05       	cpc	r25, r1
    48e2:	29 f4       	brne	.+10     	; 0x48ee <sysclk_get_peripheral_bus_hz+0xe6>
		return sysclk_get_source_clock_hz();
    48e4:	0e 94 f7 23 	call	0x47ee	; 0x47ee <sysclk_get_source_clock_hz>
    48e8:	dc 01       	movw	r26, r24
    48ea:	cb 01       	movw	r24, r22
    48ec:	3f c0       	rjmp	.+126    	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR5A) {
    48ee:	89 81       	ldd	r24, Y+1	; 0x01
    48f0:	9a 81       	ldd	r25, Y+2	; 0x02
    48f2:	80 32       	cpi	r24, 0x20	; 32
    48f4:	91 40       	sbci	r25, 0x01	; 1
    48f6:	29 f4       	brne	.+10     	; 0x4902 <sysclk_get_peripheral_bus_hz+0xfa>
		return sysclk_get_source_clock_hz();
    48f8:	0e 94 f7 23 	call	0x47ee	; 0x47ee <sysclk_get_source_clock_hz>
    48fc:	dc 01       	movw	r26, r24
    48fe:	cb 01       	movw	r24, r22
    4900:	35 c0       	rjmp	.+106    	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TRX_CTRL_0) {
    4902:	89 81       	ldd	r24, Y+1	; 0x01
    4904:	9a 81       	ldd	r25, Y+2	; 0x02
    4906:	83 34       	cpi	r24, 0x43	; 67
    4908:	91 40       	sbci	r25, 0x01	; 1
    490a:	29 f4       	brne	.+10     	; 0x4916 <sysclk_get_peripheral_bus_hz+0x10e>
		return sysclk_get_source_clock_hz();
    490c:	0e 94 f7 23 	call	0x47ee	; 0x47ee <sysclk_get_source_clock_hz>
    4910:	dc 01       	movw	r26, r24
    4912:	cb 01       	movw	r24, r22
    4914:	2b c0       	rjmp	.+86     	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM0) {
    4916:	89 81       	ldd	r24, Y+1	; 0x01
    4918:	9a 81       	ldd	r25, Y+2	; 0x02
    491a:	85 33       	cpi	r24, 0x35	; 53
    491c:	91 40       	sbci	r25, 0x01	; 1
    491e:	29 f4       	brne	.+10     	; 0x492a <sysclk_get_peripheral_bus_hz+0x122>
		return sysclk_get_source_clock_hz();
    4920:	0e 94 f7 23 	call	0x47ee	; 0x47ee <sysclk_get_source_clock_hz>
    4924:	dc 01       	movw	r26, r24
    4926:	cb 01       	movw	r24, r22
    4928:	21 c0       	rjmp	.+66     	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM1) {
    492a:	89 81       	ldd	r24, Y+1	; 0x01
    492c:	9a 81       	ldd	r25, Y+2	; 0x02
    492e:	84 33       	cpi	r24, 0x34	; 52
    4930:	91 40       	sbci	r25, 0x01	; 1
    4932:	29 f4       	brne	.+10     	; 0x493e <sysclk_get_peripheral_bus_hz+0x136>
		return sysclk_get_source_clock_hz();
    4934:	0e 94 f7 23 	call	0x47ee	; 0x47ee <sysclk_get_source_clock_hz>
    4938:	dc 01       	movw	r26, r24
    493a:	cb 01       	movw	r24, r22
    493c:	17 c0       	rjmp	.+46     	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM2) {
    493e:	89 81       	ldd	r24, Y+1	; 0x01
    4940:	9a 81       	ldd	r25, Y+2	; 0x02
    4942:	83 33       	cpi	r24, 0x33	; 51
    4944:	91 40       	sbci	r25, 0x01	; 1
    4946:	29 f4       	brne	.+10     	; 0x4952 <sysclk_get_peripheral_bus_hz+0x14a>
		return sysclk_get_source_clock_hz();
    4948:	0e 94 f7 23 	call	0x47ee	; 0x47ee <sysclk_get_source_clock_hz>
    494c:	dc 01       	movw	r26, r24
    494e:	cb 01       	movw	r24, r22
    4950:	0d c0       	rjmp	.+26     	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM3) {
    4952:	89 81       	ldd	r24, Y+1	; 0x01
    4954:	9a 81       	ldd	r25, Y+2	; 0x02
    4956:	82 33       	cpi	r24, 0x32	; 50
    4958:	91 40       	sbci	r25, 0x01	; 1
    495a:	29 f4       	brne	.+10     	; 0x4966 <sysclk_get_peripheral_bus_hz+0x15e>
		return sysclk_get_source_clock_hz();
    495c:	0e 94 f7 23 	call	0x47ee	; 0x47ee <sysclk_get_source_clock_hz>
    4960:	dc 01       	movw	r26, r24
    4962:	cb 01       	movw	r24, r22
    4964:	03 c0       	rjmp	.+6      	; 0x496c <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
	else {
		Assert(false);
		return 0;
    4966:	80 e0       	ldi	r24, 0x00	; 0
    4968:	90 e0       	ldi	r25, 0x00	; 0
    496a:	dc 01       	movw	r26, r24
	}
}
    496c:	bc 01       	movw	r22, r24
    496e:	cd 01       	movw	r24, r26
    4970:	0f 90       	pop	r0
    4972:	0f 90       	pop	r0
    4974:	df 91       	pop	r29
    4976:	cf 91       	pop	r28
    4978:	08 95       	ret

0000497a <tc_write_clock_source>:
 * @param tc Timer Address
 * @param TC_CLKSEL_enum Select a source from enum type
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
    497a:	cf 93       	push	r28
    497c:	df 93       	push	r29
    497e:	00 d0       	rcall	.+0      	; 0x4980 <tc_write_clock_source+0x6>
    4980:	1f 92       	push	r1
    4982:	cd b7       	in	r28, 0x3d	; 61
    4984:	de b7       	in	r29, 0x3e	; 62
    4986:	9a 83       	std	Y+2, r25	; 0x02
    4988:	89 83       	std	Y+1, r24	; 0x01
    498a:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    498c:	89 81       	ldd	r24, Y+1	; 0x01
    498e:	9a 81       	ldd	r25, Y+2	; 0x02
    4990:	80 38       	cpi	r24, 0x80	; 128
    4992:	91 05       	cpc	r25, r1
    4994:	59 f4       	brne	.+22     	; 0x49ac <tc_write_clock_source+0x32>
		TCCR1B |=  TC_CLKSEL_enum;
    4996:	81 e8       	ldi	r24, 0x81	; 129
    4998:	90 e0       	ldi	r25, 0x00	; 0
    499a:	21 e8       	ldi	r18, 0x81	; 129
    499c:	30 e0       	ldi	r19, 0x00	; 0
    499e:	f9 01       	movw	r30, r18
    49a0:	30 81       	ld	r19, Z
    49a2:	2b 81       	ldd	r18, Y+3	; 0x03
    49a4:	23 2b       	or	r18, r19
    49a6:	fc 01       	movw	r30, r24
    49a8:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    49aa:	2f c0       	rjmp	.+94     	; 0x4a0a <tc_write_clock_source+0x90>
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    49ac:	89 81       	ldd	r24, Y+1	; 0x01
    49ae:	9a 81       	ldd	r25, Y+2	; 0x02
    49b0:	80 39       	cpi	r24, 0x90	; 144
    49b2:	91 05       	cpc	r25, r1
    49b4:	59 f4       	brne	.+22     	; 0x49cc <tc_write_clock_source+0x52>
		TCCR3B |=  TC_CLKSEL_enum;
    49b6:	81 e9       	ldi	r24, 0x91	; 145
    49b8:	90 e0       	ldi	r25, 0x00	; 0
    49ba:	21 e9       	ldi	r18, 0x91	; 145
    49bc:	30 e0       	ldi	r19, 0x00	; 0
    49be:	f9 01       	movw	r30, r18
    49c0:	30 81       	ld	r19, Z
    49c2:	2b 81       	ldd	r18, Y+3	; 0x03
    49c4:	23 2b       	or	r18, r19
    49c6:	fc 01       	movw	r30, r24
    49c8:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    49ca:	1f c0       	rjmp	.+62     	; 0x4a0a <tc_write_clock_source+0x90>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TCCR3B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    49cc:	89 81       	ldd	r24, Y+1	; 0x01
    49ce:	9a 81       	ldd	r25, Y+2	; 0x02
    49d0:	80 3a       	cpi	r24, 0xA0	; 160
    49d2:	91 05       	cpc	r25, r1
    49d4:	59 f4       	brne	.+22     	; 0x49ec <tc_write_clock_source+0x72>
		TCCR4B |=  TC_CLKSEL_enum;
    49d6:	81 ea       	ldi	r24, 0xA1	; 161
    49d8:	90 e0       	ldi	r25, 0x00	; 0
    49da:	21 ea       	ldi	r18, 0xA1	; 161
    49dc:	30 e0       	ldi	r19, 0x00	; 0
    49de:	f9 01       	movw	r30, r18
    49e0:	30 81       	ld	r19, Z
    49e2:	2b 81       	ldd	r18, Y+3	; 0x03
    49e4:	23 2b       	or	r18, r19
    49e6:	fc 01       	movw	r30, r24
    49e8:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    49ea:	0f c0       	rjmp	.+30     	; 0x4a0a <tc_write_clock_source+0x90>
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TCCR3B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    49ec:	89 81       	ldd	r24, Y+1	; 0x01
    49ee:	9a 81       	ldd	r25, Y+2	; 0x02
    49f0:	80 32       	cpi	r24, 0x20	; 32
    49f2:	91 40       	sbci	r25, 0x01	; 1
    49f4:	51 f4       	brne	.+20     	; 0x4a0a <tc_write_clock_source+0x90>
		TCCR5B |=  TC_CLKSEL_enum;
    49f6:	81 e2       	ldi	r24, 0x21	; 33
    49f8:	91 e0       	ldi	r25, 0x01	; 1
    49fa:	21 e2       	ldi	r18, 0x21	; 33
    49fc:	31 e0       	ldi	r19, 0x01	; 1
    49fe:	f9 01       	movw	r30, r18
    4a00:	30 81       	ld	r19, Z
    4a02:	2b 81       	ldd	r18, Y+3	; 0x03
    4a04:	23 2b       	or	r18, r19
    4a06:	fc 01       	movw	r30, r24
    4a08:	20 83       	st	Z, r18
	} else {}
}
    4a0a:	00 00       	nop
    4a0c:	0f 90       	pop	r0
    4a0e:	0f 90       	pop	r0
    4a10:	0f 90       	pop	r0
    4a12:	df 91       	pop	r29
    4a14:	cf 91       	pop	r28
    4a16:	08 95       	ret

00004a18 <tc_enable_ovf_int>:
/**
 * @brief Enable Overflow Interrupt
 * @param tc Timer Address
 */
static inline void tc_enable_ovf_int(volatile void *tc)
{
    4a18:	cf 93       	push	r28
    4a1a:	df 93       	push	r29
    4a1c:	00 d0       	rcall	.+0      	; 0x4a1e <tc_enable_ovf_int+0x6>
    4a1e:	cd b7       	in	r28, 0x3d	; 61
    4a20:	de b7       	in	r29, 0x3e	; 62
    4a22:	9a 83       	std	Y+2, r25	; 0x02
    4a24:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4a26:	89 81       	ldd	r24, Y+1	; 0x01
    4a28:	9a 81       	ldd	r25, Y+2	; 0x02
    4a2a:	80 38       	cpi	r24, 0x80	; 128
    4a2c:	91 05       	cpc	r25, r1
    4a2e:	51 f4       	brne	.+20     	; 0x4a44 <tc_enable_ovf_int+0x2c>
		TIMSK1 |= (1 << TOIE1);
    4a30:	8f e6       	ldi	r24, 0x6F	; 111
    4a32:	90 e0       	ldi	r25, 0x00	; 0
    4a34:	2f e6       	ldi	r18, 0x6F	; 111
    4a36:	30 e0       	ldi	r19, 0x00	; 0
    4a38:	f9 01       	movw	r30, r18
    4a3a:	20 81       	ld	r18, Z
    4a3c:	21 60       	ori	r18, 0x01	; 1
    4a3e:	fc 01       	movw	r30, r24
    4a40:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    4a42:	2c c0       	rjmp	.+88     	; 0x4a9c <tc_enable_ovf_int+0x84>
 */
static inline void tc_enable_ovf_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4a44:	89 81       	ldd	r24, Y+1	; 0x01
    4a46:	9a 81       	ldd	r25, Y+2	; 0x02
    4a48:	80 39       	cpi	r24, 0x90	; 144
    4a4a:	91 05       	cpc	r25, r1
    4a4c:	51 f4       	brne	.+20     	; 0x4a62 <tc_enable_ovf_int+0x4a>
		TIMSK3 |= (1 << TOIE3);
    4a4e:	81 e7       	ldi	r24, 0x71	; 113
    4a50:	90 e0       	ldi	r25, 0x00	; 0
    4a52:	21 e7       	ldi	r18, 0x71	; 113
    4a54:	30 e0       	ldi	r19, 0x00	; 0
    4a56:	f9 01       	movw	r30, r18
    4a58:	20 81       	ld	r18, Z
    4a5a:	21 60       	ori	r18, 0x01	; 1
    4a5c:	fc 01       	movw	r30, r24
    4a5e:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    4a60:	1d c0       	rjmp	.+58     	; 0x4a9c <tc_enable_ovf_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << TOIE3);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4a62:	89 81       	ldd	r24, Y+1	; 0x01
    4a64:	9a 81       	ldd	r25, Y+2	; 0x02
    4a66:	80 3a       	cpi	r24, 0xA0	; 160
    4a68:	91 05       	cpc	r25, r1
    4a6a:	51 f4       	brne	.+20     	; 0x4a80 <tc_enable_ovf_int+0x68>
		TIMSK4 |= (1 << TOIE4);
    4a6c:	82 e7       	ldi	r24, 0x72	; 114
    4a6e:	90 e0       	ldi	r25, 0x00	; 0
    4a70:	22 e7       	ldi	r18, 0x72	; 114
    4a72:	30 e0       	ldi	r19, 0x00	; 0
    4a74:	f9 01       	movw	r30, r18
    4a76:	20 81       	ld	r18, Z
    4a78:	21 60       	ori	r18, 0x01	; 1
    4a7a:	fc 01       	movw	r30, r24
    4a7c:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    4a7e:	0e c0       	rjmp	.+28     	; 0x4a9c <tc_enable_ovf_int+0x84>
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << TOIE3);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4a80:	89 81       	ldd	r24, Y+1	; 0x01
    4a82:	9a 81       	ldd	r25, Y+2	; 0x02
    4a84:	80 32       	cpi	r24, 0x20	; 32
    4a86:	91 40       	sbci	r25, 0x01	; 1
    4a88:	49 f4       	brne	.+18     	; 0x4a9c <tc_enable_ovf_int+0x84>
		TIMSK5 |= (1 << TOIE5);
    4a8a:	83 e7       	ldi	r24, 0x73	; 115
    4a8c:	90 e0       	ldi	r25, 0x00	; 0
    4a8e:	23 e7       	ldi	r18, 0x73	; 115
    4a90:	30 e0       	ldi	r19, 0x00	; 0
    4a92:	f9 01       	movw	r30, r18
    4a94:	20 81       	ld	r18, Z
    4a96:	21 60       	ori	r18, 0x01	; 1
    4a98:	fc 01       	movw	r30, r24
    4a9a:	20 83       	st	Z, r18
	} else {}
}
    4a9c:	00 00       	nop
    4a9e:	0f 90       	pop	r0
    4aa0:	0f 90       	pop	r0
    4aa2:	df 91       	pop	r29
    4aa4:	cf 91       	pop	r28
    4aa6:	08 95       	ret

00004aa8 <tc_enable_compa_int>:
/**
 * @brief Enable Compare Interrupt in channel A
 * @param tc Timer Address
 */
static inline void tc_enable_compa_int(volatile void *tc)
{
    4aa8:	cf 93       	push	r28
    4aaa:	df 93       	push	r29
    4aac:	00 d0       	rcall	.+0      	; 0x4aae <tc_enable_compa_int+0x6>
    4aae:	cd b7       	in	r28, 0x3d	; 61
    4ab0:	de b7       	in	r29, 0x3e	; 62
    4ab2:	9a 83       	std	Y+2, r25	; 0x02
    4ab4:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4ab6:	89 81       	ldd	r24, Y+1	; 0x01
    4ab8:	9a 81       	ldd	r25, Y+2	; 0x02
    4aba:	80 38       	cpi	r24, 0x80	; 128
    4abc:	91 05       	cpc	r25, r1
    4abe:	51 f4       	brne	.+20     	; 0x4ad4 <tc_enable_compa_int+0x2c>
		TIMSK1 |= (1 << OCIE1A);
    4ac0:	8f e6       	ldi	r24, 0x6F	; 111
    4ac2:	90 e0       	ldi	r25, 0x00	; 0
    4ac4:	2f e6       	ldi	r18, 0x6F	; 111
    4ac6:	30 e0       	ldi	r19, 0x00	; 0
    4ac8:	f9 01       	movw	r30, r18
    4aca:	20 81       	ld	r18, Z
    4acc:	22 60       	ori	r18, 0x02	; 2
    4ace:	fc 01       	movw	r30, r24
    4ad0:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    4ad2:	2c c0       	rjmp	.+88     	; 0x4b2c <tc_enable_compa_int+0x84>
 */
static inline void tc_enable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4ad4:	89 81       	ldd	r24, Y+1	; 0x01
    4ad6:	9a 81       	ldd	r25, Y+2	; 0x02
    4ad8:	80 39       	cpi	r24, 0x90	; 144
    4ada:	91 05       	cpc	r25, r1
    4adc:	51 f4       	brne	.+20     	; 0x4af2 <tc_enable_compa_int+0x4a>
		TIMSK3 |= (1 << OCIE3A);
    4ade:	81 e7       	ldi	r24, 0x71	; 113
    4ae0:	90 e0       	ldi	r25, 0x00	; 0
    4ae2:	21 e7       	ldi	r18, 0x71	; 113
    4ae4:	30 e0       	ldi	r19, 0x00	; 0
    4ae6:	f9 01       	movw	r30, r18
    4ae8:	20 81       	ld	r18, Z
    4aea:	22 60       	ori	r18, 0x02	; 2
    4aec:	fc 01       	movw	r30, r24
    4aee:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    4af0:	1d c0       	rjmp	.+58     	; 0x4b2c <tc_enable_compa_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4af2:	89 81       	ldd	r24, Y+1	; 0x01
    4af4:	9a 81       	ldd	r25, Y+2	; 0x02
    4af6:	80 3a       	cpi	r24, 0xA0	; 160
    4af8:	91 05       	cpc	r25, r1
    4afa:	51 f4       	brne	.+20     	; 0x4b10 <tc_enable_compa_int+0x68>
		TIMSK4 |= (1 << OCIE4A);
    4afc:	82 e7       	ldi	r24, 0x72	; 114
    4afe:	90 e0       	ldi	r25, 0x00	; 0
    4b00:	22 e7       	ldi	r18, 0x72	; 114
    4b02:	30 e0       	ldi	r19, 0x00	; 0
    4b04:	f9 01       	movw	r30, r18
    4b06:	20 81       	ld	r18, Z
    4b08:	22 60       	ori	r18, 0x02	; 2
    4b0a:	fc 01       	movw	r30, r24
    4b0c:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    4b0e:	0e c0       	rjmp	.+28     	; 0x4b2c <tc_enable_compa_int+0x84>
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4b10:	89 81       	ldd	r24, Y+1	; 0x01
    4b12:	9a 81       	ldd	r25, Y+2	; 0x02
    4b14:	80 32       	cpi	r24, 0x20	; 32
    4b16:	91 40       	sbci	r25, 0x01	; 1
    4b18:	49 f4       	brne	.+18     	; 0x4b2c <tc_enable_compa_int+0x84>
		TIMSK5 |= (1 << OCIE5A);
    4b1a:	83 e7       	ldi	r24, 0x73	; 115
    4b1c:	90 e0       	ldi	r25, 0x00	; 0
    4b1e:	23 e7       	ldi	r18, 0x73	; 115
    4b20:	30 e0       	ldi	r19, 0x00	; 0
    4b22:	f9 01       	movw	r30, r18
    4b24:	20 81       	ld	r18, Z
    4b26:	22 60       	ori	r18, 0x02	; 2
    4b28:	fc 01       	movw	r30, r24
    4b2a:	20 83       	st	Z, r18
	} else {}
}
    4b2c:	00 00       	nop
    4b2e:	0f 90       	pop	r0
    4b30:	0f 90       	pop	r0
    4b32:	df 91       	pop	r29
    4b34:	cf 91       	pop	r28
    4b36:	08 95       	ret

00004b38 <tc_disable_compa_int>:
/**
 * @brief Disable Compare Interrupt in channel A
 * @param tc Timer Address
 */
static inline void tc_disable_compa_int(volatile void *tc)
{
    4b38:	cf 93       	push	r28
    4b3a:	df 93       	push	r29
    4b3c:	00 d0       	rcall	.+0      	; 0x4b3e <tc_disable_compa_int+0x6>
    4b3e:	cd b7       	in	r28, 0x3d	; 61
    4b40:	de b7       	in	r29, 0x3e	; 62
    4b42:	9a 83       	std	Y+2, r25	; 0x02
    4b44:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4b46:	89 81       	ldd	r24, Y+1	; 0x01
    4b48:	9a 81       	ldd	r25, Y+2	; 0x02
    4b4a:	80 38       	cpi	r24, 0x80	; 128
    4b4c:	91 05       	cpc	r25, r1
    4b4e:	51 f4       	brne	.+20     	; 0x4b64 <tc_disable_compa_int+0x2c>
		TIMSK1 &= ~(1 << OCIE1A);
    4b50:	8f e6       	ldi	r24, 0x6F	; 111
    4b52:	90 e0       	ldi	r25, 0x00	; 0
    4b54:	2f e6       	ldi	r18, 0x6F	; 111
    4b56:	30 e0       	ldi	r19, 0x00	; 0
    4b58:	f9 01       	movw	r30, r18
    4b5a:	20 81       	ld	r18, Z
    4b5c:	2d 7f       	andi	r18, 0xFD	; 253
    4b5e:	fc 01       	movw	r30, r24
    4b60:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    4b62:	2c c0       	rjmp	.+88     	; 0x4bbc <tc_disable_compa_int+0x84>
 */
static inline void tc_disable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4b64:	89 81       	ldd	r24, Y+1	; 0x01
    4b66:	9a 81       	ldd	r25, Y+2	; 0x02
    4b68:	80 39       	cpi	r24, 0x90	; 144
    4b6a:	91 05       	cpc	r25, r1
    4b6c:	51 f4       	brne	.+20     	; 0x4b82 <tc_disable_compa_int+0x4a>
		TIMSK3 &= ~(1 << OCIE3A);
    4b6e:	81 e7       	ldi	r24, 0x71	; 113
    4b70:	90 e0       	ldi	r25, 0x00	; 0
    4b72:	21 e7       	ldi	r18, 0x71	; 113
    4b74:	30 e0       	ldi	r19, 0x00	; 0
    4b76:	f9 01       	movw	r30, r18
    4b78:	20 81       	ld	r18, Z
    4b7a:	2d 7f       	andi	r18, 0xFD	; 253
    4b7c:	fc 01       	movw	r30, r24
    4b7e:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    4b80:	1d c0       	rjmp	.+58     	; 0x4bbc <tc_disable_compa_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 &= ~(1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4b82:	89 81       	ldd	r24, Y+1	; 0x01
    4b84:	9a 81       	ldd	r25, Y+2	; 0x02
    4b86:	80 3a       	cpi	r24, 0xA0	; 160
    4b88:	91 05       	cpc	r25, r1
    4b8a:	51 f4       	brne	.+20     	; 0x4ba0 <tc_disable_compa_int+0x68>
		TIMSK4 &= ~(1 << OCIE4A);
    4b8c:	82 e7       	ldi	r24, 0x72	; 114
    4b8e:	90 e0       	ldi	r25, 0x00	; 0
    4b90:	22 e7       	ldi	r18, 0x72	; 114
    4b92:	30 e0       	ldi	r19, 0x00	; 0
    4b94:	f9 01       	movw	r30, r18
    4b96:	20 81       	ld	r18, Z
    4b98:	2d 7f       	andi	r18, 0xFD	; 253
    4b9a:	fc 01       	movw	r30, r24
    4b9c:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    4b9e:	0e c0       	rjmp	.+28     	; 0x4bbc <tc_disable_compa_int+0x84>
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 &= ~(1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4ba0:	89 81       	ldd	r24, Y+1	; 0x01
    4ba2:	9a 81       	ldd	r25, Y+2	; 0x02
    4ba4:	80 32       	cpi	r24, 0x20	; 32
    4ba6:	91 40       	sbci	r25, 0x01	; 1
    4ba8:	49 f4       	brne	.+18     	; 0x4bbc <tc_disable_compa_int+0x84>
		TIMSK5 &= ~(1 << OCIE5A);
    4baa:	83 e7       	ldi	r24, 0x73	; 115
    4bac:	90 e0       	ldi	r25, 0x00	; 0
    4bae:	23 e7       	ldi	r18, 0x73	; 115
    4bb0:	30 e0       	ldi	r19, 0x00	; 0
    4bb2:	f9 01       	movw	r30, r18
    4bb4:	20 81       	ld	r18, Z
    4bb6:	2d 7f       	andi	r18, 0xFD	; 253
    4bb8:	fc 01       	movw	r30, r24
    4bba:	20 83       	st	Z, r18
	} else {}
}
    4bbc:	00 00       	nop
    4bbe:	0f 90       	pop	r0
    4bc0:	0f 90       	pop	r0
    4bc2:	df 91       	pop	r29
    4bc4:	cf 91       	pop	r28
    4bc6:	08 95       	ret

00004bc8 <tc_write_cc>:
 * @param channel_index Compare Channel to be used
 * @param value Compare value to be written
 */
static inline void tc_write_cc(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t value)
{
    4bc8:	cf 93       	push	r28
    4bca:	df 93       	push	r29
    4bcc:	cd b7       	in	r28, 0x3d	; 61
    4bce:	de b7       	in	r29, 0x3e	; 62
    4bd0:	27 97       	sbiw	r28, 0x07	; 7
    4bd2:	0f b6       	in	r0, 0x3f	; 63
    4bd4:	f8 94       	cli
    4bd6:	de bf       	out	0x3e, r29	; 62
    4bd8:	0f be       	out	0x3f, r0	; 63
    4bda:	cd bf       	out	0x3d, r28	; 61
    4bdc:	9c 83       	std	Y+4, r25	; 0x04
    4bde:	8b 83       	std	Y+3, r24	; 0x03
    4be0:	6d 83       	std	Y+5, r22	; 0x05
    4be2:	5f 83       	std	Y+7, r21	; 0x07
    4be4:	4e 83       	std	Y+6, r20	; 0x06
	uint8_t *reg = (uint8_t *)tc;
    4be6:	8b 81       	ldd	r24, Y+3	; 0x03
    4be8:	9c 81       	ldd	r25, Y+4	; 0x04
    4bea:	9a 83       	std	Y+2, r25	; 0x02
    4bec:	89 83       	std	Y+1, r24	; 0x01
	*(reg + channel_index + 1) |=  (value >> 8);
    4bee:	8d 81       	ldd	r24, Y+5	; 0x05
    4bf0:	88 2f       	mov	r24, r24
    4bf2:	90 e0       	ldi	r25, 0x00	; 0
    4bf4:	01 96       	adiw	r24, 0x01	; 1
    4bf6:	29 81       	ldd	r18, Y+1	; 0x01
    4bf8:	3a 81       	ldd	r19, Y+2	; 0x02
    4bfa:	82 0f       	add	r24, r18
    4bfc:	93 1f       	adc	r25, r19
    4bfe:	2d 81       	ldd	r18, Y+5	; 0x05
    4c00:	22 2f       	mov	r18, r18
    4c02:	30 e0       	ldi	r19, 0x00	; 0
    4c04:	2f 5f       	subi	r18, 0xFF	; 255
    4c06:	3f 4f       	sbci	r19, 0xFF	; 255
    4c08:	49 81       	ldd	r20, Y+1	; 0x01
    4c0a:	5a 81       	ldd	r21, Y+2	; 0x02
    4c0c:	24 0f       	add	r18, r20
    4c0e:	35 1f       	adc	r19, r21
    4c10:	f9 01       	movw	r30, r18
    4c12:	40 81       	ld	r20, Z
    4c14:	2e 81       	ldd	r18, Y+6	; 0x06
    4c16:	3f 81       	ldd	r19, Y+7	; 0x07
    4c18:	23 2f       	mov	r18, r19
    4c1a:	33 27       	eor	r19, r19
    4c1c:	24 2b       	or	r18, r20
    4c1e:	fc 01       	movw	r30, r24
    4c20:	20 83       	st	Z, r18
	*(reg + channel_index) |=  value;
    4c22:	8d 81       	ldd	r24, Y+5	; 0x05
    4c24:	88 2f       	mov	r24, r24
    4c26:	90 e0       	ldi	r25, 0x00	; 0
    4c28:	29 81       	ldd	r18, Y+1	; 0x01
    4c2a:	3a 81       	ldd	r19, Y+2	; 0x02
    4c2c:	82 0f       	add	r24, r18
    4c2e:	93 1f       	adc	r25, r19
    4c30:	2d 81       	ldd	r18, Y+5	; 0x05
    4c32:	22 2f       	mov	r18, r18
    4c34:	30 e0       	ldi	r19, 0x00	; 0
    4c36:	49 81       	ldd	r20, Y+1	; 0x01
    4c38:	5a 81       	ldd	r21, Y+2	; 0x02
    4c3a:	24 0f       	add	r18, r20
    4c3c:	35 1f       	adc	r19, r21
    4c3e:	f9 01       	movw	r30, r18
    4c40:	30 81       	ld	r19, Z
    4c42:	2e 81       	ldd	r18, Y+6	; 0x06
    4c44:	23 2b       	or	r18, r19
    4c46:	fc 01       	movw	r30, r24
    4c48:	20 83       	st	Z, r18
}
    4c4a:	00 00       	nop
    4c4c:	27 96       	adiw	r28, 0x07	; 7
    4c4e:	0f b6       	in	r0, 0x3f	; 63
    4c50:	f8 94       	cli
    4c52:	de bf       	out	0x3e, r29	; 62
    4c54:	0f be       	out	0x3f, r0	; 63
    4c56:	cd bf       	out	0x3d, r28	; 61
    4c58:	df 91       	pop	r29
    4c5a:	cf 91       	pop	r28
    4c5c:	08 95       	ret

00004c5e <clear_ovf_flag>:
/**
 * @brief Clears Overflow Flag
 * @param tc Timer Address
 */
static inline void clear_ovf_flag(volatile void *tc)
{
    4c5e:	cf 93       	push	r28
    4c60:	df 93       	push	r29
    4c62:	00 d0       	rcall	.+0      	; 0x4c64 <clear_ovf_flag+0x6>
    4c64:	cd b7       	in	r28, 0x3d	; 61
    4c66:	de b7       	in	r29, 0x3e	; 62
    4c68:	9a 83       	std	Y+2, r25	; 0x02
    4c6a:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4c6c:	89 81       	ldd	r24, Y+1	; 0x01
    4c6e:	9a 81       	ldd	r25, Y+2	; 0x02
    4c70:	80 38       	cpi	r24, 0x80	; 128
    4c72:	91 05       	cpc	r25, r1
    4c74:	51 f4       	brne	.+20     	; 0x4c8a <clear_ovf_flag+0x2c>
		TIFR1 |= (1 << TOV1);
    4c76:	86 e3       	ldi	r24, 0x36	; 54
    4c78:	90 e0       	ldi	r25, 0x00	; 0
    4c7a:	26 e3       	ldi	r18, 0x36	; 54
    4c7c:	30 e0       	ldi	r19, 0x00	; 0
    4c7e:	f9 01       	movw	r30, r18
    4c80:	20 81       	ld	r18, Z
    4c82:	21 60       	ori	r18, 0x01	; 1
    4c84:	fc 01       	movw	r30, r24
    4c86:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    4c88:	2c c0       	rjmp	.+88     	; 0x4ce2 <clear_ovf_flag+0x84>
 */
static inline void clear_ovf_flag(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4c8a:	89 81       	ldd	r24, Y+1	; 0x01
    4c8c:	9a 81       	ldd	r25, Y+2	; 0x02
    4c8e:	80 39       	cpi	r24, 0x90	; 144
    4c90:	91 05       	cpc	r25, r1
    4c92:	51 f4       	brne	.+20     	; 0x4ca8 <clear_ovf_flag+0x4a>
		(TIFR3 |= (1 << TOV3));
    4c94:	88 e3       	ldi	r24, 0x38	; 56
    4c96:	90 e0       	ldi	r25, 0x00	; 0
    4c98:	28 e3       	ldi	r18, 0x38	; 56
    4c9a:	30 e0       	ldi	r19, 0x00	; 0
    4c9c:	f9 01       	movw	r30, r18
    4c9e:	20 81       	ld	r18, Z
    4ca0:	21 60       	ori	r18, 0x01	; 1
    4ca2:	fc 01       	movw	r30, r24
    4ca4:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    4ca6:	1d c0       	rjmp	.+58     	; 0x4ce2 <clear_ovf_flag+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << TOV3));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4ca8:	89 81       	ldd	r24, Y+1	; 0x01
    4caa:	9a 81       	ldd	r25, Y+2	; 0x02
    4cac:	80 3a       	cpi	r24, 0xA0	; 160
    4cae:	91 05       	cpc	r25, r1
    4cb0:	51 f4       	brne	.+20     	; 0x4cc6 <clear_ovf_flag+0x68>
		(TIFR4 |= (1 << TOV4));
    4cb2:	89 e3       	ldi	r24, 0x39	; 57
    4cb4:	90 e0       	ldi	r25, 0x00	; 0
    4cb6:	29 e3       	ldi	r18, 0x39	; 57
    4cb8:	30 e0       	ldi	r19, 0x00	; 0
    4cba:	f9 01       	movw	r30, r18
    4cbc:	20 81       	ld	r18, Z
    4cbe:	21 60       	ori	r18, 0x01	; 1
    4cc0:	fc 01       	movw	r30, r24
    4cc2:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    4cc4:	0e c0       	rjmp	.+28     	; 0x4ce2 <clear_ovf_flag+0x84>
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << TOV3));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4cc6:	89 81       	ldd	r24, Y+1	; 0x01
    4cc8:	9a 81       	ldd	r25, Y+2	; 0x02
    4cca:	80 32       	cpi	r24, 0x20	; 32
    4ccc:	91 40       	sbci	r25, 0x01	; 1
    4cce:	49 f4       	brne	.+18     	; 0x4ce2 <clear_ovf_flag+0x84>
		(TIFR5 |= (1 << TOV5));
    4cd0:	8a e3       	ldi	r24, 0x3A	; 58
    4cd2:	90 e0       	ldi	r25, 0x00	; 0
    4cd4:	2a e3       	ldi	r18, 0x3A	; 58
    4cd6:	30 e0       	ldi	r19, 0x00	; 0
    4cd8:	f9 01       	movw	r30, r18
    4cda:	20 81       	ld	r18, Z
    4cdc:	21 60       	ori	r18, 0x01	; 1
    4cde:	fc 01       	movw	r30, r24
    4ce0:	20 83       	st	Z, r18
	} else {}
}
    4ce2:	00 00       	nop
    4ce4:	0f 90       	pop	r0
    4ce6:	0f 90       	pop	r0
    4ce8:	df 91       	pop	r29
    4cea:	cf 91       	pop	r28
    4cec:	08 95       	ret

00004cee <clear_compa_flag>:
/**
 * @brief Clears Compare Match  Flag in channel A
 * @param tc Timer Address
 */
static inline void clear_compa_flag(volatile void *tc)
{
    4cee:	cf 93       	push	r28
    4cf0:	df 93       	push	r29
    4cf2:	00 d0       	rcall	.+0      	; 0x4cf4 <clear_compa_flag+0x6>
    4cf4:	cd b7       	in	r28, 0x3d	; 61
    4cf6:	de b7       	in	r29, 0x3e	; 62
    4cf8:	9a 83       	std	Y+2, r25	; 0x02
    4cfa:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4cfc:	89 81       	ldd	r24, Y+1	; 0x01
    4cfe:	9a 81       	ldd	r25, Y+2	; 0x02
    4d00:	80 38       	cpi	r24, 0x80	; 128
    4d02:	91 05       	cpc	r25, r1
    4d04:	51 f4       	brne	.+20     	; 0x4d1a <clear_compa_flag+0x2c>
		TIFR1 |= (1 << OCF1A);
    4d06:	86 e3       	ldi	r24, 0x36	; 54
    4d08:	90 e0       	ldi	r25, 0x00	; 0
    4d0a:	26 e3       	ldi	r18, 0x36	; 54
    4d0c:	30 e0       	ldi	r19, 0x00	; 0
    4d0e:	f9 01       	movw	r30, r18
    4d10:	20 81       	ld	r18, Z
    4d12:	22 60       	ori	r18, 0x02	; 2
    4d14:	fc 01       	movw	r30, r24
    4d16:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    4d18:	2c c0       	rjmp	.+88     	; 0x4d72 <clear_compa_flag+0x84>
 */
static inline void clear_compa_flag(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4d1a:	89 81       	ldd	r24, Y+1	; 0x01
    4d1c:	9a 81       	ldd	r25, Y+2	; 0x02
    4d1e:	80 39       	cpi	r24, 0x90	; 144
    4d20:	91 05       	cpc	r25, r1
    4d22:	51 f4       	brne	.+20     	; 0x4d38 <clear_compa_flag+0x4a>
		(TIFR3 |= (1 << OCF1A));
    4d24:	88 e3       	ldi	r24, 0x38	; 56
    4d26:	90 e0       	ldi	r25, 0x00	; 0
    4d28:	28 e3       	ldi	r18, 0x38	; 56
    4d2a:	30 e0       	ldi	r19, 0x00	; 0
    4d2c:	f9 01       	movw	r30, r18
    4d2e:	20 81       	ld	r18, Z
    4d30:	22 60       	ori	r18, 0x02	; 2
    4d32:	fc 01       	movw	r30, r24
    4d34:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    4d36:	1d c0       	rjmp	.+58     	; 0x4d72 <clear_compa_flag+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4d38:	89 81       	ldd	r24, Y+1	; 0x01
    4d3a:	9a 81       	ldd	r25, Y+2	; 0x02
    4d3c:	80 3a       	cpi	r24, 0xA0	; 160
    4d3e:	91 05       	cpc	r25, r1
    4d40:	51 f4       	brne	.+20     	; 0x4d56 <clear_compa_flag+0x68>
		(TIFR4 |= (1 << OCF1A));
    4d42:	89 e3       	ldi	r24, 0x39	; 57
    4d44:	90 e0       	ldi	r25, 0x00	; 0
    4d46:	29 e3       	ldi	r18, 0x39	; 57
    4d48:	30 e0       	ldi	r19, 0x00	; 0
    4d4a:	f9 01       	movw	r30, r18
    4d4c:	20 81       	ld	r18, Z
    4d4e:	22 60       	ori	r18, 0x02	; 2
    4d50:	fc 01       	movw	r30, r24
    4d52:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    4d54:	0e c0       	rjmp	.+28     	; 0x4d72 <clear_compa_flag+0x84>
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4d56:	89 81       	ldd	r24, Y+1	; 0x01
    4d58:	9a 81       	ldd	r25, Y+2	; 0x02
    4d5a:	80 32       	cpi	r24, 0x20	; 32
    4d5c:	91 40       	sbci	r25, 0x01	; 1
    4d5e:	49 f4       	brne	.+18     	; 0x4d72 <clear_compa_flag+0x84>
		(TIFR5 |= (1 << OCF1A));
    4d60:	8a e3       	ldi	r24, 0x3A	; 58
    4d62:	90 e0       	ldi	r25, 0x00	; 0
    4d64:	2a e3       	ldi	r18, 0x3A	; 58
    4d66:	30 e0       	ldi	r19, 0x00	; 0
    4d68:	f9 01       	movw	r30, r18
    4d6a:	20 81       	ld	r18, Z
    4d6c:	22 60       	ori	r18, 0x02	; 2
    4d6e:	fc 01       	movw	r30, r24
    4d70:	20 83       	st	Z, r18
	} else {}
}
    4d72:	00 00       	nop
    4d74:	0f 90       	pop	r0
    4d76:	0f 90       	pop	r0
    4d78:	df 91       	pop	r29
    4d7a:	cf 91       	pop	r28
    4d7c:	08 95       	ret

00004d7e <tc_read_count>:
 * @brief Reads the  count value in the Timer Counter Register
 * @param tc Timer Address
 * @return  count  in the register
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
    4d7e:	cf 93       	push	r28
    4d80:	df 93       	push	r29
    4d82:	00 d0       	rcall	.+0      	; 0x4d84 <tc_read_count+0x6>
    4d84:	cd b7       	in	r28, 0x3d	; 61
    4d86:	de b7       	in	r29, 0x3e	; 62
    4d88:	9a 83       	std	Y+2, r25	; 0x02
    4d8a:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4d8c:	89 81       	ldd	r24, Y+1	; 0x01
    4d8e:	9a 81       	ldd	r25, Y+2	; 0x02
    4d90:	80 38       	cpi	r24, 0x80	; 128
    4d92:	91 05       	cpc	r25, r1
    4d94:	31 f4       	brne	.+12     	; 0x4da2 <tc_read_count+0x24>
		return TCNT1;
    4d96:	84 e8       	ldi	r24, 0x84	; 132
    4d98:	90 e0       	ldi	r25, 0x00	; 0
    4d9a:	fc 01       	movw	r30, r24
    4d9c:	80 81       	ld	r24, Z
    4d9e:	91 81       	ldd	r25, Z+1	; 0x01
    4da0:	23 c0       	rjmp	.+70     	; 0x4de8 <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4da2:	89 81       	ldd	r24, Y+1	; 0x01
    4da4:	9a 81       	ldd	r25, Y+2	; 0x02
    4da6:	80 39       	cpi	r24, 0x90	; 144
    4da8:	91 05       	cpc	r25, r1
    4daa:	31 f4       	brne	.+12     	; 0x4db8 <tc_read_count+0x3a>
		return TCNT3;
    4dac:	84 e9       	ldi	r24, 0x94	; 148
    4dae:	90 e0       	ldi	r25, 0x00	; 0
    4db0:	fc 01       	movw	r30, r24
    4db2:	80 81       	ld	r24, Z
    4db4:	91 81       	ldd	r25, Z+1	; 0x01
    4db6:	18 c0       	rjmp	.+48     	; 0x4de8 <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4db8:	89 81       	ldd	r24, Y+1	; 0x01
    4dba:	9a 81       	ldd	r25, Y+2	; 0x02
    4dbc:	80 3a       	cpi	r24, 0xA0	; 160
    4dbe:	91 05       	cpc	r25, r1
    4dc0:	31 f4       	brne	.+12     	; 0x4dce <tc_read_count+0x50>
		return TCNT4;
    4dc2:	84 ea       	ldi	r24, 0xA4	; 164
    4dc4:	90 e0       	ldi	r25, 0x00	; 0
    4dc6:	fc 01       	movw	r30, r24
    4dc8:	80 81       	ld	r24, Z
    4dca:	91 81       	ldd	r25, Z+1	; 0x01
    4dcc:	0d c0       	rjmp	.+26     	; 0x4de8 <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4dce:	89 81       	ldd	r24, Y+1	; 0x01
    4dd0:	9a 81       	ldd	r25, Y+2	; 0x02
    4dd2:	80 32       	cpi	r24, 0x20	; 32
    4dd4:	91 40       	sbci	r25, 0x01	; 1
    4dd6:	31 f4       	brne	.+12     	; 0x4de4 <tc_read_count+0x66>
		return TCNT5;
    4dd8:	84 e2       	ldi	r24, 0x24	; 36
    4dda:	91 e0       	ldi	r25, 0x01	; 1
    4ddc:	fc 01       	movw	r30, r24
    4dde:	80 81       	ld	r24, Z
    4de0:	91 81       	ldd	r25, Z+1	; 0x01
    4de2:	02 c0       	rjmp	.+4      	; 0x4de8 <tc_read_count+0x6a>
	}

	return 0;
    4de4:	80 e0       	ldi	r24, 0x00	; 0
    4de6:	90 e0       	ldi	r25, 0x00	; 0
}
    4de8:	0f 90       	pop	r0
    4dea:	0f 90       	pop	r0
    4dec:	df 91       	pop	r29
    4dee:	cf 91       	pop	r28
    4df0:	08 95       	ret

00004df2 <tc_set_mode>:
 * @brief Sets a timer in a particular mode of operation
 * @param tc Timer Address
 * @param mode Enum value of the selected mode
 */
static inline void tc_set_mode(volatile void *tc, TC_MODE_t mode)
{
    4df2:	cf 93       	push	r28
    4df4:	df 93       	push	r29
    4df6:	00 d0       	rcall	.+0      	; 0x4df8 <tc_set_mode+0x6>
    4df8:	00 d0       	rcall	.+0      	; 0x4dfa <tc_set_mode+0x8>
    4dfa:	1f 92       	push	r1
    4dfc:	cd b7       	in	r28, 0x3d	; 61
    4dfe:	de b7       	in	r29, 0x3e	; 62
    4e00:	9c 83       	std	Y+4, r25	; 0x04
    4e02:	8b 83       	std	Y+3, r24	; 0x03
    4e04:	6d 83       	std	Y+5, r22	; 0x05
	uint8_t *reg = (uint8_t *)tc;
    4e06:	8b 81       	ldd	r24, Y+3	; 0x03
    4e08:	9c 81       	ldd	r25, Y+4	; 0x04
    4e0a:	9a 83       	std	Y+2, r25	; 0x02
    4e0c:	89 83       	std	Y+1, r24	; 0x01
	if (mode == NORMAL) {
    4e0e:	8d 81       	ldd	r24, Y+5	; 0x05
    4e10:	88 23       	and	r24, r24
    4e12:	49 f4       	brne	.+18     	; 0x4e26 <tc_set_mode+0x34>
		*(reg) |=  ((0 << WGM10) || ((0 << WGM11)));
    4e14:	89 81       	ldd	r24, Y+1	; 0x01
    4e16:	9a 81       	ldd	r25, Y+2	; 0x02
    4e18:	fc 01       	movw	r30, r24
    4e1a:	20 81       	ld	r18, Z
    4e1c:	89 81       	ldd	r24, Y+1	; 0x01
    4e1e:	9a 81       	ldd	r25, Y+2	; 0x02
    4e20:	fc 01       	movw	r30, r24
    4e22:	20 83       	st	Z, r18
	} else if (mode == CTC_Mode1) {
		*(reg + TCCRB_OFFSET) |= (1 << WGM12);
	}
}
    4e24:	0f c0       	rjmp	.+30     	; 0x4e44 <tc_set_mode+0x52>
static inline void tc_set_mode(volatile void *tc, TC_MODE_t mode)
{
	uint8_t *reg = (uint8_t *)tc;
	if (mode == NORMAL) {
		*(reg) |=  ((0 << WGM10) || ((0 << WGM11)));
	} else if (mode == CTC_Mode1) {
    4e26:	8d 81       	ldd	r24, Y+5	; 0x05
    4e28:	84 30       	cpi	r24, 0x04	; 4
    4e2a:	61 f4       	brne	.+24     	; 0x4e44 <tc_set_mode+0x52>
		*(reg + TCCRB_OFFSET) |= (1 << WGM12);
    4e2c:	89 81       	ldd	r24, Y+1	; 0x01
    4e2e:	9a 81       	ldd	r25, Y+2	; 0x02
    4e30:	01 96       	adiw	r24, 0x01	; 1
    4e32:	29 81       	ldd	r18, Y+1	; 0x01
    4e34:	3a 81       	ldd	r19, Y+2	; 0x02
    4e36:	2f 5f       	subi	r18, 0xFF	; 255
    4e38:	3f 4f       	sbci	r19, 0xFF	; 255
    4e3a:	f9 01       	movw	r30, r18
    4e3c:	20 81       	ld	r18, Z
    4e3e:	28 60       	ori	r18, 0x08	; 8
    4e40:	fc 01       	movw	r30, r24
    4e42:	20 83       	st	Z, r18
	}
}
    4e44:	00 00       	nop
    4e46:	0f 90       	pop	r0
    4e48:	0f 90       	pop	r0
    4e4a:	0f 90       	pop	r0
    4e4c:	0f 90       	pop	r0
    4e4e:	0f 90       	pop	r0
    4e50:	df 91       	pop	r29
    4e52:	cf 91       	pop	r28
    4e54:	08 95       	ret

00004e56 <tmr_read_count>:
static void configure_tc_callback(volatile void *timer);

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    4e56:	cf 93       	push	r28
    4e58:	df 93       	push	r29
    4e5a:	cd b7       	in	r28, 0x3d	; 61
    4e5c:	de b7       	in	r29, 0x3e	; 62
	return tc_read_count(TIMER);
    4e5e:	80 e8       	ldi	r24, 0x80	; 128
    4e60:	90 e0       	ldi	r25, 0x00	; 0
    4e62:	0e 94 bf 26 	call	0x4d7e	; 0x4d7e <tc_read_count>
}
    4e66:	df 91       	pop	r29
    4e68:	cf 91       	pop	r28
    4e6a:	08 95       	ret

00004e6c <tmr_disable_cc_interrupt>:

/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
    4e6c:	cf 93       	push	r28
    4e6e:	df 93       	push	r29
    4e70:	cd b7       	in	r28, 0x3d	; 61
    4e72:	de b7       	in	r29, 0x3e	; 62
	tc_disable_compa_int(TIMER);
    4e74:	80 e8       	ldi	r24, 0x80	; 128
    4e76:	90 e0       	ldi	r25, 0x00	; 0
    4e78:	0e 94 9c 25 	call	0x4b38	; 0x4b38 <tc_disable_compa_int>
	clear_compa_flag(TIMER);
    4e7c:	80 e8       	ldi	r24, 0x80	; 128
    4e7e:	90 e0       	ldi	r25, 0x00	; 0
    4e80:	0e 94 77 26 	call	0x4cee	; 0x4cee <clear_compa_flag>
}
    4e84:	00 00       	nop
    4e86:	df 91       	pop	r29
    4e88:	cf 91       	pop	r28
    4e8a:	08 95       	ret

00004e8c <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    4e8c:	cf 93       	push	r28
    4e8e:	df 93       	push	r29
    4e90:	cd b7       	in	r28, 0x3d	; 61
    4e92:	de b7       	in	r29, 0x3e	; 62
	clear_compa_flag(TIMER);
    4e94:	80 e8       	ldi	r24, 0x80	; 128
    4e96:	90 e0       	ldi	r25, 0x00	; 0
    4e98:	0e 94 77 26 	call	0x4cee	; 0x4cee <clear_compa_flag>
	tc_enable_compa_int(TIMER);
    4e9c:	80 e8       	ldi	r24, 0x80	; 128
    4e9e:	90 e0       	ldi	r25, 0x00	; 0
    4ea0:	0e 94 54 25 	call	0x4aa8	; 0x4aa8 <tc_enable_compa_int>
}
    4ea4:	00 00       	nop
    4ea6:	df 91       	pop	r29
    4ea8:	cf 91       	pop	r28
    4eaa:	08 95       	ret

00004eac <tmr_disable_ovf_interrupt>:

/*! \brief  to disable overflow interrupt
 */
void tmr_disable_ovf_interrupt(void)
{
    4eac:	cf 93       	push	r28
    4eae:	df 93       	push	r29
    4eb0:	cd b7       	in	r28, 0x3d	; 61
    4eb2:	de b7       	in	r29, 0x3e	; 62
	tc_enable_ovf_int(TIMER);
    4eb4:	80 e8       	ldi	r24, 0x80	; 128
    4eb6:	90 e0       	ldi	r25, 0x00	; 0
    4eb8:	0e 94 0c 25 	call	0x4a18	; 0x4a18 <tc_enable_ovf_int>
	clear_ovf_flag(TIMER);
    4ebc:	80 e8       	ldi	r24, 0x80	; 128
    4ebe:	90 e0       	ldi	r25, 0x00	; 0
    4ec0:	0e 94 2f 26 	call	0x4c5e	; 0x4c5e <clear_ovf_flag>
}
    4ec4:	00 00       	nop
    4ec6:	df 91       	pop	r29
    4ec8:	cf 91       	pop	r28
    4eca:	08 95       	ret

00004ecc <tmr_stop>:

/*! \brief  to stop the running timer
 */
void tmr_stop(void)
{
    4ecc:	cf 93       	push	r28
    4ece:	df 93       	push	r29
    4ed0:	cd b7       	in	r28, 0x3d	; 61
    4ed2:	de b7       	in	r29, 0x3e	; 62
	tc_disable(TIMER);
    4ed4:	80 e8       	ldi	r24, 0x80	; 128
    4ed6:	90 e0       	ldi	r25, 0x00	; 0
    4ed8:	0e 94 e3 2e 	call	0x5dc6	; 0x5dc6 <tc_disable>
}
    4edc:	00 00       	nop
    4ede:	df 91       	pop	r29
    4ee0:	cf 91       	pop	r28
    4ee2:	08 95       	ret

00004ee4 <tmr_write_cmpreg>:

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    4ee4:	cf 93       	push	r28
    4ee6:	df 93       	push	r29
    4ee8:	00 d0       	rcall	.+0      	; 0x4eea <tmr_write_cmpreg+0x6>
    4eea:	cd b7       	in	r28, 0x3d	; 61
    4eec:	de b7       	in	r29, 0x3e	; 62
    4eee:	9a 83       	std	Y+2, r25	; 0x02
    4ef0:	89 83       	std	Y+1, r24	; 0x01
	tc_write_cc(TIMER, TC_COMPA, compare_value);
    4ef2:	89 81       	ldd	r24, Y+1	; 0x01
    4ef4:	9a 81       	ldd	r25, Y+2	; 0x02
    4ef6:	ac 01       	movw	r20, r24
    4ef8:	68 e0       	ldi	r22, 0x08	; 8
    4efa:	80 e8       	ldi	r24, 0x80	; 128
    4efc:	90 e0       	ldi	r25, 0x00	; 0
    4efe:	0e 94 e4 25 	call	0x4bc8	; 0x4bc8 <tc_write_cc>
}
    4f02:	00 00       	nop
    4f04:	0f 90       	pop	r0
    4f06:	0f 90       	pop	r0
    4f08:	df 91       	pop	r29
    4f0a:	cf 91       	pop	r28
    4f0c:	08 95       	ret

00004f0e <save_cpu_interrupt>:

/*! \brief  to save current interrupts status
 */
uint8_t save_cpu_interrupt(void)
{
    4f0e:	cf 93       	push	r28
    4f10:	df 93       	push	r29
    4f12:	cd b7       	in	r28, 0x3d	; 61
    4f14:	de b7       	in	r29, 0x3e	; 62
	return cpu_irq_save();
    4f16:	0e 94 ca 23 	call	0x4794	; 0x4794 <cpu_irq_save>
}
    4f1a:	df 91       	pop	r29
    4f1c:	cf 91       	pop	r28
    4f1e:	08 95       	ret

00004f20 <restore_cpu_interrupt>:

/*! \brief  to restore saved interrupts status
 *  \param  saved interrupt status
 */
void restore_cpu_interrupt(uint8_t flags)
{
    4f20:	cf 93       	push	r28
    4f22:	df 93       	push	r29
    4f24:	1f 92       	push	r1
    4f26:	cd b7       	in	r28, 0x3d	; 61
    4f28:	de b7       	in	r29, 0x3e	; 62
    4f2a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_restore(flags);
    4f2c:	89 81       	ldd	r24, Y+1	; 0x01
    4f2e:	0e 94 da 23 	call	0x47b4	; 0x47b4 <cpu_irq_restore>
}
    4f32:	00 00       	nop
    4f34:	0f 90       	pop	r0
    4f36:	df 91       	pop	r29
    4f38:	cf 91       	pop	r28
    4f3a:	08 95       	ret

00004f3c <tmr_init>:

/*! \brief  to initialiaze hw timer
 */
uint8_t tmr_init(void)
{
    4f3c:	cf 93       	push	r28
    4f3e:	df 93       	push	r29
    4f40:	1f 92       	push	r1
    4f42:	cd b7       	in	r28, 0x3d	; 61
    4f44:	de b7       	in	r29, 0x3e	; 62
	uint8_t timer_multiplier;

	tc_enable(TIMER);
    4f46:	80 e8       	ldi	r24, 0x80	; 128
    4f48:	90 e0       	ldi	r25, 0x00	; 0
    4f4a:	0e 94 ca 2e 	call	0x5d94	; 0x5d94 <tc_enable>

	tc_set_overflow_interrupt_callback(TIMER, tc_ovf_callback);
    4f4e:	67 e3       	ldi	r22, 0x37	; 55
    4f50:	78 e2       	ldi	r23, 0x28	; 40
    4f52:	80 e8       	ldi	r24, 0x80	; 128
    4f54:	90 e0       	ldi	r25, 0x00	; 0
    4f56:	0e 94 fc 2e 	call	0x5df8	; 0x5df8 <tc_set_overflow_interrupt_callback>

	tc_set_mode(TIMER, NORMAL);
    4f5a:	60 e0       	ldi	r22, 0x00	; 0
    4f5c:	80 e8       	ldi	r24, 0x80	; 128
    4f5e:	90 e0       	ldi	r25, 0x00	; 0
    4f60:	0e 94 f9 26 	call	0x4df2	; 0x4df2 <tc_set_mode>

	tc_enable_ovf_int(TIMER);
    4f64:	80 e8       	ldi	r24, 0x80	; 128
    4f66:	90 e0       	ldi	r25, 0x00	; 0
    4f68:	0e 94 0c 25 	call	0x4a18	; 0x4a18 <tc_enable_ovf_int>

	configure_tc_callback(TIMER);
    4f6c:	80 e8       	ldi	r24, 0x80	; 128
    4f6e:	90 e0       	ldi	r25, 0x00	; 0
    4f70:	0e 94 d9 27 	call	0x4fb2	; 0x4fb2 <configure_tc_callback>

	tc_disable_compa_int(TIMER);
    4f74:	80 e8       	ldi	r24, 0x80	; 128
    4f76:	90 e0       	ldi	r25, 0x00	; 0
    4f78:	0e 94 9c 25 	call	0x4b38	; 0x4b38 <tc_disable_compa_int>

	tc_write_clock_source(TIMER, TC_CLKSEL_DIV1_gc);
    4f7c:	61 e0       	ldi	r22, 0x01	; 1
    4f7e:	80 e8       	ldi	r24, 0x80	; 128
    4f80:	90 e0       	ldi	r25, 0x00	; 0
    4f82:	0e 94 bd 24 	call	0x497a	; 0x497a <tc_write_clock_source>

	timer_multiplier = sysclk_get_peripheral_bus_hz(TIMER) / DEF_1MHZ;
    4f86:	80 e8       	ldi	r24, 0x80	; 128
    4f88:	90 e0       	ldi	r25, 0x00	; 0
    4f8a:	0e 94 04 24 	call	0x4808	; 0x4808 <sysclk_get_peripheral_bus_hz>
    4f8e:	dc 01       	movw	r26, r24
    4f90:	cb 01       	movw	r24, r22
    4f92:	20 e4       	ldi	r18, 0x40	; 64
    4f94:	32 e4       	ldi	r19, 0x42	; 66
    4f96:	4f e0       	ldi	r20, 0x0F	; 15
    4f98:	50 e0       	ldi	r21, 0x00	; 0
    4f9a:	bc 01       	movw	r22, r24
    4f9c:	cd 01       	movw	r24, r26
    4f9e:	0e 94 42 49 	call	0x9284	; 0x9284 <__udivmodsi4>
    4fa2:	da 01       	movw	r26, r20
    4fa4:	c9 01       	movw	r24, r18
    4fa6:	89 83       	std	Y+1, r24	; 0x01

	return timer_multiplier;
    4fa8:	89 81       	ldd	r24, Y+1	; 0x01
}
    4faa:	0f 90       	pop	r0
    4fac:	df 91       	pop	r29
    4fae:	cf 91       	pop	r28
    4fb0:	08 95       	ret

00004fb2 <configure_tc_callback>:
/*! \brief to set compare interrupt callback according to the timer channel
 * input
 *  \param timer - hw timer channel
 */
static void configure_tc_callback(volatile void *timer)
{
    4fb2:	cf 93       	push	r28
    4fb4:	df 93       	push	r29
    4fb6:	00 d0       	rcall	.+0      	; 0x4fb8 <configure_tc_callback+0x6>
    4fb8:	cd b7       	in	r28, 0x3d	; 61
    4fba:	de b7       	in	r29, 0x3e	; 62
    4fbc:	9a 83       	std	Y+2, r25	; 0x02
    4fbe:	89 83       	std	Y+1, r24	; 0x01
	if ((&TCCR1A == timer) || (&TCCR3A == timer) ||
    4fc0:	89 81       	ldd	r24, Y+1	; 0x01
    4fc2:	9a 81       	ldd	r25, Y+2	; 0x02
    4fc4:	80 38       	cpi	r24, 0x80	; 128
    4fc6:	91 05       	cpc	r25, r1
    4fc8:	79 f0       	breq	.+30     	; 0x4fe8 <configure_tc_callback+0x36>
    4fca:	89 81       	ldd	r24, Y+1	; 0x01
    4fcc:	9a 81       	ldd	r25, Y+2	; 0x02
    4fce:	80 39       	cpi	r24, 0x90	; 144
    4fd0:	91 05       	cpc	r25, r1
    4fd2:	51 f0       	breq	.+20     	; 0x4fe8 <configure_tc_callback+0x36>
    4fd4:	89 81       	ldd	r24, Y+1	; 0x01
    4fd6:	9a 81       	ldd	r25, Y+2	; 0x02
    4fd8:	80 3a       	cpi	r24, 0xA0	; 160
    4fda:	91 05       	cpc	r25, r1
    4fdc:	29 f0       	breq	.+10     	; 0x4fe8 <configure_tc_callback+0x36>
			(&TCCR4A == timer) || (&TCCR5A == timer)) {
    4fde:	89 81       	ldd	r24, Y+1	; 0x01
    4fe0:	9a 81       	ldd	r25, Y+2	; 0x02
    4fe2:	80 32       	cpi	r24, 0x20	; 32
    4fe4:	91 40       	sbci	r25, 0x01	; 1
    4fe6:	39 f4       	brne	.+14     	; 0x4ff6 <configure_tc_callback+0x44>
		tc_set_compa_interrupt_callback(TIMER, tc_cca_callback);
    4fe8:	61 e4       	ldi	r22, 0x41	; 65
    4fea:	78 e2       	ldi	r23, 0x28	; 40
    4fec:	80 e8       	ldi	r24, 0x80	; 128
    4fee:	90 e0       	ldi	r25, 0x00	; 0
    4ff0:	0e 94 3d 2f 	call	0x5e7a	; 0x5e7a <tc_set_compa_interrupt_callback>
    4ff4:	36 c0       	rjmp	.+108    	; 0x5062 <configure_tc_callback+0xb0>
	} else if ((&TCCR1B == timer) || (&TCCR3B == timer) ||
    4ff6:	89 81       	ldd	r24, Y+1	; 0x01
    4ff8:	9a 81       	ldd	r25, Y+2	; 0x02
    4ffa:	81 38       	cpi	r24, 0x81	; 129
    4ffc:	91 05       	cpc	r25, r1
    4ffe:	79 f0       	breq	.+30     	; 0x501e <configure_tc_callback+0x6c>
    5000:	89 81       	ldd	r24, Y+1	; 0x01
    5002:	9a 81       	ldd	r25, Y+2	; 0x02
    5004:	81 39       	cpi	r24, 0x91	; 145
    5006:	91 05       	cpc	r25, r1
    5008:	51 f0       	breq	.+20     	; 0x501e <configure_tc_callback+0x6c>
    500a:	89 81       	ldd	r24, Y+1	; 0x01
    500c:	9a 81       	ldd	r25, Y+2	; 0x02
    500e:	81 3a       	cpi	r24, 0xA1	; 161
    5010:	91 05       	cpc	r25, r1
    5012:	29 f0       	breq	.+10     	; 0x501e <configure_tc_callback+0x6c>
			(&TCCR4B == timer) || (&TCCR5B == timer)) {
    5014:	89 81       	ldd	r24, Y+1	; 0x01
    5016:	9a 81       	ldd	r25, Y+2	; 0x02
    5018:	81 32       	cpi	r24, 0x21	; 33
    501a:	91 40       	sbci	r25, 0x01	; 1
    501c:	39 f4       	brne	.+14     	; 0x502c <configure_tc_callback+0x7a>
		tc_set_compb_interrupt_callback(TIMER, tc_cca_callback);
    501e:	61 e4       	ldi	r22, 0x41	; 65
    5020:	78 e2       	ldi	r23, 0x28	; 40
    5022:	80 e8       	ldi	r24, 0x80	; 128
    5024:	90 e0       	ldi	r25, 0x00	; 0
    5026:	0e 94 7e 2f 	call	0x5efc	; 0x5efc <tc_set_compb_interrupt_callback>
    502a:	1b c0       	rjmp	.+54     	; 0x5062 <configure_tc_callback+0xb0>
	} else if ((&TCCR1C == timer) || (&TCCR3C == timer) ||
    502c:	89 81       	ldd	r24, Y+1	; 0x01
    502e:	9a 81       	ldd	r25, Y+2	; 0x02
    5030:	82 38       	cpi	r24, 0x82	; 130
    5032:	91 05       	cpc	r25, r1
    5034:	79 f0       	breq	.+30     	; 0x5054 <configure_tc_callback+0xa2>
    5036:	89 81       	ldd	r24, Y+1	; 0x01
    5038:	9a 81       	ldd	r25, Y+2	; 0x02
    503a:	82 39       	cpi	r24, 0x92	; 146
    503c:	91 05       	cpc	r25, r1
    503e:	51 f0       	breq	.+20     	; 0x5054 <configure_tc_callback+0xa2>
    5040:	89 81       	ldd	r24, Y+1	; 0x01
    5042:	9a 81       	ldd	r25, Y+2	; 0x02
    5044:	82 3a       	cpi	r24, 0xA2	; 162
    5046:	91 05       	cpc	r25, r1
    5048:	29 f0       	breq	.+10     	; 0x5054 <configure_tc_callback+0xa2>
			(&TCCR4C == timer) || (&TCCR5C == timer)) {
    504a:	89 81       	ldd	r24, Y+1	; 0x01
    504c:	9a 81       	ldd	r25, Y+2	; 0x02
    504e:	82 32       	cpi	r24, 0x22	; 34
    5050:	91 40       	sbci	r25, 0x01	; 1
    5052:	39 f4       	brne	.+14     	; 0x5062 <configure_tc_callback+0xb0>
		tc_set_compc_interrupt_callback(TIMER, tc_cca_callback);
    5054:	61 e4       	ldi	r22, 0x41	; 65
    5056:	78 e2       	ldi	r23, 0x28	; 40
    5058:	80 e8       	ldi	r24, 0x80	; 128
    505a:	90 e0       	ldi	r25, 0x00	; 0
    505c:	0e 94 bf 2f 	call	0x5f7e	; 0x5f7e <tc_set_compc_interrupt_callback>
	}
}
    5060:	00 c0       	rjmp	.+0      	; 0x5062 <configure_tc_callback+0xb0>
    5062:	00 00       	nop
    5064:	0f 90       	pop	r0
    5066:	0f 90       	pop	r0
    5068:	df 91       	pop	r29
    506a:	cf 91       	pop	r28
    506c:	08 95       	ret

0000506e <tc_ovf_callback>:

/*! \brief  hw timer overflow callback
 */
void tc_ovf_callback(void)
{
    506e:	cf 93       	push	r28
    5070:	df 93       	push	r29
    5072:	cd b7       	in	r28, 0x3d	; 61
    5074:	de b7       	in	r29, 0x3e	; 62
	tmr_ovf_callback();
    5076:	0e 94 46 43 	call	0x868c	; 0x868c <tmr_ovf_callback>
}
    507a:	00 00       	nop
    507c:	df 91       	pop	r29
    507e:	cf 91       	pop	r28
    5080:	08 95       	ret

00005082 <tc_cca_callback>:

/*! \brief  hw timer compare callback
 */
void tc_cca_callback(void)
{
    5082:	cf 93       	push	r28
    5084:	df 93       	push	r29
    5086:	cd b7       	in	r28, 0x3d	; 61
    5088:	de b7       	in	r29, 0x3e	; 62
	tmr_cca_callback();
    508a:	0e 94 7e 43 	call	0x86fc	; 0x86fc <tmr_cca_callback>
}
    508e:	00 00       	nop
    5090:	df 91       	pop	r29
    5092:	cf 91       	pop	r28
    5094:	08 95       	ret

00005096 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    5096:	cf 93       	push	r28
    5098:	df 93       	push	r29
    509a:	1f 92       	push	r1
    509c:	cd b7       	in	r28, 0x3d	; 61
    509e:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    50a0:	8f e5       	ldi	r24, 0x5F	; 95
    50a2:	90 e0       	ldi	r25, 0x00	; 0
    50a4:	fc 01       	movw	r30, r24
    50a6:	80 81       	ld	r24, Z
    50a8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    50aa:	f8 94       	cli
	return flags;
    50ac:	89 81       	ldd	r24, Y+1	; 0x01
}
    50ae:	0f 90       	pop	r0
    50b0:	df 91       	pop	r29
    50b2:	cf 91       	pop	r28
    50b4:	08 95       	ret

000050b6 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    50b6:	cf 93       	push	r28
    50b8:	df 93       	push	r29
    50ba:	1f 92       	push	r1
    50bc:	cd b7       	in	r28, 0x3d	; 61
    50be:	de b7       	in	r29, 0x3e	; 62
    50c0:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    50c2:	8f e5       	ldi	r24, 0x5F	; 95
    50c4:	90 e0       	ldi	r25, 0x00	; 0
    50c6:	29 81       	ldd	r18, Y+1	; 0x01
    50c8:	fc 01       	movw	r30, r24
    50ca:	20 83       	st	Z, r18
}
    50cc:	00 00       	nop
    50ce:	0f 90       	pop	r0
    50d0:	df 91       	pop	r29
    50d2:	cf 91       	pop	r28
    50d4:	08 95       	ret

000050d6 <flash_write>:
#include "flash.h"
#include "sysclk.h"
#include "status_codes.h"

void flash_write(uint32_t flash_addr, uint32_t length, uint8_t *data)
{
    50d6:	ef 92       	push	r14
    50d8:	ff 92       	push	r15
    50da:	0f 93       	push	r16
    50dc:	1f 93       	push	r17
    50de:	cf 93       	push	r28
    50e0:	df 93       	push	r29
    50e2:	cd b7       	in	r28, 0x3d	; 61
    50e4:	de b7       	in	r29, 0x3e	; 62
    50e6:	2c 97       	sbiw	r28, 0x0c	; 12
    50e8:	0f b6       	in	r0, 0x3f	; 63
    50ea:	f8 94       	cli
    50ec:	de bf       	out	0x3e, r29	; 62
    50ee:	0f be       	out	0x3f, r0	; 63
    50f0:	cd bf       	out	0x3d, r28	; 61
    50f2:	6b 83       	std	Y+3, r22	; 0x03
    50f4:	7c 83       	std	Y+4, r23	; 0x04
    50f6:	8d 83       	std	Y+5, r24	; 0x05
    50f8:	9e 83       	std	Y+6, r25	; 0x06
    50fa:	2f 83       	std	Y+7, r18	; 0x07
    50fc:	38 87       	std	Y+8, r19	; 0x08
    50fe:	49 87       	std	Y+9, r20	; 0x09
    5100:	5a 87       	std	Y+10, r21	; 0x0a
    5102:	1c 87       	std	Y+12, r17	; 0x0c
    5104:	0b 87       	std	Y+11, r16	; 0x0b
	static uint8_t temp_buf[SPM_PAGESIZE];
	static uint32_t remaining_len;
	remaining_len = length;
    5106:	8f 81       	ldd	r24, Y+7	; 0x07
    5108:	98 85       	ldd	r25, Y+8	; 0x08
    510a:	a9 85       	ldd	r26, Y+9	; 0x09
    510c:	ba 85       	ldd	r27, Y+10	; 0x0a
    510e:	80 93 f1 1a 	sts	0x1AF1, r24	; 0x801af1 <remaining_len.3222>
    5112:	90 93 f2 1a 	sts	0x1AF2, r25	; 0x801af2 <remaining_len.3222+0x1>
    5116:	a0 93 f3 1a 	sts	0x1AF3, r26	; 0x801af3 <remaining_len.3222+0x2>
    511a:	b0 93 f4 1a 	sts	0x1AF4, r27	; 0x801af4 <remaining_len.3222+0x3>
	uint8_t *ptr = data;
    511e:	8b 85       	ldd	r24, Y+11	; 0x0b
    5120:	9c 85       	ldd	r25, Y+12	; 0x0c
    5122:	9a 83       	std	Y+2, r25	; 0x02
    5124:	89 83       	std	Y+1, r24	; 0x01
	static uint32_t next_page_addr;
	static uint16_t current_len;
	do {
		next_page_addr
			= ((flash_addr +
				SPM_PAGESIZE) - (flash_addr % SPM_PAGESIZE));
    5126:	8b 81       	ldd	r24, Y+3	; 0x03
    5128:	9c 81       	ldd	r25, Y+4	; 0x04
    512a:	ad 81       	ldd	r26, Y+5	; 0x05
    512c:	be 81       	ldd	r27, Y+6	; 0x06
    512e:	88 27       	eor	r24, r24
    5130:	9f 5f       	subi	r25, 0xFF	; 255
    5132:	af 4f       	sbci	r26, 0xFF	; 255
    5134:	bf 4f       	sbci	r27, 0xFF	; 255
	uint8_t *ptr = data;
	static uint32_t next_page_addr;
	static uint16_t current_len;
	do {
		next_page_addr
			= ((flash_addr +
    5136:	80 93 f5 1a 	sts	0x1AF5, r24	; 0x801af5 <next_page_addr.3224>
    513a:	90 93 f6 1a 	sts	0x1AF6, r25	; 0x801af6 <next_page_addr.3224+0x1>
    513e:	a0 93 f7 1a 	sts	0x1AF7, r26	; 0x801af7 <next_page_addr.3224+0x2>
    5142:	b0 93 f8 1a 	sts	0x1AF8, r27	; 0x801af8 <next_page_addr.3224+0x3>
				SPM_PAGESIZE) - (flash_addr % SPM_PAGESIZE));

		/* copy the data in the page to be written into a temporary
		 * buffer,before erasing */
		flash_read((flash_addr - (flash_addr % SPM_PAGESIZE)),
    5146:	8b 81       	ldd	r24, Y+3	; 0x03
    5148:	9c 81       	ldd	r25, Y+4	; 0x04
    514a:	ad 81       	ldd	r26, Y+5	; 0x05
    514c:	be 81       	ldd	r27, Y+6	; 0x06
    514e:	88 27       	eor	r24, r24
    5150:	09 ef       	ldi	r16, 0xF9	; 249
    5152:	1a e1       	ldi	r17, 0x1A	; 26
    5154:	20 e0       	ldi	r18, 0x00	; 0
    5156:	31 e0       	ldi	r19, 0x01	; 1
    5158:	40 e0       	ldi	r20, 0x00	; 0
    515a:	50 e0       	ldi	r21, 0x00	; 0
    515c:	bc 01       	movw	r22, r24
    515e:	cd 01       	movw	r24, r26
    5160:	0e 94 5e 29 	call	0x52bc	; 0x52bc <flash_read>
				SPM_PAGESIZE, temp_buf);

		/* fill the temporary page buffer starting from address 0 */
		flash_fill_page_buffer(0x0000, SPM_PAGESIZE, temp_buf);
    5164:	29 ef       	ldi	r18, 0xF9	; 249
    5166:	3a e1       	ldi	r19, 0x1A	; 26
    5168:	40 e0       	ldi	r20, 0x00	; 0
    516a:	51 e0       	ldi	r21, 0x01	; 1
    516c:	60 e0       	ldi	r22, 0x00	; 0
    516e:	70 e0       	ldi	r23, 0x00	; 0
    5170:	cb 01       	movw	r24, r22
    5172:	0e 94 a3 4f 	call	0x9f46	; 0x9f46 <flash_fill_page_buffer>

		/* If the length of bytes to be written crosses the current
		 * page,
		 *      write till the end of the current page and calculate the
		 * remaining length to be written*/
		if ((flash_addr + remaining_len) > (next_page_addr)) {
    5176:	20 91 f1 1a 	lds	r18, 0x1AF1	; 0x801af1 <remaining_len.3222>
    517a:	30 91 f2 1a 	lds	r19, 0x1AF2	; 0x801af2 <remaining_len.3222+0x1>
    517e:	40 91 f3 1a 	lds	r20, 0x1AF3	; 0x801af3 <remaining_len.3222+0x2>
    5182:	50 91 f4 1a 	lds	r21, 0x1AF4	; 0x801af4 <remaining_len.3222+0x3>
    5186:	8b 81       	ldd	r24, Y+3	; 0x03
    5188:	9c 81       	ldd	r25, Y+4	; 0x04
    518a:	ad 81       	ldd	r26, Y+5	; 0x05
    518c:	be 81       	ldd	r27, Y+6	; 0x06
    518e:	28 0f       	add	r18, r24
    5190:	39 1f       	adc	r19, r25
    5192:	4a 1f       	adc	r20, r26
    5194:	5b 1f       	adc	r21, r27
    5196:	80 91 f5 1a 	lds	r24, 0x1AF5	; 0x801af5 <next_page_addr.3224>
    519a:	90 91 f6 1a 	lds	r25, 0x1AF6	; 0x801af6 <next_page_addr.3224+0x1>
    519e:	a0 91 f7 1a 	lds	r26, 0x1AF7	; 0x801af7 <next_page_addr.3224+0x2>
    51a2:	b0 91 f8 1a 	lds	r27, 0x1AF8	; 0x801af8 <next_page_addr.3224+0x3>
    51a6:	82 17       	cp	r24, r18
    51a8:	93 07       	cpc	r25, r19
    51aa:	a4 07       	cpc	r26, r20
    51ac:	b5 07       	cpc	r27, r21
    51ae:	a0 f4       	brcc	.+40     	; 0x51d8 <flash_write+0x102>
			current_len = (next_page_addr - flash_addr);
    51b0:	80 91 f5 1a 	lds	r24, 0x1AF5	; 0x801af5 <next_page_addr.3224>
    51b4:	90 91 f6 1a 	lds	r25, 0x1AF6	; 0x801af6 <next_page_addr.3224+0x1>
    51b8:	a0 91 f7 1a 	lds	r26, 0x1AF7	; 0x801af7 <next_page_addr.3224+0x2>
    51bc:	b0 91 f8 1a 	lds	r27, 0x1AF8	; 0x801af8 <next_page_addr.3224+0x3>
    51c0:	9c 01       	movw	r18, r24
    51c2:	8b 81       	ldd	r24, Y+3	; 0x03
    51c4:	9c 81       	ldd	r25, Y+4	; 0x04
    51c6:	79 01       	movw	r14, r18
    51c8:	e8 1a       	sub	r14, r24
    51ca:	f9 0a       	sbc	r15, r25
    51cc:	c7 01       	movw	r24, r14
    51ce:	90 93 fa 1b 	sts	0x1BFA, r25	; 0x801bfa <current_len.3225+0x1>
    51d2:	80 93 f9 1b 	sts	0x1BF9, r24	; 0x801bf9 <current_len.3225>
    51d6:	0c c0       	rjmp	.+24     	; 0x51f0 <flash_write+0x11a>
		} else {
			current_len = remaining_len;
    51d8:	80 91 f1 1a 	lds	r24, 0x1AF1	; 0x801af1 <remaining_len.3222>
    51dc:	90 91 f2 1a 	lds	r25, 0x1AF2	; 0x801af2 <remaining_len.3222+0x1>
    51e0:	a0 91 f3 1a 	lds	r26, 0x1AF3	; 0x801af3 <remaining_len.3222+0x2>
    51e4:	b0 91 f4 1a 	lds	r27, 0x1AF4	; 0x801af4 <remaining_len.3222+0x3>
    51e8:	90 93 fa 1b 	sts	0x1BFA, r25	; 0x801bfa <current_len.3225+0x1>
    51ec:	80 93 f9 1b 	sts	0x1BF9, r24	; 0x801bf9 <current_len.3225>
		}

		remaining_len -= current_len;
    51f0:	20 91 f1 1a 	lds	r18, 0x1AF1	; 0x801af1 <remaining_len.3222>
    51f4:	30 91 f2 1a 	lds	r19, 0x1AF2	; 0x801af2 <remaining_len.3222+0x1>
    51f8:	40 91 f3 1a 	lds	r20, 0x1AF3	; 0x801af3 <remaining_len.3222+0x2>
    51fc:	50 91 f4 1a 	lds	r21, 0x1AF4	; 0x801af4 <remaining_len.3222+0x3>
    5200:	80 91 f9 1b 	lds	r24, 0x1BF9	; 0x801bf9 <current_len.3225>
    5204:	90 91 fa 1b 	lds	r25, 0x1BFA	; 0x801bfa <current_len.3225+0x1>
    5208:	cc 01       	movw	r24, r24
    520a:	a0 e0       	ldi	r26, 0x00	; 0
    520c:	b0 e0       	ldi	r27, 0x00	; 0
    520e:	79 01       	movw	r14, r18
    5210:	8a 01       	movw	r16, r20
    5212:	e8 1a       	sub	r14, r24
    5214:	f9 0a       	sbc	r15, r25
    5216:	0a 0b       	sbc	r16, r26
    5218:	1b 0b       	sbc	r17, r27
    521a:	d8 01       	movw	r26, r16
    521c:	c7 01       	movw	r24, r14
    521e:	80 93 f1 1a 	sts	0x1AF1, r24	; 0x801af1 <remaining_len.3222>
    5222:	90 93 f2 1a 	sts	0x1AF2, r25	; 0x801af2 <remaining_len.3222+0x1>
    5226:	a0 93 f3 1a 	sts	0x1AF3, r26	; 0x801af3 <remaining_len.3222+0x2>
    522a:	b0 93 f4 1a 	sts	0x1AF4, r27	; 0x801af4 <remaining_len.3222+0x3>

		/* Fill the page buffer with the data to be written at the given
		 * address */
		flash_fill_page_buffer(flash_addr, current_len, ptr);
    522e:	40 91 f9 1b 	lds	r20, 0x1BF9	; 0x801bf9 <current_len.3225>
    5232:	50 91 fa 1b 	lds	r21, 0x1BFA	; 0x801bfa <current_len.3225+0x1>
    5236:	29 81       	ldd	r18, Y+1	; 0x01
    5238:	3a 81       	ldd	r19, Y+2	; 0x02
    523a:	8b 81       	ldd	r24, Y+3	; 0x03
    523c:	9c 81       	ldd	r25, Y+4	; 0x04
    523e:	ad 81       	ldd	r26, Y+5	; 0x05
    5240:	be 81       	ldd	r27, Y+6	; 0x06
    5242:	bc 01       	movw	r22, r24
    5244:	cd 01       	movw	r24, r26
    5246:	0e 94 a3 4f 	call	0x9f46	; 0x9f46 <flash_fill_page_buffer>
		/* Erase and program flash page */
		flash_program_page(flash_addr);
    524a:	8b 81       	ldd	r24, Y+3	; 0x03
    524c:	9c 81       	ldd	r25, Y+4	; 0x04
    524e:	ad 81       	ldd	r26, Y+5	; 0x05
    5250:	be 81       	ldd	r27, Y+6	; 0x06
    5252:	bc 01       	movw	r22, r24
    5254:	cd 01       	movw	r24, r26
    5256:	0e 94 b0 50 	call	0xa160	; 0xa160 <flash_program_page>
		flash_addr = next_page_addr;
    525a:	80 91 f5 1a 	lds	r24, 0x1AF5	; 0x801af5 <next_page_addr.3224>
    525e:	90 91 f6 1a 	lds	r25, 0x1AF6	; 0x801af6 <next_page_addr.3224+0x1>
    5262:	a0 91 f7 1a 	lds	r26, 0x1AF7	; 0x801af7 <next_page_addr.3224+0x2>
    5266:	b0 91 f8 1a 	lds	r27, 0x1AF8	; 0x801af8 <next_page_addr.3224+0x3>
    526a:	8b 83       	std	Y+3, r24	; 0x03
    526c:	9c 83       	std	Y+4, r25	; 0x04
    526e:	ad 83       	std	Y+5, r26	; 0x05
    5270:	be 83       	std	Y+6, r27	; 0x06
		ptr += current_len;
    5272:	80 91 f9 1b 	lds	r24, 0x1BF9	; 0x801bf9 <current_len.3225>
    5276:	90 91 fa 1b 	lds	r25, 0x1BFA	; 0x801bfa <current_len.3225+0x1>
    527a:	29 81       	ldd	r18, Y+1	; 0x01
    527c:	3a 81       	ldd	r19, Y+2	; 0x02
    527e:	82 0f       	add	r24, r18
    5280:	93 1f       	adc	r25, r19
    5282:	9a 83       	std	Y+2, r25	; 0x02
    5284:	89 83       	std	Y+1, r24	; 0x01
	} while (remaining_len != 0); /* Check if there is remaining  data  to
    5286:	80 91 f1 1a 	lds	r24, 0x1AF1	; 0x801af1 <remaining_len.3222>
    528a:	90 91 f2 1a 	lds	r25, 0x1AF2	; 0x801af2 <remaining_len.3222+0x1>
    528e:	a0 91 f3 1a 	lds	r26, 0x1AF3	; 0x801af3 <remaining_len.3222+0x2>
    5292:	b0 91 f4 1a 	lds	r27, 0x1AF4	; 0x801af4 <remaining_len.3222+0x3>
    5296:	89 2b       	or	r24, r25
    5298:	8a 2b       	or	r24, r26
    529a:	8b 2b       	or	r24, r27
    529c:	09 f0       	breq	.+2      	; 0x52a0 <flash_write+0x1ca>
    529e:	43 cf       	rjmp	.-378    	; 0x5126 <flash_write+0x50>
	                               * be written to the next page */
}
    52a0:	00 00       	nop
    52a2:	2c 96       	adiw	r28, 0x0c	; 12
    52a4:	0f b6       	in	r0, 0x3f	; 63
    52a6:	f8 94       	cli
    52a8:	de bf       	out	0x3e, r29	; 62
    52aa:	0f be       	out	0x3f, r0	; 63
    52ac:	cd bf       	out	0x3d, r28	; 61
    52ae:	df 91       	pop	r29
    52b0:	cf 91       	pop	r28
    52b2:	1f 91       	pop	r17
    52b4:	0f 91       	pop	r16
    52b6:	ff 90       	pop	r15
    52b8:	ef 90       	pop	r14
    52ba:	08 95       	ret

000052bc <flash_read>:

	cpu_irq_restore(flags);
}

void flash_read(uint32_t read_addr, uint32_t len, uint8_t *ret_buf)
{
    52bc:	0f 93       	push	r16
    52be:	1f 93       	push	r17
    52c0:	cf 93       	push	r28
    52c2:	df 93       	push	r29
    52c4:	cd b7       	in	r28, 0x3d	; 61
    52c6:	de b7       	in	r29, 0x3e	; 62
    52c8:	62 97       	sbiw	r28, 0x12	; 18
    52ca:	0f b6       	in	r0, 0x3f	; 63
    52cc:	f8 94       	cli
    52ce:	de bf       	out	0x3e, r29	; 62
    52d0:	0f be       	out	0x3f, r0	; 63
    52d2:	cd bf       	out	0x3d, r28	; 61
    52d4:	69 87       	std	Y+9, r22	; 0x09
    52d6:	7a 87       	std	Y+10, r23	; 0x0a
    52d8:	8b 87       	std	Y+11, r24	; 0x0b
    52da:	9c 87       	std	Y+12, r25	; 0x0c
    52dc:	2d 87       	std	Y+13, r18	; 0x0d
    52de:	3e 87       	std	Y+14, r19	; 0x0e
    52e0:	4f 87       	std	Y+15, r20	; 0x0f
    52e2:	58 8b       	std	Y+16, r21	; 0x10
    52e4:	1a 8b       	std	Y+18, r17	; 0x12
    52e6:	09 8b       	std	Y+17, r16	; 0x11
	irqflags_t flags;

	flags = cpu_irq_save();
    52e8:	0e 94 4b 28 	call	0x5096	; 0x5096 <cpu_irq_save>
    52ec:	8b 83       	std	Y+3, r24	; 0x03

	for (uint16_t k = 0; k < len; k++) {
    52ee:	1a 82       	std	Y+2, r1	; 0x02
    52f0:	19 82       	std	Y+1, r1	; 0x01
    52f2:	29 c0       	rjmp	.+82     	; 0x5346 <flash_read+0x8a>
		/* copy a byte and push to the ret_buf */
		*(ret_buf + k) = PGM_READ_BYTE_FAR(read_addr++);
    52f4:	29 89       	ldd	r18, Y+17	; 0x11
    52f6:	3a 89       	ldd	r19, Y+18	; 0x12
    52f8:	89 81       	ldd	r24, Y+1	; 0x01
    52fa:	9a 81       	ldd	r25, Y+2	; 0x02
    52fc:	b9 01       	movw	r22, r18
    52fe:	68 0f       	add	r22, r24
    5300:	79 1f       	adc	r23, r25
    5302:	89 85       	ldd	r24, Y+9	; 0x09
    5304:	9a 85       	ldd	r25, Y+10	; 0x0a
    5306:	ab 85       	ldd	r26, Y+11	; 0x0b
    5308:	bc 85       	ldd	r27, Y+12	; 0x0c
    530a:	9c 01       	movw	r18, r24
    530c:	ad 01       	movw	r20, r26
    530e:	2f 5f       	subi	r18, 0xFF	; 255
    5310:	3f 4f       	sbci	r19, 0xFF	; 255
    5312:	4f 4f       	sbci	r20, 0xFF	; 255
    5314:	5f 4f       	sbci	r21, 0xFF	; 255
    5316:	29 87       	std	Y+9, r18	; 0x09
    5318:	3a 87       	std	Y+10, r19	; 0x0a
    531a:	4b 87       	std	Y+11, r20	; 0x0b
    531c:	5c 87       	std	Y+12, r21	; 0x0c
    531e:	8c 83       	std	Y+4, r24	; 0x04
    5320:	9d 83       	std	Y+5, r25	; 0x05
    5322:	ae 83       	std	Y+6, r26	; 0x06
    5324:	bf 83       	std	Y+7, r27	; 0x07
    5326:	8c 81       	ldd	r24, Y+4	; 0x04
    5328:	9d 81       	ldd	r25, Y+5	; 0x05
    532a:	ae 81       	ldd	r26, Y+6	; 0x06
    532c:	bf 81       	ldd	r27, Y+7	; 0x07
    532e:	ab bf       	out	0x3b, r26	; 59
    5330:	fc 01       	movw	r30, r24
    5332:	87 91       	elpm	r24, Z+
    5334:	88 87       	std	Y+8, r24	; 0x08
    5336:	88 85       	ldd	r24, Y+8	; 0x08
    5338:	fb 01       	movw	r30, r22
    533a:	80 83       	st	Z, r24
{
	irqflags_t flags;

	flags = cpu_irq_save();

	for (uint16_t k = 0; k < len; k++) {
    533c:	89 81       	ldd	r24, Y+1	; 0x01
    533e:	9a 81       	ldd	r25, Y+2	; 0x02
    5340:	01 96       	adiw	r24, 0x01	; 1
    5342:	9a 83       	std	Y+2, r25	; 0x02
    5344:	89 83       	std	Y+1, r24	; 0x01
    5346:	89 81       	ldd	r24, Y+1	; 0x01
    5348:	9a 81       	ldd	r25, Y+2	; 0x02
    534a:	9c 01       	movw	r18, r24
    534c:	40 e0       	ldi	r20, 0x00	; 0
    534e:	50 e0       	ldi	r21, 0x00	; 0
    5350:	8d 85       	ldd	r24, Y+13	; 0x0d
    5352:	9e 85       	ldd	r25, Y+14	; 0x0e
    5354:	af 85       	ldd	r26, Y+15	; 0x0f
    5356:	b8 89       	ldd	r27, Y+16	; 0x10
    5358:	28 17       	cp	r18, r24
    535a:	39 07       	cpc	r19, r25
    535c:	4a 07       	cpc	r20, r26
    535e:	5b 07       	cpc	r21, r27
    5360:	48 f2       	brcs	.-110    	; 0x52f4 <flash_read+0x38>
		/* copy a byte and push to the ret_buf */
		*(ret_buf + k) = PGM_READ_BYTE_FAR(read_addr++);
	}
	cpu_irq_restore(flags);
    5362:	8b 81       	ldd	r24, Y+3	; 0x03
    5364:	0e 94 5b 28 	call	0x50b6	; 0x50b6 <cpu_irq_restore>
}
    5368:	00 00       	nop
    536a:	62 96       	adiw	r28, 0x12	; 18
    536c:	0f b6       	in	r0, 0x3f	; 63
    536e:	f8 94       	cli
    5370:	de bf       	out	0x3e, r29	; 62
    5372:	0f be       	out	0x3f, r0	; 63
    5374:	cd bf       	out	0x3d, r28	; 61
    5376:	df 91       	pop	r29
    5378:	cf 91       	pop	r28
    537a:	1f 91       	pop	r17
    537c:	0f 91       	pop	r16
    537e:	08 95       	ret

00005380 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    5380:	cf 93       	push	r28
    5382:	df 93       	push	r29
    5384:	1f 92       	push	r1
    5386:	cd b7       	in	r28, 0x3d	; 61
    5388:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    538a:	8f e5       	ldi	r24, 0x5F	; 95
    538c:	90 e0       	ldi	r25, 0x00	; 0
    538e:	fc 01       	movw	r30, r24
    5390:	80 81       	ld	r24, Z
    5392:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5394:	f8 94       	cli
	return flags;
    5396:	89 81       	ldd	r24, Y+1	; 0x01
}
    5398:	0f 90       	pop	r0
    539a:	df 91       	pop	r29
    539c:	cf 91       	pop	r28
    539e:	08 95       	ret

000053a0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    53a0:	cf 93       	push	r28
    53a2:	df 93       	push	r29
    53a4:	1f 92       	push	r1
    53a6:	cd b7       	in	r28, 0x3d	; 61
    53a8:	de b7       	in	r29, 0x3e	; 62
    53aa:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    53ac:	8f e5       	ldi	r24, 0x5F	; 95
    53ae:	90 e0       	ldi	r25, 0x00	; 0
    53b0:	29 81       	ldd	r18, Y+1	; 0x01
    53b2:	fc 01       	movw	r30, r24
    53b4:	20 83       	st	Z, r18
}
    53b6:	00 00       	nop
    53b8:	0f 90       	pop	r0
    53ba:	df 91       	pop	r29
    53bc:	cf 91       	pop	r28
    53be:	08 95       	ret

000053c0 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    53c0:	cf 93       	push	r28
    53c2:	df 93       	push	r29
    53c4:	00 d0       	rcall	.+0      	; 0x53c6 <sysclk_enable_peripheral_clock+0x6>
    53c6:	cd b7       	in	r28, 0x3d	; 61
    53c8:	de b7       	in	r29, 0x3e	; 62
    53ca:	9a 83       	std	Y+2, r25	; 0x02
    53cc:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    53ce:	89 81       	ldd	r24, Y+1	; 0x01
    53d0:	9a 81       	ldd	r25, Y+2	; 0x02
    53d2:	89 2b       	or	r24, r25
    53d4:	09 f4       	brne	.+2      	; 0x53d8 <sysclk_enable_peripheral_clock+0x18>
    53d6:	7b c0       	rjmp	.+246    	; 0x54ce <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    53d8:	89 81       	ldd	r24, Y+1	; 0x01
    53da:	9a 81       	ldd	r25, Y+2	; 0x02
    53dc:	88 37       	cpi	r24, 0x78	; 120
    53de:	91 05       	cpc	r25, r1
    53e0:	49 f4       	brne	.+18     	; 0x53f4 <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    53e2:	61 e0       	ldi	r22, 0x01	; 1
    53e4:	80 e0       	ldi	r24, 0x00	; 0
    53e6:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    53ea:	60 e1       	ldi	r22, 0x10	; 16
    53ec:	80 e0       	ldi	r24, 0x00	; 0
    53ee:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    53f2:	6d c0       	rjmp	.+218    	; 0x54ce <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    53f4:	89 81       	ldd	r24, Y+1	; 0x01
    53f6:	9a 81       	ldd	r25, Y+2	; 0x02
    53f8:	80 3c       	cpi	r24, 0xC0	; 192
    53fa:	91 05       	cpc	r25, r1
    53fc:	29 f4       	brne	.+10     	; 0x5408 <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    53fe:	62 e0       	ldi	r22, 0x02	; 2
    5400:	80 e0       	ldi	r24, 0x00	; 0
    5402:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5406:	63 c0       	rjmp	.+198    	; 0x54ce <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    5408:	89 81       	ldd	r24, Y+1	; 0x01
    540a:	9a 81       	ldd	r25, Y+2	; 0x02
    540c:	8c 34       	cpi	r24, 0x4C	; 76
    540e:	91 05       	cpc	r25, r1
    5410:	29 f4       	brne	.+10     	; 0x541c <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    5412:	64 e0       	ldi	r22, 0x04	; 4
    5414:	80 e0       	ldi	r24, 0x00	; 0
    5416:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    541a:	59 c0       	rjmp	.+178    	; 0x54ce <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    541c:	89 81       	ldd	r24, Y+1	; 0x01
    541e:	9a 81       	ldd	r25, Y+2	; 0x02
    5420:	80 38       	cpi	r24, 0x80	; 128
    5422:	91 05       	cpc	r25, r1
    5424:	29 f4       	brne	.+10     	; 0x5430 <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    5426:	68 e0       	ldi	r22, 0x08	; 8
    5428:	80 e0       	ldi	r24, 0x00	; 0
    542a:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    542e:	4f c0       	rjmp	.+158    	; 0x54ce <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    5430:	89 81       	ldd	r24, Y+1	; 0x01
    5432:	9a 81       	ldd	r25, Y+2	; 0x02
    5434:	84 34       	cpi	r24, 0x44	; 68
    5436:	91 05       	cpc	r25, r1
    5438:	29 f4       	brne	.+10     	; 0x5444 <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    543a:	60 e2       	ldi	r22, 0x20	; 32
    543c:	80 e0       	ldi	r24, 0x00	; 0
    543e:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5442:	45 c0       	rjmp	.+138    	; 0x54ce <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    5444:	89 81       	ldd	r24, Y+1	; 0x01
    5446:	9a 81       	ldd	r25, Y+2	; 0x02
    5448:	80 3b       	cpi	r24, 0xB0	; 176
    544a:	91 05       	cpc	r25, r1
    544c:	29 f4       	brne	.+10     	; 0x5458 <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    544e:	60 e4       	ldi	r22, 0x40	; 64
    5450:	80 e0       	ldi	r24, 0x00	; 0
    5452:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5456:	3b c0       	rjmp	.+118    	; 0x54ce <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    5458:	89 81       	ldd	r24, Y+1	; 0x01
    545a:	9a 81       	ldd	r25, Y+2	; 0x02
    545c:	88 3b       	cpi	r24, 0xB8	; 184
    545e:	91 05       	cpc	r25, r1
    5460:	29 f4       	brne	.+10     	; 0x546c <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    5462:	60 e8       	ldi	r22, 0x80	; 128
    5464:	80 e0       	ldi	r24, 0x00	; 0
    5466:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    546a:	31 c0       	rjmp	.+98     	; 0x54ce <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    546c:	89 81       	ldd	r24, Y+1	; 0x01
    546e:	9a 81       	ldd	r25, Y+2	; 0x02
    5470:	88 3c       	cpi	r24, 0xC8	; 200
    5472:	91 05       	cpc	r25, r1
    5474:	29 f4       	brne	.+10     	; 0x5480 <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    5476:	61 e0       	ldi	r22, 0x01	; 1
    5478:	81 e0       	ldi	r24, 0x01	; 1
    547a:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    547e:	27 c0       	rjmp	.+78     	; 0x54ce <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    5480:	89 81       	ldd	r24, Y+1	; 0x01
    5482:	9a 81       	ldd	r25, Y+2	; 0x02
    5484:	80 39       	cpi	r24, 0x90	; 144
    5486:	91 05       	cpc	r25, r1
    5488:	29 f4       	brne	.+10     	; 0x5494 <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    548a:	68 e0       	ldi	r22, 0x08	; 8
    548c:	81 e0       	ldi	r24, 0x01	; 1
    548e:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5492:	1d c0       	rjmp	.+58     	; 0x54ce <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    5494:	89 81       	ldd	r24, Y+1	; 0x01
    5496:	9a 81       	ldd	r25, Y+2	; 0x02
    5498:	80 3a       	cpi	r24, 0xA0	; 160
    549a:	91 05       	cpc	r25, r1
    549c:	29 f4       	brne	.+10     	; 0x54a8 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    549e:	60 e1       	ldi	r22, 0x10	; 16
    54a0:	81 e0       	ldi	r24, 0x01	; 1
    54a2:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    54a6:	13 c0       	rjmp	.+38     	; 0x54ce <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    54a8:	89 81       	ldd	r24, Y+1	; 0x01
    54aa:	9a 81       	ldd	r25, Y+2	; 0x02
    54ac:	80 32       	cpi	r24, 0x20	; 32
    54ae:	91 40       	sbci	r25, 0x01	; 1
    54b0:	29 f4       	brne	.+10     	; 0x54bc <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    54b2:	60 e2       	ldi	r22, 0x20	; 32
    54b4:	81 e0       	ldi	r24, 0x01	; 1
    54b6:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    54ba:	09 c0       	rjmp	.+18     	; 0x54ce <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    54bc:	89 81       	ldd	r24, Y+1	; 0x01
    54be:	9a 81       	ldd	r25, Y+2	; 0x02
    54c0:	83 34       	cpi	r24, 0x43	; 67
    54c2:	91 40       	sbci	r25, 0x01	; 1
    54c4:	21 f4       	brne	.+8      	; 0x54ce <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    54c6:	60 e4       	ldi	r22, 0x40	; 64
    54c8:	81 e0       	ldi	r24, 0x01	; 1
    54ca:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    54ce:	00 00       	nop
    54d0:	0f 90       	pop	r0
    54d2:	0f 90       	pop	r0
    54d4:	df 91       	pop	r29
    54d6:	cf 91       	pop	r28
    54d8:	08 95       	ret

000054da <sysclk_disable_peripheral_clock>:
 *  Disables the clock to a peripheral, given its base address.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_disable_peripheral_clock(const volatile void *module)
{
    54da:	cf 93       	push	r28
    54dc:	df 93       	push	r29
    54de:	00 d0       	rcall	.+0      	; 0x54e0 <sysclk_disable_peripheral_clock+0x6>
    54e0:	cd b7       	in	r28, 0x3d	; 61
    54e2:	de b7       	in	r29, 0x3e	; 62
    54e4:	9a 83       	std	Y+2, r25	; 0x02
    54e6:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    54e8:	89 81       	ldd	r24, Y+1	; 0x01
    54ea:	9a 81       	ldd	r25, Y+2	; 0x02
    54ec:	89 2b       	or	r24, r25
    54ee:	09 f4       	brne	.+2      	; 0x54f2 <sysclk_disable_peripheral_clock+0x18>
    54f0:	7b c0       	rjmp	.+246    	; 0x55e8 <sysclk_disable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    54f2:	89 81       	ldd	r24, Y+1	; 0x01
    54f4:	9a 81       	ldd	r25, Y+2	; 0x02
    54f6:	88 37       	cpi	r24, 0x78	; 120
    54f8:	91 05       	cpc	r25, r1
    54fa:	49 f4       	brne	.+18     	; 0x550e <sysclk_disable_peripheral_clock+0x34>
		sysclk_disable_module(POWER_RED_REG0, PRADC_bm);
    54fc:	61 e0       	ldi	r22, 0x01	; 1
    54fe:	80 e0       	ldi	r24, 0x00	; 0
    5500:	0e 94 49 3d 	call	0x7a92	; 0x7a92 <sysclk_disable_module>
#if MEGA_RF
		sysclk_disable_module(POWER_RED_REG0, PRPGA_bm);
    5504:	60 e1       	ldi	r22, 0x10	; 16
    5506:	80 e0       	ldi	r24, 0x00	; 0
    5508:	0e 94 49 3d 	call	0x7a92	; 0x7a92 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    550c:	6d c0       	rjmp	.+218    	; 0x55e8 <sysclk_disable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_disable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_disable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    550e:	89 81       	ldd	r24, Y+1	; 0x01
    5510:	9a 81       	ldd	r25, Y+2	; 0x02
    5512:	80 3c       	cpi	r24, 0xC0	; 192
    5514:	91 05       	cpc	r25, r1
    5516:	29 f4       	brne	.+10     	; 0x5522 <sysclk_disable_peripheral_clock+0x48>
		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
    5518:	62 e0       	ldi	r22, 0x02	; 2
    551a:	80 e0       	ldi	r24, 0x00	; 0
    551c:	0e 94 49 3d 	call	0x7a92	; 0x7a92 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5520:	63 c0       	rjmp	.+198    	; 0x55e8 <sysclk_disable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    5522:	89 81       	ldd	r24, Y+1	; 0x01
    5524:	9a 81       	ldd	r25, Y+2	; 0x02
    5526:	8c 34       	cpi	r24, 0x4C	; 76
    5528:	91 05       	cpc	r25, r1
    552a:	29 f4       	brne	.+10     	; 0x5536 <sysclk_disable_peripheral_clock+0x5c>
		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
    552c:	64 e0       	ldi	r22, 0x04	; 4
    552e:	80 e0       	ldi	r24, 0x00	; 0
    5530:	0e 94 49 3d 	call	0x7a92	; 0x7a92 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5534:	59 c0       	rjmp	.+178    	; 0x55e8 <sysclk_disable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &SPCR) {
		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif
	else if (module == &TCCR1A) {
    5536:	89 81       	ldd	r24, Y+1	; 0x01
    5538:	9a 81       	ldd	r25, Y+2	; 0x02
    553a:	80 38       	cpi	r24, 0x80	; 128
    553c:	91 05       	cpc	r25, r1
    553e:	29 f4       	brne	.+10     	; 0x554a <sysclk_disable_peripheral_clock+0x70>
		sysclk_disable_module(POWER_RED_REG0, PRTIM1_bm);
    5540:	68 e0       	ldi	r22, 0x08	; 8
    5542:	80 e0       	ldi	r24, 0x00	; 0
    5544:	0e 94 49 3d 	call	0x7a92	; 0x7a92 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5548:	4f c0       	rjmp	.+158    	; 0x55e8 <sysclk_disable_peripheral_clock+0x10e>
	else if (module == &LCDCRA) {
		sysclk_disable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    554a:	89 81       	ldd	r24, Y+1	; 0x01
    554c:	9a 81       	ldd	r25, Y+2	; 0x02
    554e:	84 34       	cpi	r24, 0x44	; 68
    5550:	91 05       	cpc	r25, r1
    5552:	29 f4       	brne	.+10     	; 0x555e <sysclk_disable_peripheral_clock+0x84>
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
    5554:	60 e2       	ldi	r22, 0x20	; 32
    5556:	80 e0       	ldi	r24, 0x00	; 0
    5558:	0e 94 49 3d 	call	0x7a92	; 0x7a92 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    555c:	45 c0       	rjmp	.+138    	; 0x55e8 <sysclk_disable_peripheral_clock+0x10e>
	}
#endif
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    555e:	89 81       	ldd	r24, Y+1	; 0x01
    5560:	9a 81       	ldd	r25, Y+2	; 0x02
    5562:	80 3b       	cpi	r24, 0xB0	; 176
    5564:	91 05       	cpc	r25, r1
    5566:	29 f4       	brne	.+10     	; 0x5572 <sysclk_disable_peripheral_clock+0x98>
		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
    5568:	60 e4       	ldi	r22, 0x40	; 64
    556a:	80 e0       	ldi	r24, 0x00	; 0
    556c:	0e 94 49 3d 	call	0x7a92	; 0x7a92 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5570:	3b c0       	rjmp	.+118    	; 0x55e8 <sysclk_disable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    5572:	89 81       	ldd	r24, Y+1	; 0x01
    5574:	9a 81       	ldd	r25, Y+2	; 0x02
    5576:	88 3b       	cpi	r24, 0xB8	; 184
    5578:	91 05       	cpc	r25, r1
    557a:	29 f4       	brne	.+10     	; 0x5586 <sysclk_disable_peripheral_clock+0xac>
		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
    557c:	60 e8       	ldi	r22, 0x80	; 128
    557e:	80 e0       	ldi	r24, 0x00	; 0
    5580:	0e 94 49 3d 	call	0x7a92	; 0x7a92 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5584:	31 c0       	rjmp	.+98     	; 0x55e8 <sysclk_disable_peripheral_clock+0x10e>
	} else if (module == &TWBR) {
		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif
#if MEGA_RF
	else if (module == &UCSR1A) {
    5586:	89 81       	ldd	r24, Y+1	; 0x01
    5588:	9a 81       	ldd	r25, Y+2	; 0x02
    558a:	88 3c       	cpi	r24, 0xC8	; 200
    558c:	91 05       	cpc	r25, r1
    558e:	29 f4       	brne	.+10     	; 0x559a <sysclk_disable_peripheral_clock+0xc0>
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
    5590:	61 e0       	ldi	r22, 0x01	; 1
    5592:	81 e0       	ldi	r24, 0x01	; 1
    5594:	0e 94 49 3d 	call	0x7a92	; 0x7a92 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5598:	27 c0       	rjmp	.+78     	; 0x55e8 <sysclk_disable_peripheral_clock+0x10e>
	}
#endif
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    559a:	89 81       	ldd	r24, Y+1	; 0x01
    559c:	9a 81       	ldd	r25, Y+2	; 0x02
    559e:	80 39       	cpi	r24, 0x90	; 144
    55a0:	91 05       	cpc	r25, r1
    55a2:	29 f4       	brne	.+10     	; 0x55ae <sysclk_disable_peripheral_clock+0xd4>
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
    55a4:	68 e0       	ldi	r22, 0x08	; 8
    55a6:	81 e0       	ldi	r24, 0x01	; 1
    55a8:	0e 94 49 3d 	call	0x7a92	; 0x7a92 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55ac:	1d c0       	rjmp	.+58     	; 0x55e8 <sysclk_disable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    55ae:	89 81       	ldd	r24, Y+1	; 0x01
    55b0:	9a 81       	ldd	r25, Y+2	; 0x02
    55b2:	80 3a       	cpi	r24, 0xA0	; 160
    55b4:	91 05       	cpc	r25, r1
    55b6:	29 f4       	brne	.+10     	; 0x55c2 <sysclk_disable_peripheral_clock+0xe8>
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
    55b8:	60 e1       	ldi	r22, 0x10	; 16
    55ba:	81 e0       	ldi	r24, 0x01	; 1
    55bc:	0e 94 49 3d 	call	0x7a92	; 0x7a92 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55c0:	13 c0       	rjmp	.+38     	; 0x55e8 <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    55c2:	89 81       	ldd	r24, Y+1	; 0x01
    55c4:	9a 81       	ldd	r25, Y+2	; 0x02
    55c6:	80 32       	cpi	r24, 0x20	; 32
    55c8:	91 40       	sbci	r25, 0x01	; 1
    55ca:	29 f4       	brne	.+10     	; 0x55d6 <sysclk_disable_peripheral_clock+0xfc>
		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
    55cc:	60 e2       	ldi	r22, 0x20	; 32
    55ce:	81 e0       	ldi	r24, 0x01	; 1
    55d0:	0e 94 49 3d 	call	0x7a92	; 0x7a92 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55d4:	09 c0       	rjmp	.+18     	; 0x55e8 <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    55d6:	89 81       	ldd	r24, Y+1	; 0x01
    55d8:	9a 81       	ldd	r25, Y+2	; 0x02
    55da:	83 34       	cpi	r24, 0x43	; 67
    55dc:	91 40       	sbci	r25, 0x01	; 1
    55de:	21 f4       	brne	.+8      	; 0x55e8 <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRTRX24_bm);
    55e0:	60 e4       	ldi	r22, 0x40	; 64
    55e2:	81 e0       	ldi	r24, 0x01	; 1
    55e4:	0e 94 49 3d 	call	0x7a92	; 0x7a92 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55e8:	00 00       	nop
    55ea:	0f 90       	pop	r0
    55ec:	0f 90       	pop	r0
    55ee:	df 91       	pop	r29
    55f0:	cf 91       	pop	r28
    55f2:	08 95       	ret

000055f4 <__vector_20>:
/**
 * \internal
 * \brief Interrupt handler for Timer Counter  overflow
 */
ISR(TIMER1_OVF_vect)
{
    55f4:	1f 92       	push	r1
    55f6:	0f 92       	push	r0
    55f8:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    55fc:	0f 92       	push	r0
    55fe:	11 24       	eor	r1, r1
    5600:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5604:	0f 92       	push	r0
    5606:	2f 93       	push	r18
    5608:	3f 93       	push	r19
    560a:	4f 93       	push	r20
    560c:	5f 93       	push	r21
    560e:	6f 93       	push	r22
    5610:	7f 93       	push	r23
    5612:	8f 93       	push	r24
    5614:	9f 93       	push	r25
    5616:	af 93       	push	r26
    5618:	bf 93       	push	r27
    561a:	ef 93       	push	r30
    561c:	ff 93       	push	r31
    561e:	cf 93       	push	r28
    5620:	df 93       	push	r29
    5622:	cd b7       	in	r28, 0x3d	; 61
    5624:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_ovf_callback) {
    5626:	80 91 fb 1b 	lds	r24, 0x1BFB	; 0x801bfb <tc_tccr1_ovf_callback>
    562a:	90 91 fc 1b 	lds	r25, 0x1BFC	; 0x801bfc <tc_tccr1_ovf_callback+0x1>
    562e:	89 2b       	or	r24, r25
    5630:	31 f0       	breq	.+12     	; 0x563e <__vector_20+0x4a>
		tc_tccr1_ovf_callback();
    5632:	80 91 fb 1b 	lds	r24, 0x1BFB	; 0x801bfb <tc_tccr1_ovf_callback>
    5636:	90 91 fc 1b 	lds	r25, 0x1BFC	; 0x801bfc <tc_tccr1_ovf_callback+0x1>
    563a:	fc 01       	movw	r30, r24
    563c:	09 95       	icall
	}
}
    563e:	00 00       	nop
    5640:	df 91       	pop	r29
    5642:	cf 91       	pop	r28
    5644:	ff 91       	pop	r31
    5646:	ef 91       	pop	r30
    5648:	bf 91       	pop	r27
    564a:	af 91       	pop	r26
    564c:	9f 91       	pop	r25
    564e:	8f 91       	pop	r24
    5650:	7f 91       	pop	r23
    5652:	6f 91       	pop	r22
    5654:	5f 91       	pop	r21
    5656:	4f 91       	pop	r20
    5658:	3f 91       	pop	r19
    565a:	2f 91       	pop	r18
    565c:	0f 90       	pop	r0
    565e:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5662:	0f 90       	pop	r0
    5664:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5668:	0f 90       	pop	r0
    566a:	1f 90       	pop	r1
    566c:	18 95       	reti

0000566e <__vector_17>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel A
 */
ISR(TIMER1_COMPA_vect)
{
    566e:	1f 92       	push	r1
    5670:	0f 92       	push	r0
    5672:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5676:	0f 92       	push	r0
    5678:	11 24       	eor	r1, r1
    567a:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    567e:	0f 92       	push	r0
    5680:	2f 93       	push	r18
    5682:	3f 93       	push	r19
    5684:	4f 93       	push	r20
    5686:	5f 93       	push	r21
    5688:	6f 93       	push	r22
    568a:	7f 93       	push	r23
    568c:	8f 93       	push	r24
    568e:	9f 93       	push	r25
    5690:	af 93       	push	r26
    5692:	bf 93       	push	r27
    5694:	ef 93       	push	r30
    5696:	ff 93       	push	r31
    5698:	cf 93       	push	r28
    569a:	df 93       	push	r29
    569c:	cd b7       	in	r28, 0x3d	; 61
    569e:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compa_callback) {
    56a0:	80 91 fd 1b 	lds	r24, 0x1BFD	; 0x801bfd <tc_tccr1_compa_callback>
    56a4:	90 91 fe 1b 	lds	r25, 0x1BFE	; 0x801bfe <tc_tccr1_compa_callback+0x1>
    56a8:	89 2b       	or	r24, r25
    56aa:	31 f0       	breq	.+12     	; 0x56b8 <__vector_17+0x4a>
		tc_tccr1_compa_callback();
    56ac:	80 91 fd 1b 	lds	r24, 0x1BFD	; 0x801bfd <tc_tccr1_compa_callback>
    56b0:	90 91 fe 1b 	lds	r25, 0x1BFE	; 0x801bfe <tc_tccr1_compa_callback+0x1>
    56b4:	fc 01       	movw	r30, r24
    56b6:	09 95       	icall
	}
}
    56b8:	00 00       	nop
    56ba:	df 91       	pop	r29
    56bc:	cf 91       	pop	r28
    56be:	ff 91       	pop	r31
    56c0:	ef 91       	pop	r30
    56c2:	bf 91       	pop	r27
    56c4:	af 91       	pop	r26
    56c6:	9f 91       	pop	r25
    56c8:	8f 91       	pop	r24
    56ca:	7f 91       	pop	r23
    56cc:	6f 91       	pop	r22
    56ce:	5f 91       	pop	r21
    56d0:	4f 91       	pop	r20
    56d2:	3f 91       	pop	r19
    56d4:	2f 91       	pop	r18
    56d6:	0f 90       	pop	r0
    56d8:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    56dc:	0f 90       	pop	r0
    56de:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    56e2:	0f 90       	pop	r0
    56e4:	1f 90       	pop	r1
    56e6:	18 95       	reti

000056e8 <__vector_18>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel B
 */
ISR(TIMER1_COMPB_vect)
{
    56e8:	1f 92       	push	r1
    56ea:	0f 92       	push	r0
    56ec:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    56f0:	0f 92       	push	r0
    56f2:	11 24       	eor	r1, r1
    56f4:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    56f8:	0f 92       	push	r0
    56fa:	2f 93       	push	r18
    56fc:	3f 93       	push	r19
    56fe:	4f 93       	push	r20
    5700:	5f 93       	push	r21
    5702:	6f 93       	push	r22
    5704:	7f 93       	push	r23
    5706:	8f 93       	push	r24
    5708:	9f 93       	push	r25
    570a:	af 93       	push	r26
    570c:	bf 93       	push	r27
    570e:	ef 93       	push	r30
    5710:	ff 93       	push	r31
    5712:	cf 93       	push	r28
    5714:	df 93       	push	r29
    5716:	cd b7       	in	r28, 0x3d	; 61
    5718:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compb_callback) {
    571a:	80 91 ff 1b 	lds	r24, 0x1BFF	; 0x801bff <tc_tccr1_compb_callback>
    571e:	90 91 00 1c 	lds	r25, 0x1C00	; 0x801c00 <tc_tccr1_compb_callback+0x1>
    5722:	89 2b       	or	r24, r25
    5724:	31 f0       	breq	.+12     	; 0x5732 <__vector_18+0x4a>
		tc_tccr1_compb_callback();
    5726:	80 91 ff 1b 	lds	r24, 0x1BFF	; 0x801bff <tc_tccr1_compb_callback>
    572a:	90 91 00 1c 	lds	r25, 0x1C00	; 0x801c00 <tc_tccr1_compb_callback+0x1>
    572e:	fc 01       	movw	r30, r24
    5730:	09 95       	icall
	}
}
    5732:	00 00       	nop
    5734:	df 91       	pop	r29
    5736:	cf 91       	pop	r28
    5738:	ff 91       	pop	r31
    573a:	ef 91       	pop	r30
    573c:	bf 91       	pop	r27
    573e:	af 91       	pop	r26
    5740:	9f 91       	pop	r25
    5742:	8f 91       	pop	r24
    5744:	7f 91       	pop	r23
    5746:	6f 91       	pop	r22
    5748:	5f 91       	pop	r21
    574a:	4f 91       	pop	r20
    574c:	3f 91       	pop	r19
    574e:	2f 91       	pop	r18
    5750:	0f 90       	pop	r0
    5752:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5756:	0f 90       	pop	r0
    5758:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    575c:	0f 90       	pop	r0
    575e:	1f 90       	pop	r1
    5760:	18 95       	reti

00005762 <__vector_19>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel C
 */
ISR(TIMER1_COMPC_vect)
{
    5762:	1f 92       	push	r1
    5764:	0f 92       	push	r0
    5766:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    576a:	0f 92       	push	r0
    576c:	11 24       	eor	r1, r1
    576e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5772:	0f 92       	push	r0
    5774:	2f 93       	push	r18
    5776:	3f 93       	push	r19
    5778:	4f 93       	push	r20
    577a:	5f 93       	push	r21
    577c:	6f 93       	push	r22
    577e:	7f 93       	push	r23
    5780:	8f 93       	push	r24
    5782:	9f 93       	push	r25
    5784:	af 93       	push	r26
    5786:	bf 93       	push	r27
    5788:	ef 93       	push	r30
    578a:	ff 93       	push	r31
    578c:	cf 93       	push	r28
    578e:	df 93       	push	r29
    5790:	cd b7       	in	r28, 0x3d	; 61
    5792:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compc_callback) {
    5794:	80 91 01 1c 	lds	r24, 0x1C01	; 0x801c01 <tc_tccr1_compc_callback>
    5798:	90 91 02 1c 	lds	r25, 0x1C02	; 0x801c02 <tc_tccr1_compc_callback+0x1>
    579c:	89 2b       	or	r24, r25
    579e:	31 f0       	breq	.+12     	; 0x57ac <__vector_19+0x4a>
		tc_tccr1_compc_callback();
    57a0:	80 91 01 1c 	lds	r24, 0x1C01	; 0x801c01 <tc_tccr1_compc_callback>
    57a4:	90 91 02 1c 	lds	r25, 0x1C02	; 0x801c02 <tc_tccr1_compc_callback+0x1>
    57a8:	fc 01       	movw	r30, r24
    57aa:	09 95       	icall
	}
}
    57ac:	00 00       	nop
    57ae:	df 91       	pop	r29
    57b0:	cf 91       	pop	r28
    57b2:	ff 91       	pop	r31
    57b4:	ef 91       	pop	r30
    57b6:	bf 91       	pop	r27
    57b8:	af 91       	pop	r26
    57ba:	9f 91       	pop	r25
    57bc:	8f 91       	pop	r24
    57be:	7f 91       	pop	r23
    57c0:	6f 91       	pop	r22
    57c2:	5f 91       	pop	r21
    57c4:	4f 91       	pop	r20
    57c6:	3f 91       	pop	r19
    57c8:	2f 91       	pop	r18
    57ca:	0f 90       	pop	r0
    57cc:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    57d0:	0f 90       	pop	r0
    57d2:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    57d6:	0f 90       	pop	r0
    57d8:	1f 90       	pop	r1
    57da:	18 95       	reti

000057dc <__vector_35>:
static tc_callback_t tc_tccr3_compa_callback;
static tc_callback_t tc_tccr3_compb_callback;
static tc_callback_t tc_tccr3_compc_callback;

ISR(TIMER3_OVF_vect)
{
    57dc:	1f 92       	push	r1
    57de:	0f 92       	push	r0
    57e0:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    57e4:	0f 92       	push	r0
    57e6:	11 24       	eor	r1, r1
    57e8:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    57ec:	0f 92       	push	r0
    57ee:	2f 93       	push	r18
    57f0:	3f 93       	push	r19
    57f2:	4f 93       	push	r20
    57f4:	5f 93       	push	r21
    57f6:	6f 93       	push	r22
    57f8:	7f 93       	push	r23
    57fa:	8f 93       	push	r24
    57fc:	9f 93       	push	r25
    57fe:	af 93       	push	r26
    5800:	bf 93       	push	r27
    5802:	ef 93       	push	r30
    5804:	ff 93       	push	r31
    5806:	cf 93       	push	r28
    5808:	df 93       	push	r29
    580a:	cd b7       	in	r28, 0x3d	; 61
    580c:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_ovf_callback) {
    580e:	80 91 03 1c 	lds	r24, 0x1C03	; 0x801c03 <tc_tccr3_ovf_callback>
    5812:	90 91 04 1c 	lds	r25, 0x1C04	; 0x801c04 <tc_tccr3_ovf_callback+0x1>
    5816:	89 2b       	or	r24, r25
    5818:	31 f0       	breq	.+12     	; 0x5826 <__vector_35+0x4a>
		tc_tccr3_ovf_callback();
    581a:	80 91 03 1c 	lds	r24, 0x1C03	; 0x801c03 <tc_tccr3_ovf_callback>
    581e:	90 91 04 1c 	lds	r25, 0x1C04	; 0x801c04 <tc_tccr3_ovf_callback+0x1>
    5822:	fc 01       	movw	r30, r24
    5824:	09 95       	icall
	}
}
    5826:	00 00       	nop
    5828:	df 91       	pop	r29
    582a:	cf 91       	pop	r28
    582c:	ff 91       	pop	r31
    582e:	ef 91       	pop	r30
    5830:	bf 91       	pop	r27
    5832:	af 91       	pop	r26
    5834:	9f 91       	pop	r25
    5836:	8f 91       	pop	r24
    5838:	7f 91       	pop	r23
    583a:	6f 91       	pop	r22
    583c:	5f 91       	pop	r21
    583e:	4f 91       	pop	r20
    5840:	3f 91       	pop	r19
    5842:	2f 91       	pop	r18
    5844:	0f 90       	pop	r0
    5846:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    584a:	0f 90       	pop	r0
    584c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5850:	0f 90       	pop	r0
    5852:	1f 90       	pop	r1
    5854:	18 95       	reti

00005856 <__vector_32>:

ISR(TIMER3_COMPA_vect)
{
    5856:	1f 92       	push	r1
    5858:	0f 92       	push	r0
    585a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    585e:	0f 92       	push	r0
    5860:	11 24       	eor	r1, r1
    5862:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5866:	0f 92       	push	r0
    5868:	2f 93       	push	r18
    586a:	3f 93       	push	r19
    586c:	4f 93       	push	r20
    586e:	5f 93       	push	r21
    5870:	6f 93       	push	r22
    5872:	7f 93       	push	r23
    5874:	8f 93       	push	r24
    5876:	9f 93       	push	r25
    5878:	af 93       	push	r26
    587a:	bf 93       	push	r27
    587c:	ef 93       	push	r30
    587e:	ff 93       	push	r31
    5880:	cf 93       	push	r28
    5882:	df 93       	push	r29
    5884:	cd b7       	in	r28, 0x3d	; 61
    5886:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compa_callback) {
    5888:	80 91 05 1c 	lds	r24, 0x1C05	; 0x801c05 <tc_tccr3_compa_callback>
    588c:	90 91 06 1c 	lds	r25, 0x1C06	; 0x801c06 <tc_tccr3_compa_callback+0x1>
    5890:	89 2b       	or	r24, r25
    5892:	31 f0       	breq	.+12     	; 0x58a0 <__vector_32+0x4a>
		tc_tccr3_compa_callback();
    5894:	80 91 05 1c 	lds	r24, 0x1C05	; 0x801c05 <tc_tccr3_compa_callback>
    5898:	90 91 06 1c 	lds	r25, 0x1C06	; 0x801c06 <tc_tccr3_compa_callback+0x1>
    589c:	fc 01       	movw	r30, r24
    589e:	09 95       	icall
	}
}
    58a0:	00 00       	nop
    58a2:	df 91       	pop	r29
    58a4:	cf 91       	pop	r28
    58a6:	ff 91       	pop	r31
    58a8:	ef 91       	pop	r30
    58aa:	bf 91       	pop	r27
    58ac:	af 91       	pop	r26
    58ae:	9f 91       	pop	r25
    58b0:	8f 91       	pop	r24
    58b2:	7f 91       	pop	r23
    58b4:	6f 91       	pop	r22
    58b6:	5f 91       	pop	r21
    58b8:	4f 91       	pop	r20
    58ba:	3f 91       	pop	r19
    58bc:	2f 91       	pop	r18
    58be:	0f 90       	pop	r0
    58c0:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    58c4:	0f 90       	pop	r0
    58c6:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    58ca:	0f 90       	pop	r0
    58cc:	1f 90       	pop	r1
    58ce:	18 95       	reti

000058d0 <__vector_33>:

ISR(TIMER3_COMPB_vect)
{
    58d0:	1f 92       	push	r1
    58d2:	0f 92       	push	r0
    58d4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    58d8:	0f 92       	push	r0
    58da:	11 24       	eor	r1, r1
    58dc:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    58e0:	0f 92       	push	r0
    58e2:	2f 93       	push	r18
    58e4:	3f 93       	push	r19
    58e6:	4f 93       	push	r20
    58e8:	5f 93       	push	r21
    58ea:	6f 93       	push	r22
    58ec:	7f 93       	push	r23
    58ee:	8f 93       	push	r24
    58f0:	9f 93       	push	r25
    58f2:	af 93       	push	r26
    58f4:	bf 93       	push	r27
    58f6:	ef 93       	push	r30
    58f8:	ff 93       	push	r31
    58fa:	cf 93       	push	r28
    58fc:	df 93       	push	r29
    58fe:	cd b7       	in	r28, 0x3d	; 61
    5900:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compb_callback) {
    5902:	80 91 07 1c 	lds	r24, 0x1C07	; 0x801c07 <tc_tccr3_compb_callback>
    5906:	90 91 08 1c 	lds	r25, 0x1C08	; 0x801c08 <tc_tccr3_compb_callback+0x1>
    590a:	89 2b       	or	r24, r25
    590c:	31 f0       	breq	.+12     	; 0x591a <__vector_33+0x4a>
		tc_tccr3_compb_callback();
    590e:	80 91 07 1c 	lds	r24, 0x1C07	; 0x801c07 <tc_tccr3_compb_callback>
    5912:	90 91 08 1c 	lds	r25, 0x1C08	; 0x801c08 <tc_tccr3_compb_callback+0x1>
    5916:	fc 01       	movw	r30, r24
    5918:	09 95       	icall
	}
}
    591a:	00 00       	nop
    591c:	df 91       	pop	r29
    591e:	cf 91       	pop	r28
    5920:	ff 91       	pop	r31
    5922:	ef 91       	pop	r30
    5924:	bf 91       	pop	r27
    5926:	af 91       	pop	r26
    5928:	9f 91       	pop	r25
    592a:	8f 91       	pop	r24
    592c:	7f 91       	pop	r23
    592e:	6f 91       	pop	r22
    5930:	5f 91       	pop	r21
    5932:	4f 91       	pop	r20
    5934:	3f 91       	pop	r19
    5936:	2f 91       	pop	r18
    5938:	0f 90       	pop	r0
    593a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    593e:	0f 90       	pop	r0
    5940:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5944:	0f 90       	pop	r0
    5946:	1f 90       	pop	r1
    5948:	18 95       	reti

0000594a <__vector_34>:

ISR(TIMER3_COMPC_vect)
{
    594a:	1f 92       	push	r1
    594c:	0f 92       	push	r0
    594e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5952:	0f 92       	push	r0
    5954:	11 24       	eor	r1, r1
    5956:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    595a:	0f 92       	push	r0
    595c:	2f 93       	push	r18
    595e:	3f 93       	push	r19
    5960:	4f 93       	push	r20
    5962:	5f 93       	push	r21
    5964:	6f 93       	push	r22
    5966:	7f 93       	push	r23
    5968:	8f 93       	push	r24
    596a:	9f 93       	push	r25
    596c:	af 93       	push	r26
    596e:	bf 93       	push	r27
    5970:	ef 93       	push	r30
    5972:	ff 93       	push	r31
    5974:	cf 93       	push	r28
    5976:	df 93       	push	r29
    5978:	cd b7       	in	r28, 0x3d	; 61
    597a:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compc_callback) {
    597c:	80 91 09 1c 	lds	r24, 0x1C09	; 0x801c09 <tc_tccr3_compc_callback>
    5980:	90 91 0a 1c 	lds	r25, 0x1C0A	; 0x801c0a <tc_tccr3_compc_callback+0x1>
    5984:	89 2b       	or	r24, r25
    5986:	31 f0       	breq	.+12     	; 0x5994 <__vector_34+0x4a>
		tc_tccr3_compc_callback();
    5988:	80 91 09 1c 	lds	r24, 0x1C09	; 0x801c09 <tc_tccr3_compc_callback>
    598c:	90 91 0a 1c 	lds	r25, 0x1C0A	; 0x801c0a <tc_tccr3_compc_callback+0x1>
    5990:	fc 01       	movw	r30, r24
    5992:	09 95       	icall
	}
}
    5994:	00 00       	nop
    5996:	df 91       	pop	r29
    5998:	cf 91       	pop	r28
    599a:	ff 91       	pop	r31
    599c:	ef 91       	pop	r30
    599e:	bf 91       	pop	r27
    59a0:	af 91       	pop	r26
    59a2:	9f 91       	pop	r25
    59a4:	8f 91       	pop	r24
    59a6:	7f 91       	pop	r23
    59a8:	6f 91       	pop	r22
    59aa:	5f 91       	pop	r21
    59ac:	4f 91       	pop	r20
    59ae:	3f 91       	pop	r19
    59b0:	2f 91       	pop	r18
    59b2:	0f 90       	pop	r0
    59b4:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    59b8:	0f 90       	pop	r0
    59ba:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    59be:	0f 90       	pop	r0
    59c0:	1f 90       	pop	r1
    59c2:	18 95       	reti

000059c4 <__vector_45>:
static tc_callback_t tc_tccr4_compa_callback;
static tc_callback_t tc_tccr4_compb_callback;
static tc_callback_t tc_tccr4_compc_callback;

ISR(TIMER4_OVF_vect)
{
    59c4:	1f 92       	push	r1
    59c6:	0f 92       	push	r0
    59c8:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    59cc:	0f 92       	push	r0
    59ce:	11 24       	eor	r1, r1
    59d0:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    59d4:	0f 92       	push	r0
    59d6:	2f 93       	push	r18
    59d8:	3f 93       	push	r19
    59da:	4f 93       	push	r20
    59dc:	5f 93       	push	r21
    59de:	6f 93       	push	r22
    59e0:	7f 93       	push	r23
    59e2:	8f 93       	push	r24
    59e4:	9f 93       	push	r25
    59e6:	af 93       	push	r26
    59e8:	bf 93       	push	r27
    59ea:	ef 93       	push	r30
    59ec:	ff 93       	push	r31
    59ee:	cf 93       	push	r28
    59f0:	df 93       	push	r29
    59f2:	cd b7       	in	r28, 0x3d	; 61
    59f4:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_ovf_callback) {
    59f6:	80 91 0b 1c 	lds	r24, 0x1C0B	; 0x801c0b <tc_tccr4_ovf_callback>
    59fa:	90 91 0c 1c 	lds	r25, 0x1C0C	; 0x801c0c <tc_tccr4_ovf_callback+0x1>
    59fe:	89 2b       	or	r24, r25
    5a00:	31 f0       	breq	.+12     	; 0x5a0e <__vector_45+0x4a>
		tc_tccr4_ovf_callback();
    5a02:	80 91 0b 1c 	lds	r24, 0x1C0B	; 0x801c0b <tc_tccr4_ovf_callback>
    5a06:	90 91 0c 1c 	lds	r25, 0x1C0C	; 0x801c0c <tc_tccr4_ovf_callback+0x1>
    5a0a:	fc 01       	movw	r30, r24
    5a0c:	09 95       	icall
	}
}
    5a0e:	00 00       	nop
    5a10:	df 91       	pop	r29
    5a12:	cf 91       	pop	r28
    5a14:	ff 91       	pop	r31
    5a16:	ef 91       	pop	r30
    5a18:	bf 91       	pop	r27
    5a1a:	af 91       	pop	r26
    5a1c:	9f 91       	pop	r25
    5a1e:	8f 91       	pop	r24
    5a20:	7f 91       	pop	r23
    5a22:	6f 91       	pop	r22
    5a24:	5f 91       	pop	r21
    5a26:	4f 91       	pop	r20
    5a28:	3f 91       	pop	r19
    5a2a:	2f 91       	pop	r18
    5a2c:	0f 90       	pop	r0
    5a2e:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5a32:	0f 90       	pop	r0
    5a34:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5a38:	0f 90       	pop	r0
    5a3a:	1f 90       	pop	r1
    5a3c:	18 95       	reti

00005a3e <__vector_42>:

ISR(TIMER4_COMPA_vect)
{
    5a3e:	1f 92       	push	r1
    5a40:	0f 92       	push	r0
    5a42:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5a46:	0f 92       	push	r0
    5a48:	11 24       	eor	r1, r1
    5a4a:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5a4e:	0f 92       	push	r0
    5a50:	2f 93       	push	r18
    5a52:	3f 93       	push	r19
    5a54:	4f 93       	push	r20
    5a56:	5f 93       	push	r21
    5a58:	6f 93       	push	r22
    5a5a:	7f 93       	push	r23
    5a5c:	8f 93       	push	r24
    5a5e:	9f 93       	push	r25
    5a60:	af 93       	push	r26
    5a62:	bf 93       	push	r27
    5a64:	ef 93       	push	r30
    5a66:	ff 93       	push	r31
    5a68:	cf 93       	push	r28
    5a6a:	df 93       	push	r29
    5a6c:	cd b7       	in	r28, 0x3d	; 61
    5a6e:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compa_callback) {
    5a70:	80 91 0d 1c 	lds	r24, 0x1C0D	; 0x801c0d <tc_tccr4_compa_callback>
    5a74:	90 91 0e 1c 	lds	r25, 0x1C0E	; 0x801c0e <tc_tccr4_compa_callback+0x1>
    5a78:	89 2b       	or	r24, r25
    5a7a:	31 f0       	breq	.+12     	; 0x5a88 <__vector_42+0x4a>
		tc_tccr4_compa_callback();
    5a7c:	80 91 0d 1c 	lds	r24, 0x1C0D	; 0x801c0d <tc_tccr4_compa_callback>
    5a80:	90 91 0e 1c 	lds	r25, 0x1C0E	; 0x801c0e <tc_tccr4_compa_callback+0x1>
    5a84:	fc 01       	movw	r30, r24
    5a86:	09 95       	icall
	}
}
    5a88:	00 00       	nop
    5a8a:	df 91       	pop	r29
    5a8c:	cf 91       	pop	r28
    5a8e:	ff 91       	pop	r31
    5a90:	ef 91       	pop	r30
    5a92:	bf 91       	pop	r27
    5a94:	af 91       	pop	r26
    5a96:	9f 91       	pop	r25
    5a98:	8f 91       	pop	r24
    5a9a:	7f 91       	pop	r23
    5a9c:	6f 91       	pop	r22
    5a9e:	5f 91       	pop	r21
    5aa0:	4f 91       	pop	r20
    5aa2:	3f 91       	pop	r19
    5aa4:	2f 91       	pop	r18
    5aa6:	0f 90       	pop	r0
    5aa8:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5aac:	0f 90       	pop	r0
    5aae:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5ab2:	0f 90       	pop	r0
    5ab4:	1f 90       	pop	r1
    5ab6:	18 95       	reti

00005ab8 <__vector_43>:

ISR(TIMER4_COMPB_vect)
{
    5ab8:	1f 92       	push	r1
    5aba:	0f 92       	push	r0
    5abc:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5ac0:	0f 92       	push	r0
    5ac2:	11 24       	eor	r1, r1
    5ac4:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5ac8:	0f 92       	push	r0
    5aca:	2f 93       	push	r18
    5acc:	3f 93       	push	r19
    5ace:	4f 93       	push	r20
    5ad0:	5f 93       	push	r21
    5ad2:	6f 93       	push	r22
    5ad4:	7f 93       	push	r23
    5ad6:	8f 93       	push	r24
    5ad8:	9f 93       	push	r25
    5ada:	af 93       	push	r26
    5adc:	bf 93       	push	r27
    5ade:	ef 93       	push	r30
    5ae0:	ff 93       	push	r31
    5ae2:	cf 93       	push	r28
    5ae4:	df 93       	push	r29
    5ae6:	cd b7       	in	r28, 0x3d	; 61
    5ae8:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compb_callback) {
    5aea:	80 91 0f 1c 	lds	r24, 0x1C0F	; 0x801c0f <tc_tccr4_compb_callback>
    5aee:	90 91 10 1c 	lds	r25, 0x1C10	; 0x801c10 <tc_tccr4_compb_callback+0x1>
    5af2:	89 2b       	or	r24, r25
    5af4:	31 f0       	breq	.+12     	; 0x5b02 <__vector_43+0x4a>
		tc_tccr4_compb_callback();
    5af6:	80 91 0f 1c 	lds	r24, 0x1C0F	; 0x801c0f <tc_tccr4_compb_callback>
    5afa:	90 91 10 1c 	lds	r25, 0x1C10	; 0x801c10 <tc_tccr4_compb_callback+0x1>
    5afe:	fc 01       	movw	r30, r24
    5b00:	09 95       	icall
	}
}
    5b02:	00 00       	nop
    5b04:	df 91       	pop	r29
    5b06:	cf 91       	pop	r28
    5b08:	ff 91       	pop	r31
    5b0a:	ef 91       	pop	r30
    5b0c:	bf 91       	pop	r27
    5b0e:	af 91       	pop	r26
    5b10:	9f 91       	pop	r25
    5b12:	8f 91       	pop	r24
    5b14:	7f 91       	pop	r23
    5b16:	6f 91       	pop	r22
    5b18:	5f 91       	pop	r21
    5b1a:	4f 91       	pop	r20
    5b1c:	3f 91       	pop	r19
    5b1e:	2f 91       	pop	r18
    5b20:	0f 90       	pop	r0
    5b22:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5b26:	0f 90       	pop	r0
    5b28:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5b2c:	0f 90       	pop	r0
    5b2e:	1f 90       	pop	r1
    5b30:	18 95       	reti

00005b32 <__vector_44>:

ISR(TIMER4_COMPC_vect)
{
    5b32:	1f 92       	push	r1
    5b34:	0f 92       	push	r0
    5b36:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5b3a:	0f 92       	push	r0
    5b3c:	11 24       	eor	r1, r1
    5b3e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5b42:	0f 92       	push	r0
    5b44:	2f 93       	push	r18
    5b46:	3f 93       	push	r19
    5b48:	4f 93       	push	r20
    5b4a:	5f 93       	push	r21
    5b4c:	6f 93       	push	r22
    5b4e:	7f 93       	push	r23
    5b50:	8f 93       	push	r24
    5b52:	9f 93       	push	r25
    5b54:	af 93       	push	r26
    5b56:	bf 93       	push	r27
    5b58:	ef 93       	push	r30
    5b5a:	ff 93       	push	r31
    5b5c:	cf 93       	push	r28
    5b5e:	df 93       	push	r29
    5b60:	cd b7       	in	r28, 0x3d	; 61
    5b62:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compc_callback) {
    5b64:	80 91 11 1c 	lds	r24, 0x1C11	; 0x801c11 <tc_tccr4_compc_callback>
    5b68:	90 91 12 1c 	lds	r25, 0x1C12	; 0x801c12 <tc_tccr4_compc_callback+0x1>
    5b6c:	89 2b       	or	r24, r25
    5b6e:	31 f0       	breq	.+12     	; 0x5b7c <__vector_44+0x4a>
		tc_tccr4_compc_callback();
    5b70:	80 91 11 1c 	lds	r24, 0x1C11	; 0x801c11 <tc_tccr4_compc_callback>
    5b74:	90 91 12 1c 	lds	r25, 0x1C12	; 0x801c12 <tc_tccr4_compc_callback+0x1>
    5b78:	fc 01       	movw	r30, r24
    5b7a:	09 95       	icall
	}
}
    5b7c:	00 00       	nop
    5b7e:	df 91       	pop	r29
    5b80:	cf 91       	pop	r28
    5b82:	ff 91       	pop	r31
    5b84:	ef 91       	pop	r30
    5b86:	bf 91       	pop	r27
    5b88:	af 91       	pop	r26
    5b8a:	9f 91       	pop	r25
    5b8c:	8f 91       	pop	r24
    5b8e:	7f 91       	pop	r23
    5b90:	6f 91       	pop	r22
    5b92:	5f 91       	pop	r21
    5b94:	4f 91       	pop	r20
    5b96:	3f 91       	pop	r19
    5b98:	2f 91       	pop	r18
    5b9a:	0f 90       	pop	r0
    5b9c:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5ba0:	0f 90       	pop	r0
    5ba2:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5ba6:	0f 90       	pop	r0
    5ba8:	1f 90       	pop	r1
    5baa:	18 95       	reti

00005bac <__vector_50>:
static tc_callback_t tc_tccr5_compa_callback;
static tc_callback_t tc_tccr5_compb_callback;
static tc_callback_t tc_tccr5_compc_callback;

ISR(TIMER5_OVF_vect)
{
    5bac:	1f 92       	push	r1
    5bae:	0f 92       	push	r0
    5bb0:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5bb4:	0f 92       	push	r0
    5bb6:	11 24       	eor	r1, r1
    5bb8:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5bbc:	0f 92       	push	r0
    5bbe:	2f 93       	push	r18
    5bc0:	3f 93       	push	r19
    5bc2:	4f 93       	push	r20
    5bc4:	5f 93       	push	r21
    5bc6:	6f 93       	push	r22
    5bc8:	7f 93       	push	r23
    5bca:	8f 93       	push	r24
    5bcc:	9f 93       	push	r25
    5bce:	af 93       	push	r26
    5bd0:	bf 93       	push	r27
    5bd2:	ef 93       	push	r30
    5bd4:	ff 93       	push	r31
    5bd6:	cf 93       	push	r28
    5bd8:	df 93       	push	r29
    5bda:	cd b7       	in	r28, 0x3d	; 61
    5bdc:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_ovf_callback) {
    5bde:	80 91 13 1c 	lds	r24, 0x1C13	; 0x801c13 <tc_tccr5_ovf_callback>
    5be2:	90 91 14 1c 	lds	r25, 0x1C14	; 0x801c14 <tc_tccr5_ovf_callback+0x1>
    5be6:	89 2b       	or	r24, r25
    5be8:	31 f0       	breq	.+12     	; 0x5bf6 <__vector_50+0x4a>
		tc_tccr5_ovf_callback();
    5bea:	80 91 13 1c 	lds	r24, 0x1C13	; 0x801c13 <tc_tccr5_ovf_callback>
    5bee:	90 91 14 1c 	lds	r25, 0x1C14	; 0x801c14 <tc_tccr5_ovf_callback+0x1>
    5bf2:	fc 01       	movw	r30, r24
    5bf4:	09 95       	icall
	}
}
    5bf6:	00 00       	nop
    5bf8:	df 91       	pop	r29
    5bfa:	cf 91       	pop	r28
    5bfc:	ff 91       	pop	r31
    5bfe:	ef 91       	pop	r30
    5c00:	bf 91       	pop	r27
    5c02:	af 91       	pop	r26
    5c04:	9f 91       	pop	r25
    5c06:	8f 91       	pop	r24
    5c08:	7f 91       	pop	r23
    5c0a:	6f 91       	pop	r22
    5c0c:	5f 91       	pop	r21
    5c0e:	4f 91       	pop	r20
    5c10:	3f 91       	pop	r19
    5c12:	2f 91       	pop	r18
    5c14:	0f 90       	pop	r0
    5c16:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5c1a:	0f 90       	pop	r0
    5c1c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5c20:	0f 90       	pop	r0
    5c22:	1f 90       	pop	r1
    5c24:	18 95       	reti

00005c26 <__vector_47>:

ISR(TIMER5_COMPA_vect)
{
    5c26:	1f 92       	push	r1
    5c28:	0f 92       	push	r0
    5c2a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5c2e:	0f 92       	push	r0
    5c30:	11 24       	eor	r1, r1
    5c32:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5c36:	0f 92       	push	r0
    5c38:	2f 93       	push	r18
    5c3a:	3f 93       	push	r19
    5c3c:	4f 93       	push	r20
    5c3e:	5f 93       	push	r21
    5c40:	6f 93       	push	r22
    5c42:	7f 93       	push	r23
    5c44:	8f 93       	push	r24
    5c46:	9f 93       	push	r25
    5c48:	af 93       	push	r26
    5c4a:	bf 93       	push	r27
    5c4c:	ef 93       	push	r30
    5c4e:	ff 93       	push	r31
    5c50:	cf 93       	push	r28
    5c52:	df 93       	push	r29
    5c54:	cd b7       	in	r28, 0x3d	; 61
    5c56:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compa_callback) {
    5c58:	80 91 15 1c 	lds	r24, 0x1C15	; 0x801c15 <tc_tccr5_compa_callback>
    5c5c:	90 91 16 1c 	lds	r25, 0x1C16	; 0x801c16 <tc_tccr5_compa_callback+0x1>
    5c60:	89 2b       	or	r24, r25
    5c62:	31 f0       	breq	.+12     	; 0x5c70 <__vector_47+0x4a>
		tc_tccr5_compa_callback();
    5c64:	80 91 15 1c 	lds	r24, 0x1C15	; 0x801c15 <tc_tccr5_compa_callback>
    5c68:	90 91 16 1c 	lds	r25, 0x1C16	; 0x801c16 <tc_tccr5_compa_callback+0x1>
    5c6c:	fc 01       	movw	r30, r24
    5c6e:	09 95       	icall
	}
}
    5c70:	00 00       	nop
    5c72:	df 91       	pop	r29
    5c74:	cf 91       	pop	r28
    5c76:	ff 91       	pop	r31
    5c78:	ef 91       	pop	r30
    5c7a:	bf 91       	pop	r27
    5c7c:	af 91       	pop	r26
    5c7e:	9f 91       	pop	r25
    5c80:	8f 91       	pop	r24
    5c82:	7f 91       	pop	r23
    5c84:	6f 91       	pop	r22
    5c86:	5f 91       	pop	r21
    5c88:	4f 91       	pop	r20
    5c8a:	3f 91       	pop	r19
    5c8c:	2f 91       	pop	r18
    5c8e:	0f 90       	pop	r0
    5c90:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5c94:	0f 90       	pop	r0
    5c96:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5c9a:	0f 90       	pop	r0
    5c9c:	1f 90       	pop	r1
    5c9e:	18 95       	reti

00005ca0 <__vector_48>:

ISR(TIMER5_COMPB_vect)
{
    5ca0:	1f 92       	push	r1
    5ca2:	0f 92       	push	r0
    5ca4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5ca8:	0f 92       	push	r0
    5caa:	11 24       	eor	r1, r1
    5cac:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5cb0:	0f 92       	push	r0
    5cb2:	2f 93       	push	r18
    5cb4:	3f 93       	push	r19
    5cb6:	4f 93       	push	r20
    5cb8:	5f 93       	push	r21
    5cba:	6f 93       	push	r22
    5cbc:	7f 93       	push	r23
    5cbe:	8f 93       	push	r24
    5cc0:	9f 93       	push	r25
    5cc2:	af 93       	push	r26
    5cc4:	bf 93       	push	r27
    5cc6:	ef 93       	push	r30
    5cc8:	ff 93       	push	r31
    5cca:	cf 93       	push	r28
    5ccc:	df 93       	push	r29
    5cce:	cd b7       	in	r28, 0x3d	; 61
    5cd0:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compb_callback) {
    5cd2:	80 91 17 1c 	lds	r24, 0x1C17	; 0x801c17 <tc_tccr5_compb_callback>
    5cd6:	90 91 18 1c 	lds	r25, 0x1C18	; 0x801c18 <tc_tccr5_compb_callback+0x1>
    5cda:	89 2b       	or	r24, r25
    5cdc:	31 f0       	breq	.+12     	; 0x5cea <__vector_48+0x4a>
		tc_tccr5_compb_callback();
    5cde:	80 91 17 1c 	lds	r24, 0x1C17	; 0x801c17 <tc_tccr5_compb_callback>
    5ce2:	90 91 18 1c 	lds	r25, 0x1C18	; 0x801c18 <tc_tccr5_compb_callback+0x1>
    5ce6:	fc 01       	movw	r30, r24
    5ce8:	09 95       	icall
	}
}
    5cea:	00 00       	nop
    5cec:	df 91       	pop	r29
    5cee:	cf 91       	pop	r28
    5cf0:	ff 91       	pop	r31
    5cf2:	ef 91       	pop	r30
    5cf4:	bf 91       	pop	r27
    5cf6:	af 91       	pop	r26
    5cf8:	9f 91       	pop	r25
    5cfa:	8f 91       	pop	r24
    5cfc:	7f 91       	pop	r23
    5cfe:	6f 91       	pop	r22
    5d00:	5f 91       	pop	r21
    5d02:	4f 91       	pop	r20
    5d04:	3f 91       	pop	r19
    5d06:	2f 91       	pop	r18
    5d08:	0f 90       	pop	r0
    5d0a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5d0e:	0f 90       	pop	r0
    5d10:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5d14:	0f 90       	pop	r0
    5d16:	1f 90       	pop	r1
    5d18:	18 95       	reti

00005d1a <__vector_49>:

ISR(TIMER5_COMPC_vect)
{
    5d1a:	1f 92       	push	r1
    5d1c:	0f 92       	push	r0
    5d1e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5d22:	0f 92       	push	r0
    5d24:	11 24       	eor	r1, r1
    5d26:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5d2a:	0f 92       	push	r0
    5d2c:	2f 93       	push	r18
    5d2e:	3f 93       	push	r19
    5d30:	4f 93       	push	r20
    5d32:	5f 93       	push	r21
    5d34:	6f 93       	push	r22
    5d36:	7f 93       	push	r23
    5d38:	8f 93       	push	r24
    5d3a:	9f 93       	push	r25
    5d3c:	af 93       	push	r26
    5d3e:	bf 93       	push	r27
    5d40:	ef 93       	push	r30
    5d42:	ff 93       	push	r31
    5d44:	cf 93       	push	r28
    5d46:	df 93       	push	r29
    5d48:	cd b7       	in	r28, 0x3d	; 61
    5d4a:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compc_callback) {
    5d4c:	80 91 19 1c 	lds	r24, 0x1C19	; 0x801c19 <tc_tccr5_compc_callback>
    5d50:	90 91 1a 1c 	lds	r25, 0x1C1A	; 0x801c1a <tc_tccr5_compc_callback+0x1>
    5d54:	89 2b       	or	r24, r25
    5d56:	31 f0       	breq	.+12     	; 0x5d64 <__vector_49+0x4a>
		tc_tccr5_compc_callback();
    5d58:	80 91 19 1c 	lds	r24, 0x1C19	; 0x801c19 <tc_tccr5_compc_callback>
    5d5c:	90 91 1a 1c 	lds	r25, 0x1C1A	; 0x801c1a <tc_tccr5_compc_callback+0x1>
    5d60:	fc 01       	movw	r30, r24
    5d62:	09 95       	icall
	}
}
    5d64:	00 00       	nop
    5d66:	df 91       	pop	r29
    5d68:	cf 91       	pop	r28
    5d6a:	ff 91       	pop	r31
    5d6c:	ef 91       	pop	r30
    5d6e:	bf 91       	pop	r27
    5d70:	af 91       	pop	r26
    5d72:	9f 91       	pop	r25
    5d74:	8f 91       	pop	r24
    5d76:	7f 91       	pop	r23
    5d78:	6f 91       	pop	r22
    5d7a:	5f 91       	pop	r21
    5d7c:	4f 91       	pop	r20
    5d7e:	3f 91       	pop	r19
    5d80:	2f 91       	pop	r18
    5d82:	0f 90       	pop	r0
    5d84:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5d88:	0f 90       	pop	r0
    5d8a:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5d8e:	0f 90       	pop	r0
    5d90:	1f 90       	pop	r1
    5d92:	18 95       	reti

00005d94 <tc_enable>:

void tc_enable(volatile void *tc)
{
    5d94:	cf 93       	push	r28
    5d96:	df 93       	push	r29
    5d98:	00 d0       	rcall	.+0      	; 0x5d9a <tc_enable+0x6>
    5d9a:	1f 92       	push	r1
    5d9c:	cd b7       	in	r28, 0x3d	; 61
    5d9e:	de b7       	in	r29, 0x3e	; 62
    5da0:	9b 83       	std	Y+3, r25	; 0x03
    5da2:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t iflags = cpu_irq_save();
    5da4:	0e 94 c0 29 	call	0x5380	; 0x5380 <cpu_irq_save>
    5da8:	89 83       	std	Y+1, r24	; 0x01

	sysclk_enable_peripheral_clock(tc);
    5daa:	8a 81       	ldd	r24, Y+2	; 0x02
    5dac:	9b 81       	ldd	r25, Y+3	; 0x03
    5dae:	0e 94 e0 29 	call	0x53c0	; 0x53c0 <sysclk_enable_peripheral_clock>

	cpu_irq_restore(iflags);
    5db2:	89 81       	ldd	r24, Y+1	; 0x01
    5db4:	0e 94 d0 29 	call	0x53a0	; 0x53a0 <cpu_irq_restore>
}
    5db8:	00 00       	nop
    5dba:	0f 90       	pop	r0
    5dbc:	0f 90       	pop	r0
    5dbe:	0f 90       	pop	r0
    5dc0:	df 91       	pop	r29
    5dc2:	cf 91       	pop	r28
    5dc4:	08 95       	ret

00005dc6 <tc_disable>:

void tc_disable(volatile void *tc)
{
    5dc6:	cf 93       	push	r28
    5dc8:	df 93       	push	r29
    5dca:	00 d0       	rcall	.+0      	; 0x5dcc <tc_disable+0x6>
    5dcc:	1f 92       	push	r1
    5dce:	cd b7       	in	r28, 0x3d	; 61
    5dd0:	de b7       	in	r29, 0x3e	; 62
    5dd2:	9b 83       	std	Y+3, r25	; 0x03
    5dd4:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t iflags = cpu_irq_save();
    5dd6:	0e 94 c0 29 	call	0x5380	; 0x5380 <cpu_irq_save>
    5dda:	89 83       	std	Y+1, r24	; 0x01

	sysclk_disable_peripheral_clock(tc);
    5ddc:	8a 81       	ldd	r24, Y+2	; 0x02
    5dde:	9b 81       	ldd	r25, Y+3	; 0x03
    5de0:	0e 94 6d 2a 	call	0x54da	; 0x54da <sysclk_disable_peripheral_clock>

	cpu_irq_restore(iflags);
    5de4:	89 81       	ldd	r24, Y+1	; 0x01
    5de6:	0e 94 d0 29 	call	0x53a0	; 0x53a0 <cpu_irq_restore>
}
    5dea:	00 00       	nop
    5dec:	0f 90       	pop	r0
    5dee:	0f 90       	pop	r0
    5df0:	0f 90       	pop	r0
    5df2:	df 91       	pop	r29
    5df4:	cf 91       	pop	r28
    5df6:	08 95       	ret

00005df8 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
    5df8:	cf 93       	push	r28
    5dfa:	df 93       	push	r29
    5dfc:	00 d0       	rcall	.+0      	; 0x5dfe <tc_set_overflow_interrupt_callback+0x6>
    5dfe:	00 d0       	rcall	.+0      	; 0x5e00 <tc_set_overflow_interrupt_callback+0x8>
    5e00:	cd b7       	in	r28, 0x3d	; 61
    5e02:	de b7       	in	r29, 0x3e	; 62
    5e04:	9a 83       	std	Y+2, r25	; 0x02
    5e06:	89 83       	std	Y+1, r24	; 0x01
    5e08:	7c 83       	std	Y+4, r23	; 0x04
    5e0a:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5e0c:	89 81       	ldd	r24, Y+1	; 0x01
    5e0e:	9a 81       	ldd	r25, Y+2	; 0x02
    5e10:	80 38       	cpi	r24, 0x80	; 128
    5e12:	91 05       	cpc	r25, r1
    5e14:	39 f4       	brne	.+14     	; 0x5e24 <tc_set_overflow_interrupt_callback+0x2c>
		tc_tccr1_ovf_callback = callback;
    5e16:	8b 81       	ldd	r24, Y+3	; 0x03
    5e18:	9c 81       	ldd	r25, Y+4	; 0x04
    5e1a:	90 93 fc 1b 	sts	0x1BFC, r25	; 0x801bfc <tc_tccr1_ovf_callback+0x1>
    5e1e:	80 93 fb 1b 	sts	0x1BFB, r24	; 0x801bfb <tc_tccr1_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    5e22:	23 c0       	rjmp	.+70     	; 0x5e6a <tc_set_overflow_interrupt_callback+0x72>
void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5e24:	89 81       	ldd	r24, Y+1	; 0x01
    5e26:	9a 81       	ldd	r25, Y+2	; 0x02
    5e28:	80 39       	cpi	r24, 0x90	; 144
    5e2a:	91 05       	cpc	r25, r1
    5e2c:	39 f4       	brne	.+14     	; 0x5e3c <tc_set_overflow_interrupt_callback+0x44>
		tc_tccr3_ovf_callback = callback;
    5e2e:	8b 81       	ldd	r24, Y+3	; 0x03
    5e30:	9c 81       	ldd	r25, Y+4	; 0x04
    5e32:	90 93 04 1c 	sts	0x1C04, r25	; 0x801c04 <tc_tccr3_ovf_callback+0x1>
    5e36:	80 93 03 1c 	sts	0x1C03, r24	; 0x801c03 <tc_tccr3_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    5e3a:	17 c0       	rjmp	.+46     	; 0x5e6a <tc_set_overflow_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5e3c:	89 81       	ldd	r24, Y+1	; 0x01
    5e3e:	9a 81       	ldd	r25, Y+2	; 0x02
    5e40:	80 3a       	cpi	r24, 0xA0	; 160
    5e42:	91 05       	cpc	r25, r1
    5e44:	39 f4       	brne	.+14     	; 0x5e54 <tc_set_overflow_interrupt_callback+0x5c>
		tc_tccr4_ovf_callback = callback;
    5e46:	8b 81       	ldd	r24, Y+3	; 0x03
    5e48:	9c 81       	ldd	r25, Y+4	; 0x04
    5e4a:	90 93 0c 1c 	sts	0x1C0C, r25	; 0x801c0c <tc_tccr4_ovf_callback+0x1>
    5e4e:	80 93 0b 1c 	sts	0x1C0B, r24	; 0x801c0b <tc_tccr4_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    5e52:	0b c0       	rjmp	.+22     	; 0x5e6a <tc_set_overflow_interrupt_callback+0x72>
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5e54:	89 81       	ldd	r24, Y+1	; 0x01
    5e56:	9a 81       	ldd	r25, Y+2	; 0x02
    5e58:	80 32       	cpi	r24, 0x20	; 32
    5e5a:	91 40       	sbci	r25, 0x01	; 1
    5e5c:	31 f4       	brne	.+12     	; 0x5e6a <tc_set_overflow_interrupt_callback+0x72>
		tc_tccr5_ovf_callback = callback;
    5e5e:	8b 81       	ldd	r24, Y+3	; 0x03
    5e60:	9c 81       	ldd	r25, Y+4	; 0x04
    5e62:	90 93 14 1c 	sts	0x1C14, r25	; 0x801c14 <tc_tccr5_ovf_callback+0x1>
    5e66:	80 93 13 1c 	sts	0x1C13, r24	; 0x801c13 <tc_tccr5_ovf_callback>
	} else {}
}
    5e6a:	00 00       	nop
    5e6c:	0f 90       	pop	r0
    5e6e:	0f 90       	pop	r0
    5e70:	0f 90       	pop	r0
    5e72:	0f 90       	pop	r0
    5e74:	df 91       	pop	r29
    5e76:	cf 91       	pop	r28
    5e78:	08 95       	ret

00005e7a <tc_set_compa_interrupt_callback>:

void tc_set_compa_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    5e7a:	cf 93       	push	r28
    5e7c:	df 93       	push	r29
    5e7e:	00 d0       	rcall	.+0      	; 0x5e80 <tc_set_compa_interrupt_callback+0x6>
    5e80:	00 d0       	rcall	.+0      	; 0x5e82 <tc_set_compa_interrupt_callback+0x8>
    5e82:	cd b7       	in	r28, 0x3d	; 61
    5e84:	de b7       	in	r29, 0x3e	; 62
    5e86:	9a 83       	std	Y+2, r25	; 0x02
    5e88:	89 83       	std	Y+1, r24	; 0x01
    5e8a:	7c 83       	std	Y+4, r23	; 0x04
    5e8c:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5e8e:	89 81       	ldd	r24, Y+1	; 0x01
    5e90:	9a 81       	ldd	r25, Y+2	; 0x02
    5e92:	80 38       	cpi	r24, 0x80	; 128
    5e94:	91 05       	cpc	r25, r1
    5e96:	39 f4       	brne	.+14     	; 0x5ea6 <tc_set_compa_interrupt_callback+0x2c>
		tc_tccr1_compa_callback = callback;
    5e98:	8b 81       	ldd	r24, Y+3	; 0x03
    5e9a:	9c 81       	ldd	r25, Y+4	; 0x04
    5e9c:	90 93 fe 1b 	sts	0x1BFE, r25	; 0x801bfe <tc_tccr1_compa_callback+0x1>
    5ea0:	80 93 fd 1b 	sts	0x1BFD, r24	; 0x801bfd <tc_tccr1_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    5ea4:	23 c0       	rjmp	.+70     	; 0x5eec <tc_set_compa_interrupt_callback+0x72>

void tc_set_compa_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5ea6:	89 81       	ldd	r24, Y+1	; 0x01
    5ea8:	9a 81       	ldd	r25, Y+2	; 0x02
    5eaa:	80 39       	cpi	r24, 0x90	; 144
    5eac:	91 05       	cpc	r25, r1
    5eae:	39 f4       	brne	.+14     	; 0x5ebe <tc_set_compa_interrupt_callback+0x44>
		tc_tccr3_compa_callback = callback;
    5eb0:	8b 81       	ldd	r24, Y+3	; 0x03
    5eb2:	9c 81       	ldd	r25, Y+4	; 0x04
    5eb4:	90 93 06 1c 	sts	0x1C06, r25	; 0x801c06 <tc_tccr3_compa_callback+0x1>
    5eb8:	80 93 05 1c 	sts	0x1C05, r24	; 0x801c05 <tc_tccr3_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    5ebc:	17 c0       	rjmp	.+46     	; 0x5eec <tc_set_compa_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5ebe:	89 81       	ldd	r24, Y+1	; 0x01
    5ec0:	9a 81       	ldd	r25, Y+2	; 0x02
    5ec2:	80 3a       	cpi	r24, 0xA0	; 160
    5ec4:	91 05       	cpc	r25, r1
    5ec6:	39 f4       	brne	.+14     	; 0x5ed6 <tc_set_compa_interrupt_callback+0x5c>
		tc_tccr4_compa_callback = callback;
    5ec8:	8b 81       	ldd	r24, Y+3	; 0x03
    5eca:	9c 81       	ldd	r25, Y+4	; 0x04
    5ecc:	90 93 0e 1c 	sts	0x1C0E, r25	; 0x801c0e <tc_tccr4_compa_callback+0x1>
    5ed0:	80 93 0d 1c 	sts	0x1C0D, r24	; 0x801c0d <tc_tccr4_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    5ed4:	0b c0       	rjmp	.+22     	; 0x5eec <tc_set_compa_interrupt_callback+0x72>
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5ed6:	89 81       	ldd	r24, Y+1	; 0x01
    5ed8:	9a 81       	ldd	r25, Y+2	; 0x02
    5eda:	80 32       	cpi	r24, 0x20	; 32
    5edc:	91 40       	sbci	r25, 0x01	; 1
    5ede:	31 f4       	brne	.+12     	; 0x5eec <tc_set_compa_interrupt_callback+0x72>
		tc_tccr5_compa_callback = callback;
    5ee0:	8b 81       	ldd	r24, Y+3	; 0x03
    5ee2:	9c 81       	ldd	r25, Y+4	; 0x04
    5ee4:	90 93 16 1c 	sts	0x1C16, r25	; 0x801c16 <tc_tccr5_compa_callback+0x1>
    5ee8:	80 93 15 1c 	sts	0x1C15, r24	; 0x801c15 <tc_tccr5_compa_callback>
	} else {}
}
    5eec:	00 00       	nop
    5eee:	0f 90       	pop	r0
    5ef0:	0f 90       	pop	r0
    5ef2:	0f 90       	pop	r0
    5ef4:	0f 90       	pop	r0
    5ef6:	df 91       	pop	r29
    5ef8:	cf 91       	pop	r28
    5efa:	08 95       	ret

00005efc <tc_set_compb_interrupt_callback>:

void tc_set_compb_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    5efc:	cf 93       	push	r28
    5efe:	df 93       	push	r29
    5f00:	00 d0       	rcall	.+0      	; 0x5f02 <tc_set_compb_interrupt_callback+0x6>
    5f02:	00 d0       	rcall	.+0      	; 0x5f04 <tc_set_compb_interrupt_callback+0x8>
    5f04:	cd b7       	in	r28, 0x3d	; 61
    5f06:	de b7       	in	r29, 0x3e	; 62
    5f08:	9a 83       	std	Y+2, r25	; 0x02
    5f0a:	89 83       	std	Y+1, r24	; 0x01
    5f0c:	7c 83       	std	Y+4, r23	; 0x04
    5f0e:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5f10:	89 81       	ldd	r24, Y+1	; 0x01
    5f12:	9a 81       	ldd	r25, Y+2	; 0x02
    5f14:	80 38       	cpi	r24, 0x80	; 128
    5f16:	91 05       	cpc	r25, r1
    5f18:	39 f4       	brne	.+14     	; 0x5f28 <tc_set_compb_interrupt_callback+0x2c>
		tc_tccr1_compb_callback = callback;
    5f1a:	8b 81       	ldd	r24, Y+3	; 0x03
    5f1c:	9c 81       	ldd	r25, Y+4	; 0x04
    5f1e:	90 93 00 1c 	sts	0x1C00, r25	; 0x801c00 <tc_tccr1_compb_callback+0x1>
    5f22:	80 93 ff 1b 	sts	0x1BFF, r24	; 0x801bff <tc_tccr1_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    5f26:	23 c0       	rjmp	.+70     	; 0x5f6e <tc_set_compb_interrupt_callback+0x72>

void tc_set_compb_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5f28:	89 81       	ldd	r24, Y+1	; 0x01
    5f2a:	9a 81       	ldd	r25, Y+2	; 0x02
    5f2c:	80 39       	cpi	r24, 0x90	; 144
    5f2e:	91 05       	cpc	r25, r1
    5f30:	39 f4       	brne	.+14     	; 0x5f40 <tc_set_compb_interrupt_callback+0x44>
		tc_tccr3_compb_callback = callback;
    5f32:	8b 81       	ldd	r24, Y+3	; 0x03
    5f34:	9c 81       	ldd	r25, Y+4	; 0x04
    5f36:	90 93 08 1c 	sts	0x1C08, r25	; 0x801c08 <tc_tccr3_compb_callback+0x1>
    5f3a:	80 93 07 1c 	sts	0x1C07, r24	; 0x801c07 <tc_tccr3_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    5f3e:	17 c0       	rjmp	.+46     	; 0x5f6e <tc_set_compb_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5f40:	89 81       	ldd	r24, Y+1	; 0x01
    5f42:	9a 81       	ldd	r25, Y+2	; 0x02
    5f44:	80 3a       	cpi	r24, 0xA0	; 160
    5f46:	91 05       	cpc	r25, r1
    5f48:	39 f4       	brne	.+14     	; 0x5f58 <tc_set_compb_interrupt_callback+0x5c>
		tc_tccr4_compb_callback = callback;
    5f4a:	8b 81       	ldd	r24, Y+3	; 0x03
    5f4c:	9c 81       	ldd	r25, Y+4	; 0x04
    5f4e:	90 93 10 1c 	sts	0x1C10, r25	; 0x801c10 <tc_tccr4_compb_callback+0x1>
    5f52:	80 93 0f 1c 	sts	0x1C0F, r24	; 0x801c0f <tc_tccr4_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    5f56:	0b c0       	rjmp	.+22     	; 0x5f6e <tc_set_compb_interrupt_callback+0x72>
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5f58:	89 81       	ldd	r24, Y+1	; 0x01
    5f5a:	9a 81       	ldd	r25, Y+2	; 0x02
    5f5c:	80 32       	cpi	r24, 0x20	; 32
    5f5e:	91 40       	sbci	r25, 0x01	; 1
    5f60:	31 f4       	brne	.+12     	; 0x5f6e <tc_set_compb_interrupt_callback+0x72>
		tc_tccr5_compb_callback = callback;
    5f62:	8b 81       	ldd	r24, Y+3	; 0x03
    5f64:	9c 81       	ldd	r25, Y+4	; 0x04
    5f66:	90 93 18 1c 	sts	0x1C18, r25	; 0x801c18 <tc_tccr5_compb_callback+0x1>
    5f6a:	80 93 17 1c 	sts	0x1C17, r24	; 0x801c17 <tc_tccr5_compb_callback>
	} else {}
}
    5f6e:	00 00       	nop
    5f70:	0f 90       	pop	r0
    5f72:	0f 90       	pop	r0
    5f74:	0f 90       	pop	r0
    5f76:	0f 90       	pop	r0
    5f78:	df 91       	pop	r29
    5f7a:	cf 91       	pop	r28
    5f7c:	08 95       	ret

00005f7e <tc_set_compc_interrupt_callback>:

void tc_set_compc_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    5f7e:	cf 93       	push	r28
    5f80:	df 93       	push	r29
    5f82:	00 d0       	rcall	.+0      	; 0x5f84 <tc_set_compc_interrupt_callback+0x6>
    5f84:	00 d0       	rcall	.+0      	; 0x5f86 <tc_set_compc_interrupt_callback+0x8>
    5f86:	cd b7       	in	r28, 0x3d	; 61
    5f88:	de b7       	in	r29, 0x3e	; 62
    5f8a:	9a 83       	std	Y+2, r25	; 0x02
    5f8c:	89 83       	std	Y+1, r24	; 0x01
    5f8e:	7c 83       	std	Y+4, r23	; 0x04
    5f90:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5f92:	89 81       	ldd	r24, Y+1	; 0x01
    5f94:	9a 81       	ldd	r25, Y+2	; 0x02
    5f96:	80 38       	cpi	r24, 0x80	; 128
    5f98:	91 05       	cpc	r25, r1
    5f9a:	39 f4       	brne	.+14     	; 0x5faa <tc_set_compc_interrupt_callback+0x2c>
		tc_tccr1_compc_callback = callback;
    5f9c:	8b 81       	ldd	r24, Y+3	; 0x03
    5f9e:	9c 81       	ldd	r25, Y+4	; 0x04
    5fa0:	90 93 02 1c 	sts	0x1C02, r25	; 0x801c02 <tc_tccr1_compc_callback+0x1>
    5fa4:	80 93 01 1c 	sts	0x1C01, r24	; 0x801c01 <tc_tccr1_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    5fa8:	23 c0       	rjmp	.+70     	; 0x5ff0 <tc_set_compc_interrupt_callback+0x72>

void tc_set_compc_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5faa:	89 81       	ldd	r24, Y+1	; 0x01
    5fac:	9a 81       	ldd	r25, Y+2	; 0x02
    5fae:	80 39       	cpi	r24, 0x90	; 144
    5fb0:	91 05       	cpc	r25, r1
    5fb2:	39 f4       	brne	.+14     	; 0x5fc2 <tc_set_compc_interrupt_callback+0x44>
		tc_tccr3_compc_callback = callback;
    5fb4:	8b 81       	ldd	r24, Y+3	; 0x03
    5fb6:	9c 81       	ldd	r25, Y+4	; 0x04
    5fb8:	90 93 0a 1c 	sts	0x1C0A, r25	; 0x801c0a <tc_tccr3_compc_callback+0x1>
    5fbc:	80 93 09 1c 	sts	0x1C09, r24	; 0x801c09 <tc_tccr3_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    5fc0:	17 c0       	rjmp	.+46     	; 0x5ff0 <tc_set_compc_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5fc2:	89 81       	ldd	r24, Y+1	; 0x01
    5fc4:	9a 81       	ldd	r25, Y+2	; 0x02
    5fc6:	80 3a       	cpi	r24, 0xA0	; 160
    5fc8:	91 05       	cpc	r25, r1
    5fca:	39 f4       	brne	.+14     	; 0x5fda <tc_set_compc_interrupt_callback+0x5c>
		tc_tccr4_compc_callback = callback;
    5fcc:	8b 81       	ldd	r24, Y+3	; 0x03
    5fce:	9c 81       	ldd	r25, Y+4	; 0x04
    5fd0:	90 93 12 1c 	sts	0x1C12, r25	; 0x801c12 <tc_tccr4_compc_callback+0x1>
    5fd4:	80 93 11 1c 	sts	0x1C11, r24	; 0x801c11 <tc_tccr4_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    5fd8:	0b c0       	rjmp	.+22     	; 0x5ff0 <tc_set_compc_interrupt_callback+0x72>
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5fda:	89 81       	ldd	r24, Y+1	; 0x01
    5fdc:	9a 81       	ldd	r25, Y+2	; 0x02
    5fde:	80 32       	cpi	r24, 0x20	; 32
    5fe0:	91 40       	sbci	r25, 0x01	; 1
    5fe2:	31 f4       	brne	.+12     	; 0x5ff0 <tc_set_compc_interrupt_callback+0x72>
		tc_tccr5_compc_callback = callback;
    5fe4:	8b 81       	ldd	r24, Y+3	; 0x03
    5fe6:	9c 81       	ldd	r25, Y+4	; 0x04
    5fe8:	90 93 1a 1c 	sts	0x1C1A, r25	; 0x801c1a <tc_tccr5_compc_callback+0x1>
    5fec:	80 93 19 1c 	sts	0x1C19, r24	; 0x801c19 <tc_tccr5_compc_callback>
	} else {}
}
    5ff0:	00 00       	nop
    5ff2:	0f 90       	pop	r0
    5ff4:	0f 90       	pop	r0
    5ff6:	0f 90       	pop	r0
    5ff8:	0f 90       	pop	r0
    5ffa:	df 91       	pop	r29
    5ffc:	cf 91       	pop	r28
    5ffe:	08 95       	ret

00006000 <sal_init>:
 * @brief Initialization of SAL.
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
    6000:	cf 93       	push	r28
    6002:	df 93       	push	r29
    6004:	cd b7       	in	r28, 0x3d	; 61
    6006:	de b7       	in	r29, 0x3e	; 62
}
    6008:	00 00       	nop
    600a:	df 91       	pop	r29
    600c:	cf 91       	pop	r28
    600e:	08 95       	ret

00006010 <sal_aes_setup>:
 * @return  False if some parameter was illegal, true else
 */
bool sal_aes_setup(uint8_t *key,
		uint8_t enc_mode,
		uint8_t dir)
{
    6010:	cf 93       	push	r28
    6012:	df 93       	push	r29
    6014:	cd b7       	in	r28, 0x3d	; 61
    6016:	de b7       	in	r29, 0x3e	; 62
    6018:	65 97       	sbiw	r28, 0x15	; 21
    601a:	0f b6       	in	r0, 0x3f	; 63
    601c:	f8 94       	cli
    601e:	de bf       	out	0x3e, r29	; 62
    6020:	0f be       	out	0x3f, r0	; 63
    6022:	cd bf       	out	0x3d, r28	; 61
    6024:	9b 8b       	std	Y+19, r25	; 0x13
    6026:	8a 8b       	std	Y+18, r24	; 0x12
    6028:	6c 8b       	std	Y+20, r22	; 0x14
    602a:	4d 8b       	std	Y+21, r20	; 0x15
	uint8_t i;

	if (key != NULL) {
    602c:	8a 89       	ldd	r24, Y+18	; 0x12
    602e:	9b 89       	ldd	r25, Y+19	; 0x13
    6030:	89 2b       	or	r24, r25
    6032:	21 f1       	breq	.+72     	; 0x607c <sal_aes_setup+0x6c>
		/* Setup key. */
		dec_initialized = false;
    6034:	10 92 1b 1c 	sts	0x1C1B, r1	; 0x801c1b <dec_initialized>

		last_dir = AES_DIR_VOID;
    6038:	82 e0       	ldi	r24, 0x02	; 2
    603a:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <last_dir>

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);
    603e:	8a 89       	ldd	r24, Y+18	; 0x12
    6040:	9b 89       	ldd	r25, Y+19	; 0x13
    6042:	20 e1       	ldi	r18, 0x10	; 16
    6044:	fc 01       	movw	r30, r24
    6046:	ad e1       	ldi	r26, 0x1D	; 29
    6048:	bc e1       	ldi	r27, 0x1C	; 28
    604a:	01 90       	ld	r0, Z+
    604c:	0d 92       	st	X+, r0
    604e:	2a 95       	dec	r18
    6050:	e1 f7       	brne	.-8      	; 0x604a <sal_aes_setup+0x3a>

		/* fill in key */
		for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6052:	19 82       	std	Y+1, r1	; 0x01
    6054:	10 c0       	rjmp	.+32     	; 0x6076 <sal_aes_setup+0x66>
			trx_reg_write(RG_AES_KEY, key[i]);
    6056:	8f e3       	ldi	r24, 0x3F	; 63
    6058:	91 e0       	ldi	r25, 0x01	; 1
    605a:	29 81       	ldd	r18, Y+1	; 0x01
    605c:	22 2f       	mov	r18, r18
    605e:	30 e0       	ldi	r19, 0x00	; 0
    6060:	4a 89       	ldd	r20, Y+18	; 0x12
    6062:	5b 89       	ldd	r21, Y+19	; 0x13
    6064:	24 0f       	add	r18, r20
    6066:	35 1f       	adc	r19, r21
    6068:	f9 01       	movw	r30, r18
    606a:	20 81       	ld	r18, Z
    606c:	fc 01       	movw	r30, r24
    606e:	20 83       	st	Z, r18

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);

		/* fill in key */
		for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6070:	89 81       	ldd	r24, Y+1	; 0x01
    6072:	8f 5f       	subi	r24, 0xFF	; 255
    6074:	89 83       	std	Y+1, r24	; 0x01
    6076:	89 81       	ldd	r24, Y+1	; 0x01
    6078:	80 31       	cpi	r24, 0x10	; 16
    607a:	68 f3       	brcs	.-38     	; 0x6056 <sal_aes_setup+0x46>
			trx_reg_write(RG_AES_KEY, key[i]);
		}
	}

	/* Set encryption direction. */
	switch (dir) {
    607c:	8d 89       	ldd	r24, Y+21	; 0x15
    607e:	88 2f       	mov	r24, r24
    6080:	90 e0       	ldi	r25, 0x00	; 0
    6082:	00 97       	sbiw	r24, 0x00	; 0
    6084:	19 f0       	breq	.+6      	; 0x608c <sal_aes_setup+0x7c>
    6086:	01 97       	sbiw	r24, 0x01	; 1
    6088:	d1 f0       	breq	.+52     	; 0x60be <sal_aes_setup+0xae>
    608a:	59 c0       	rjmp	.+178    	; 0x613e <sal_aes_setup+0x12e>
	case AES_DIR_ENCRYPT:
		if (last_dir == AES_DIR_DECRYPT) {
    608c:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <last_dir>
    6090:	81 30       	cpi	r24, 0x01	; 1
    6092:	09 f0       	breq	.+2      	; 0x6096 <sal_aes_setup+0x86>
    6094:	56 c0       	rjmp	.+172    	; 0x6142 <sal_aes_setup+0x132>
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6096:	19 82       	std	Y+1, r1	; 0x01
    6098:	0e c0       	rjmp	.+28     	; 0x60b6 <sal_aes_setup+0xa6>
				trx_reg_write(RG_AES_KEY, enc_key[i]);
    609a:	8f e3       	ldi	r24, 0x3F	; 63
    609c:	91 e0       	ldi	r25, 0x01	; 1
    609e:	29 81       	ldd	r18, Y+1	; 0x01
    60a0:	22 2f       	mov	r18, r18
    60a2:	30 e0       	ldi	r19, 0x00	; 0
    60a4:	23 5e       	subi	r18, 0xE3	; 227
    60a6:	33 4e       	sbci	r19, 0xE3	; 227
    60a8:	f9 01       	movw	r30, r18
    60aa:	20 81       	ld	r18, Z
    60ac:	fc 01       	movw	r30, r24
    60ae:	20 83       	st	Z, r18
		if (last_dir == AES_DIR_DECRYPT) {
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    60b0:	89 81       	ldd	r24, Y+1	; 0x01
    60b2:	8f 5f       	subi	r24, 0xFF	; 255
    60b4:	89 83       	std	Y+1, r24	; 0x01
    60b6:	89 81       	ldd	r24, Y+1	; 0x01
    60b8:	80 31       	cpi	r24, 0x10	; 16
    60ba:	78 f3       	brcs	.-34     	; 0x609a <sal_aes_setup+0x8a>
				trx_reg_write(RG_AES_KEY, enc_key[i]);
			}
		}

		break;
    60bc:	42 c0       	rjmp	.+132    	; 0x6142 <sal_aes_setup+0x132>

	case AES_DIR_DECRYPT:
		if (last_dir != AES_DIR_DECRYPT) {
    60be:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <last_dir>
    60c2:	81 30       	cpi	r24, 0x01	; 1
    60c4:	e1 f1       	breq	.+120    	; 0x613e <sal_aes_setup+0x12e>
			if (!dec_initialized) {
    60c6:	90 91 1b 1c 	lds	r25, 0x1C1B	; 0x801c1b <dec_initialized>
    60ca:	81 e0       	ldi	r24, 0x01	; 1
    60cc:	89 27       	eor	r24, r25
    60ce:	88 23       	and	r24, r24
    60d0:	11 f1       	breq	.+68     	; 0x6116 <sal_aes_setup+0x106>

				/* Compute decryption key and initialize unit
				 * with it. */

				/* Dummy ECB encryption. */
				mode_byte = SR_MASK(SR_AES_MODE, AES_MODE_ECB) |
    60d2:	10 92 1c 1c 	sts	0x1C1C, r1	; 0x801c1c <mode_byte>
						SR_MASK(SR_AES_DIR,
						AES_DIR_ENCRYPT);
				trx_reg_write(RG_AES_CTRL, mode_byte);
    60d6:	8c e3       	ldi	r24, 0x3C	; 60
    60d8:	91 e0       	ldi	r25, 0x01	; 1
    60da:	20 91 1c 1c 	lds	r18, 0x1C1C	; 0x801c1c <mode_byte>
    60de:	fc 01       	movw	r30, r24
    60e0:	20 83       	st	Z, r18
				sal_aes_exec(dummy);
    60e2:	ce 01       	movw	r24, r28
    60e4:	02 96       	adiw	r24, 0x02	; 2
    60e6:	0e 94 14 31 	call	0x6228	; 0x6228 <sal_aes_exec>

				/* Read last round key. */
				for (i = 0; i < AES_BLOCKSIZE; ++i) {
    60ea:	19 82       	std	Y+1, r1	; 0x01
    60ec:	0e c0       	rjmp	.+28     	; 0x610a <sal_aes_setup+0xfa>
					dec_key[i]
    60ee:	89 81       	ldd	r24, Y+1	; 0x01
    60f0:	88 2f       	mov	r24, r24
    60f2:	90 e0       	ldi	r25, 0x00	; 0
						= trx_reg_read(RG_AES_KEY);
    60f4:	2f e3       	ldi	r18, 0x3F	; 63
    60f6:	31 e0       	ldi	r19, 0x01	; 1
    60f8:	f9 01       	movw	r30, r18
    60fa:	20 81       	ld	r18, Z
    60fc:	83 5d       	subi	r24, 0xD3	; 211
    60fe:	93 4e       	sbci	r25, 0xE3	; 227
    6100:	fc 01       	movw	r30, r24
    6102:	20 83       	st	Z, r18
						AES_DIR_ENCRYPT);
				trx_reg_write(RG_AES_CTRL, mode_byte);
				sal_aes_exec(dummy);

				/* Read last round key. */
				for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6104:	89 81       	ldd	r24, Y+1	; 0x01
    6106:	8f 5f       	subi	r24, 0xFF	; 255
    6108:	89 83       	std	Y+1, r24	; 0x01
    610a:	89 81       	ldd	r24, Y+1	; 0x01
    610c:	80 31       	cpi	r24, 0x10	; 16
    610e:	78 f3       	brcs	.-34     	; 0x60ee <sal_aes_setup+0xde>
					dec_key[i]
						= trx_reg_read(RG_AES_KEY);
				}

				dec_initialized = true;
    6110:	81 e0       	ldi	r24, 0x01	; 1
    6112:	80 93 1b 1c 	sts	0x1C1B, r24	; 0x801c1b <dec_initialized>
			}

			/* Initialize the key. */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6116:	19 82       	std	Y+1, r1	; 0x01
    6118:	0e c0       	rjmp	.+28     	; 0x6136 <sal_aes_setup+0x126>
				trx_reg_write(RG_AES_KEY, dec_key[i]);
    611a:	8f e3       	ldi	r24, 0x3F	; 63
    611c:	91 e0       	ldi	r25, 0x01	; 1
    611e:	29 81       	ldd	r18, Y+1	; 0x01
    6120:	22 2f       	mov	r18, r18
    6122:	30 e0       	ldi	r19, 0x00	; 0
    6124:	23 5d       	subi	r18, 0xD3	; 211
    6126:	33 4e       	sbci	r19, 0xE3	; 227
    6128:	f9 01       	movw	r30, r18
    612a:	20 81       	ld	r18, Z
    612c:	fc 01       	movw	r30, r24
    612e:	20 83       	st	Z, r18

				dec_initialized = true;
			}

			/* Initialize the key. */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6130:	89 81       	ldd	r24, Y+1	; 0x01
    6132:	8f 5f       	subi	r24, 0xFF	; 255
    6134:	89 83       	std	Y+1, r24	; 0x01
    6136:	89 81       	ldd	r24, Y+1	; 0x01
    6138:	80 31       	cpi	r24, 0x10	; 16
    613a:	78 f3       	brcs	.-34     	; 0x611a <sal_aes_setup+0x10a>
				trx_reg_write(RG_AES_KEY, dec_key[i]);
			}

			break;
    613c:	03 c0       	rjmp	.+6      	; 0x6144 <sal_aes_setup+0x134>
		}

	default:
		return false;
    613e:	80 e0       	ldi	r24, 0x00	; 0
    6140:	2d c0       	rjmp	.+90     	; 0x619c <sal_aes_setup+0x18c>
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
				trx_reg_write(RG_AES_KEY, enc_key[i]);
			}
		}

		break;
    6142:	00 00       	nop

	default:
		return false;
	}

	last_dir = dir;
    6144:	8d 89       	ldd	r24, Y+21	; 0x15
    6146:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <last_dir>

	/* Set encryption mode. */
	switch (enc_mode) {
    614a:	8c 89       	ldd	r24, Y+20	; 0x14
    614c:	88 2f       	mov	r24, r24
    614e:	90 e0       	ldi	r25, 0x00	; 0
    6150:	02 97       	sbiw	r24, 0x02	; 2
    6152:	18 f5       	brcc	.+70     	; 0x619a <sal_aes_setup+0x18a>
	case AES_MODE_ECB:
	case AES_MODE_CBC:
		mode_byte
			= SR_MASK(SR_AES_MODE, enc_mode) | SR_MASK(SR_AES_DIR,
    6154:	8c 89       	ldd	r24, Y+20	; 0x14
    6156:	88 2f       	mov	r24, r24
    6158:	90 e0       	ldi	r25, 0x00	; 0
    615a:	88 0f       	add	r24, r24
    615c:	99 1f       	adc	r25, r25
    615e:	82 95       	swap	r24
    6160:	92 95       	swap	r25
    6162:	90 7f       	andi	r25, 0xF0	; 240
    6164:	98 27       	eor	r25, r24
    6166:	80 7f       	andi	r24, 0xF0	; 240
    6168:	98 27       	eor	r25, r24
    616a:	28 2f       	mov	r18, r24
    616c:	20 72       	andi	r18, 0x20	; 32
    616e:	8d 89       	ldd	r24, Y+21	; 0x15
    6170:	88 2f       	mov	r24, r24
    6172:	90 e0       	ldi	r25, 0x00	; 0
    6174:	88 0f       	add	r24, r24
    6176:	99 1f       	adc	r25, r25
    6178:	88 0f       	add	r24, r24
    617a:	99 1f       	adc	r25, r25
    617c:	88 0f       	add	r24, r24
    617e:	99 1f       	adc	r25, r25
    6180:	88 70       	andi	r24, 0x08	; 8
    6182:	82 2b       	or	r24, r18
    6184:	80 93 1c 1c 	sts	0x1C1C, r24	; 0x801c1c <mode_byte>
				dir);
		break;
    6188:	00 00       	nop
		return (false);
	}

	/* set mode and direction */

	trx_reg_write(RG_AES_CTRL, mode_byte);
    618a:	8c e3       	ldi	r24, 0x3C	; 60
    618c:	91 e0       	ldi	r25, 0x01	; 1
    618e:	20 91 1c 1c 	lds	r18, 0x1C1C	; 0x801c1c <mode_byte>
    6192:	fc 01       	movw	r30, r24
    6194:	20 83       	st	Z, r18

	return (true);
    6196:	81 e0       	ldi	r24, 0x01	; 1
    6198:	01 c0       	rjmp	.+2      	; 0x619c <sal_aes_setup+0x18c>
			= SR_MASK(SR_AES_MODE, enc_mode) | SR_MASK(SR_AES_DIR,
				dir);
		break;

	default:
		return (false);
    619a:	80 e0       	ldi	r24, 0x00	; 0
	/* set mode and direction */

	trx_reg_write(RG_AES_CTRL, mode_byte);

	return (true);
}
    619c:	65 96       	adiw	r28, 0x15	; 21
    619e:	0f b6       	in	r0, 0x3f	; 63
    61a0:	f8 94       	cli
    61a2:	de bf       	out	0x3e, r29	; 62
    61a4:	0f be       	out	0x3f, r0	; 63
    61a6:	cd bf       	out	0x3d, r28	; 61
    61a8:	df 91       	pop	r29
    61aa:	cf 91       	pop	r28
    61ac:	08 95       	ret

000061ae <sal_aes_restart>:
 * The contents of AES register AES_CON is restored,
 * the next AES operation started with sal_aes_exec()
 * will be executed correctly.
 */
void sal_aes_restart(void)
{
    61ae:	cf 93       	push	r28
    61b0:	df 93       	push	r29
    61b2:	00 d0       	rcall	.+0      	; 0x61b4 <sal_aes_restart+0x6>
    61b4:	1f 92       	push	r1
    61b6:	cd b7       	in	r28, 0x3d	; 61
    61b8:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	uint8_t *keyp;

	if (last_dir == AES_DIR_ENCRYPT) {
    61ba:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <last_dir>
    61be:	88 23       	and	r24, r24
    61c0:	29 f4       	brne	.+10     	; 0x61cc <sal_aes_restart+0x1e>
		keyp = enc_key;
    61c2:	8d e1       	ldi	r24, 0x1D	; 29
    61c4:	9c e1       	ldi	r25, 0x1C	; 28
    61c6:	9b 83       	std	Y+3, r25	; 0x03
    61c8:	8a 83       	std	Y+2, r24	; 0x02
    61ca:	04 c0       	rjmp	.+8      	; 0x61d4 <sal_aes_restart+0x26>
	} else {
		keyp = dec_key;
    61cc:	8d e2       	ldi	r24, 0x2D	; 45
    61ce:	9c e1       	ldi	r25, 0x1C	; 28
    61d0:	9b 83       	std	Y+3, r25	; 0x03
    61d2:	8a 83       	std	Y+2, r24	; 0x02
	}

	/* fill in key */
	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    61d4:	19 82       	std	Y+1, r1	; 0x01
    61d6:	10 c0       	rjmp	.+32     	; 0x61f8 <sal_aes_restart+0x4a>
		trx_reg_write(RG_AES_KEY, *keyp++);
    61d8:	2f e3       	ldi	r18, 0x3F	; 63
    61da:	31 e0       	ldi	r19, 0x01	; 1
    61dc:	8a 81       	ldd	r24, Y+2	; 0x02
    61de:	9b 81       	ldd	r25, Y+3	; 0x03
    61e0:	ac 01       	movw	r20, r24
    61e2:	4f 5f       	subi	r20, 0xFF	; 255
    61e4:	5f 4f       	sbci	r21, 0xFF	; 255
    61e6:	5b 83       	std	Y+3, r21	; 0x03
    61e8:	4a 83       	std	Y+2, r20	; 0x02
    61ea:	fc 01       	movw	r30, r24
    61ec:	80 81       	ld	r24, Z
    61ee:	f9 01       	movw	r30, r18
    61f0:	80 83       	st	Z, r24
	} else {
		keyp = dec_key;
	}

	/* fill in key */
	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    61f2:	89 81       	ldd	r24, Y+1	; 0x01
    61f4:	8f 5f       	subi	r24, 0xFF	; 255
    61f6:	89 83       	std	Y+1, r24	; 0x01
    61f8:	89 81       	ldd	r24, Y+1	; 0x01
    61fa:	80 31       	cpi	r24, 0x10	; 16
    61fc:	68 f3       	brcs	.-38     	; 0x61d8 <sal_aes_restart+0x2a>
		trx_reg_write(RG_AES_KEY, *keyp++);
	}

	trx_reg_write(RG_AES_CTRL, mode_byte);
    61fe:	8c e3       	ldi	r24, 0x3C	; 60
    6200:	91 e0       	ldi	r25, 0x01	; 1
    6202:	20 91 1c 1c 	lds	r18, 0x1C1C	; 0x801c1c <mode_byte>
    6206:	fc 01       	movw	r30, r24
    6208:	20 83       	st	Z, r18
}
    620a:	00 00       	nop
    620c:	0f 90       	pop	r0
    620e:	0f 90       	pop	r0
    6210:	0f 90       	pop	r0
    6212:	df 91       	pop	r29
    6214:	cf 91       	pop	r28
    6216:	08 95       	ret

00006218 <_sal_aes_clean_up>:

/**
 * @brief Cleans up the SAL/AES after STB has been finished
 */
void _sal_aes_clean_up(void)
{
    6218:	cf 93       	push	r28
    621a:	df 93       	push	r29
    621c:	cd b7       	in	r28, 0x3d	; 61
    621e:	de b7       	in	r29, 0x3e	; 62
}
    6220:	00 00       	nop
    6222:	df 91       	pop	r29
    6224:	cf 91       	pop	r28
    6226:	08 95       	ret

00006228 <sal_aes_exec>:
 * The function returns after the AES operation is finished.
 *
 * @param[in]  data  AES block to be en/decrypted
 */
void sal_aes_exec(uint8_t *data)
{
    6228:	cf 93       	push	r28
    622a:	df 93       	push	r29
    622c:	00 d0       	rcall	.+0      	; 0x622e <sal_aes_exec+0x6>
    622e:	1f 92       	push	r1
    6230:	cd b7       	in	r28, 0x3d	; 61
    6232:	de b7       	in	r29, 0x3e	; 62
    6234:	9b 83       	std	Y+3, r25	; 0x03
    6236:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6238:	19 82       	std	Y+1, r1	; 0x01
    623a:	10 c0       	rjmp	.+32     	; 0x625c <sal_aes_exec+0x34>
		trx_reg_write(RG_AES_STATE, *data++);
    623c:	2e e3       	ldi	r18, 0x3E	; 62
    623e:	31 e0       	ldi	r19, 0x01	; 1
    6240:	8a 81       	ldd	r24, Y+2	; 0x02
    6242:	9b 81       	ldd	r25, Y+3	; 0x03
    6244:	ac 01       	movw	r20, r24
    6246:	4f 5f       	subi	r20, 0xFF	; 255
    6248:	5f 4f       	sbci	r21, 0xFF	; 255
    624a:	5b 83       	std	Y+3, r21	; 0x03
    624c:	4a 83       	std	Y+2, r20	; 0x02
    624e:	fc 01       	movw	r30, r24
    6250:	80 81       	ld	r24, Z
    6252:	f9 01       	movw	r30, r18
    6254:	80 83       	st	Z, r24
 */
void sal_aes_exec(uint8_t *data)
{
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6256:	89 81       	ldd	r24, Y+1	; 0x01
    6258:	8f 5f       	subi	r24, 0xFF	; 255
    625a:	89 83       	std	Y+1, r24	; 0x01
    625c:	89 81       	ldd	r24, Y+1	; 0x01
    625e:	80 31       	cpi	r24, 0x10	; 16
    6260:	68 f3       	brcs	.-38     	; 0x623c <sal_aes_exec+0x14>
		trx_reg_write(RG_AES_STATE, *data++);
	}

	trx_reg_write(RG_AES_CTRL,
    6262:	8c e3       	ldi	r24, 0x3C	; 60
    6264:	91 e0       	ldi	r25, 0x01	; 1
    6266:	20 91 1c 1c 	lds	r18, 0x1C1C	; 0x801c1c <mode_byte>
    626a:	20 68       	ori	r18, 0x80	; 128
    626c:	fc 01       	movw	r30, r24
    626e:	20 83       	st	Z, r18
			mode_byte | SR_MASK(SR_AES_REQUEST, AES_START));

	/* Wait for the operation to finish - poll RG_AES_RY. */
	while (!trx_bit_read(SR_AES_DONE)) {
    6270:	00 00       	nop
    6272:	8d e3       	ldi	r24, 0x3D	; 61
    6274:	91 e0       	ldi	r25, 0x01	; 1
    6276:	fc 01       	movw	r30, r24
    6278:	80 81       	ld	r24, Z
    627a:	88 2f       	mov	r24, r24
    627c:	90 e0       	ldi	r25, 0x00	; 0
    627e:	81 70       	andi	r24, 0x01	; 1
    6280:	99 27       	eor	r25, r25
    6282:	89 2b       	or	r24, r25
    6284:	b1 f3       	breq	.-20     	; 0x6272 <sal_aes_exec+0x4a>
	}
}
    6286:	00 00       	nop
    6288:	0f 90       	pop	r0
    628a:	0f 90       	pop	r0
    628c:	0f 90       	pop	r0
    628e:	df 91       	pop	r29
    6290:	cf 91       	pop	r28
    6292:	08 95       	ret

00006294 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    6294:	cf 93       	push	r28
    6296:	df 93       	push	r29
    6298:	00 d0       	rcall	.+0      	; 0x629a <sal_aes_read+0x6>
    629a:	1f 92       	push	r1
    629c:	cd b7       	in	r28, 0x3d	; 61
    629e:	de b7       	in	r29, 0x3e	; 62
    62a0:	9b 83       	std	Y+3, r25	; 0x03
    62a2:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    62a4:	19 82       	std	Y+1, r1	; 0x01
    62a6:	10 c0       	rjmp	.+32     	; 0x62c8 <sal_aes_read+0x34>
		*data++ = trx_reg_read(RG_AES_STATE);
    62a8:	8a 81       	ldd	r24, Y+2	; 0x02
    62aa:	9b 81       	ldd	r25, Y+3	; 0x03
    62ac:	9c 01       	movw	r18, r24
    62ae:	2f 5f       	subi	r18, 0xFF	; 255
    62b0:	3f 4f       	sbci	r19, 0xFF	; 255
    62b2:	3b 83       	std	Y+3, r19	; 0x03
    62b4:	2a 83       	std	Y+2, r18	; 0x02
    62b6:	2e e3       	ldi	r18, 0x3E	; 62
    62b8:	31 e0       	ldi	r19, 0x01	; 1
    62ba:	f9 01       	movw	r30, r18
    62bc:	20 81       	ld	r18, Z
    62be:	fc 01       	movw	r30, r24
    62c0:	20 83       	st	Z, r18
 */
void sal_aes_read(uint8_t *data)
{
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    62c2:	89 81       	ldd	r24, Y+1	; 0x01
    62c4:	8f 5f       	subi	r24, 0xFF	; 255
    62c6:	89 83       	std	Y+1, r24	; 0x01
    62c8:	89 81       	ldd	r24, Y+1	; 0x01
    62ca:	80 31       	cpi	r24, 0x10	; 16
    62cc:	68 f3       	brcs	.-38     	; 0x62a8 <sal_aes_read+0x14>
		*data++ = trx_reg_read(RG_AES_STATE);
	}
}
    62ce:	00 00       	nop
    62d0:	0f 90       	pop	r0
    62d2:	0f 90       	pop	r0
    62d4:	0f 90       	pop	r0
    62d6:	df 91       	pop	r29
    62d8:	cf 91       	pop	r28
    62da:	08 95       	ret

000062dc <sleep_set_mode>:
 * \brief Set new sleep mode
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
    62dc:	cf 93       	push	r28
    62de:	df 93       	push	r29
    62e0:	1f 92       	push	r1
    62e2:	cd b7       	in	r28, 0x3d	; 61
    62e4:	de b7       	in	r29, 0x3e	; 62
    62e6:	89 83       	std	Y+1, r24	; 0x01
	SMCR = mode | (SMCR & ~((1 << SM0) | (1 << SM1) | (1 << SM2)));
    62e8:	83 e5       	ldi	r24, 0x53	; 83
    62ea:	90 e0       	ldi	r25, 0x00	; 0
    62ec:	23 e5       	ldi	r18, 0x53	; 83
    62ee:	30 e0       	ldi	r19, 0x00	; 0
    62f0:	f9 01       	movw	r30, r18
    62f2:	20 81       	ld	r18, Z
    62f4:	32 2f       	mov	r19, r18
    62f6:	31 7f       	andi	r19, 0xF1	; 241
    62f8:	29 81       	ldd	r18, Y+1	; 0x01
    62fa:	23 2b       	or	r18, r19
    62fc:	fc 01       	movw	r30, r24
    62fe:	20 83       	st	Z, r18
}
    6300:	00 00       	nop
    6302:	0f 90       	pop	r0
    6304:	df 91       	pop	r29
    6306:	cf 91       	pop	r28
    6308:	08 95       	ret

0000630a <macsc_sleep_clk_enable>:
 *
 * \param none
 */

static inline void macsc_sleep_clk_enable(void)
{
    630a:	cf 93       	push	r28
    630c:	df 93       	push	r29
    630e:	cd b7       	in	r28, 0x3d	; 61
    6310:	de b7       	in	r29, 0x3e	; 62
	ASSR |= (1 << AS2);
    6312:	86 eb       	ldi	r24, 0xB6	; 182
    6314:	90 e0       	ldi	r25, 0x00	; 0
    6316:	26 eb       	ldi	r18, 0xB6	; 182
    6318:	30 e0       	ldi	r19, 0x00	; 0
    631a:	f9 01       	movw	r30, r18
    631c:	20 81       	ld	r18, Z
    631e:	20 62       	ori	r18, 0x20	; 32
    6320:	fc 01       	movw	r30, r24
    6322:	20 83       	st	Z, r18
}
    6324:	00 00       	nop
    6326:	df 91       	pop	r29
    6328:	cf 91       	pop	r28
    632a:	08 95       	ret

0000632c <macsc_write_clock_source>:
 * \brief Configure MAC Symbol Counter Clock Source
 *
 * \param macsc macsc clk src
 */
static inline void macsc_write_clock_source(enum macsc_xtal source)
{
    632c:	cf 93       	push	r28
    632e:	df 93       	push	r29
    6330:	1f 92       	push	r1
    6332:	cd b7       	in	r28, 0x3d	; 61
    6334:	de b7       	in	r29, 0x3e	; 62
    6336:	89 83       	std	Y+1, r24	; 0x01
	if (source == MACSC_16MHz) {
    6338:	89 81       	ldd	r24, Y+1	; 0x01
    633a:	88 23       	and	r24, r24
    633c:	a1 f4       	brne	.+40     	; 0x6366 <macsc_write_clock_source+0x3a>
		SCCR0 |= (source << SCCKSEL);
    633e:	8c ed       	ldi	r24, 0xDC	; 220
    6340:	90 e0       	ldi	r25, 0x00	; 0
    6342:	2c ed       	ldi	r18, 0xDC	; 220
    6344:	30 e0       	ldi	r19, 0x00	; 0
    6346:	f9 01       	movw	r30, r18
    6348:	20 81       	ld	r18, Z
    634a:	42 2f       	mov	r20, r18
    634c:	29 81       	ldd	r18, Y+1	; 0x01
    634e:	22 2f       	mov	r18, r18
    6350:	30 e0       	ldi	r19, 0x00	; 0
    6352:	22 95       	swap	r18
    6354:	32 95       	swap	r19
    6356:	30 7f       	andi	r19, 0xF0	; 240
    6358:	32 27       	eor	r19, r18
    635a:	20 7f       	andi	r18, 0xF0	; 240
    635c:	32 27       	eor	r19, r18
    635e:	24 2b       	or	r18, r20
    6360:	fc 01       	movw	r30, r24
    6362:	20 83       	st	Z, r18
	} else if (source == MACSC_32KHz) {
		SCCR0 &= ~(1 << SCCKSEL);
	}
}
    6364:	0c c0       	rjmp	.+24     	; 0x637e <macsc_write_clock_source+0x52>
 */
static inline void macsc_write_clock_source(enum macsc_xtal source)
{
	if (source == MACSC_16MHz) {
		SCCR0 |= (source << SCCKSEL);
	} else if (source == MACSC_32KHz) {
    6366:	89 81       	ldd	r24, Y+1	; 0x01
    6368:	81 30       	cpi	r24, 0x01	; 1
    636a:	49 f4       	brne	.+18     	; 0x637e <macsc_write_clock_source+0x52>
		SCCR0 &= ~(1 << SCCKSEL);
    636c:	8c ed       	ldi	r24, 0xDC	; 220
    636e:	90 e0       	ldi	r25, 0x00	; 0
    6370:	2c ed       	ldi	r18, 0xDC	; 220
    6372:	30 e0       	ldi	r19, 0x00	; 0
    6374:	f9 01       	movw	r30, r18
    6376:	20 81       	ld	r18, Z
    6378:	2f 7e       	andi	r18, 0xEF	; 239
    637a:	fc 01       	movw	r30, r24
    637c:	20 83       	st	Z, r18
	}
}
    637e:	00 00       	nop
    6380:	0f 90       	pop	r0
    6382:	df 91       	pop	r29
    6384:	cf 91       	pop	r28
    6386:	08 95       	ret

00006388 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    6388:	cf 93       	push	r28
    638a:	df 93       	push	r29
    638c:	00 d0       	rcall	.+0      	; 0x638e <sysclk_enable_peripheral_clock+0x6>
    638e:	cd b7       	in	r28, 0x3d	; 61
    6390:	de b7       	in	r29, 0x3e	; 62
    6392:	9a 83       	std	Y+2, r25	; 0x02
    6394:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    6396:	89 81       	ldd	r24, Y+1	; 0x01
    6398:	9a 81       	ldd	r25, Y+2	; 0x02
    639a:	89 2b       	or	r24, r25
    639c:	09 f4       	brne	.+2      	; 0x63a0 <sysclk_enable_peripheral_clock+0x18>
    639e:	7b c0       	rjmp	.+246    	; 0x6496 <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    63a0:	89 81       	ldd	r24, Y+1	; 0x01
    63a2:	9a 81       	ldd	r25, Y+2	; 0x02
    63a4:	88 37       	cpi	r24, 0x78	; 120
    63a6:	91 05       	cpc	r25, r1
    63a8:	49 f4       	brne	.+18     	; 0x63bc <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    63aa:	61 e0       	ldi	r22, 0x01	; 1
    63ac:	80 e0       	ldi	r24, 0x00	; 0
    63ae:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    63b2:	60 e1       	ldi	r22, 0x10	; 16
    63b4:	80 e0       	ldi	r24, 0x00	; 0
    63b6:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    63ba:	6d c0       	rjmp	.+218    	; 0x6496 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    63bc:	89 81       	ldd	r24, Y+1	; 0x01
    63be:	9a 81       	ldd	r25, Y+2	; 0x02
    63c0:	80 3c       	cpi	r24, 0xC0	; 192
    63c2:	91 05       	cpc	r25, r1
    63c4:	29 f4       	brne	.+10     	; 0x63d0 <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    63c6:	62 e0       	ldi	r22, 0x02	; 2
    63c8:	80 e0       	ldi	r24, 0x00	; 0
    63ca:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    63ce:	63 c0       	rjmp	.+198    	; 0x6496 <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    63d0:	89 81       	ldd	r24, Y+1	; 0x01
    63d2:	9a 81       	ldd	r25, Y+2	; 0x02
    63d4:	8c 34       	cpi	r24, 0x4C	; 76
    63d6:	91 05       	cpc	r25, r1
    63d8:	29 f4       	brne	.+10     	; 0x63e4 <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    63da:	64 e0       	ldi	r22, 0x04	; 4
    63dc:	80 e0       	ldi	r24, 0x00	; 0
    63de:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    63e2:	59 c0       	rjmp	.+178    	; 0x6496 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    63e4:	89 81       	ldd	r24, Y+1	; 0x01
    63e6:	9a 81       	ldd	r25, Y+2	; 0x02
    63e8:	80 38       	cpi	r24, 0x80	; 128
    63ea:	91 05       	cpc	r25, r1
    63ec:	29 f4       	brne	.+10     	; 0x63f8 <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    63ee:	68 e0       	ldi	r22, 0x08	; 8
    63f0:	80 e0       	ldi	r24, 0x00	; 0
    63f2:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    63f6:	4f c0       	rjmp	.+158    	; 0x6496 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    63f8:	89 81       	ldd	r24, Y+1	; 0x01
    63fa:	9a 81       	ldd	r25, Y+2	; 0x02
    63fc:	84 34       	cpi	r24, 0x44	; 68
    63fe:	91 05       	cpc	r25, r1
    6400:	29 f4       	brne	.+10     	; 0x640c <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    6402:	60 e2       	ldi	r22, 0x20	; 32
    6404:	80 e0       	ldi	r24, 0x00	; 0
    6406:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    640a:	45 c0       	rjmp	.+138    	; 0x6496 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    640c:	89 81       	ldd	r24, Y+1	; 0x01
    640e:	9a 81       	ldd	r25, Y+2	; 0x02
    6410:	80 3b       	cpi	r24, 0xB0	; 176
    6412:	91 05       	cpc	r25, r1
    6414:	29 f4       	brne	.+10     	; 0x6420 <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    6416:	60 e4       	ldi	r22, 0x40	; 64
    6418:	80 e0       	ldi	r24, 0x00	; 0
    641a:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    641e:	3b c0       	rjmp	.+118    	; 0x6496 <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    6420:	89 81       	ldd	r24, Y+1	; 0x01
    6422:	9a 81       	ldd	r25, Y+2	; 0x02
    6424:	88 3b       	cpi	r24, 0xB8	; 184
    6426:	91 05       	cpc	r25, r1
    6428:	29 f4       	brne	.+10     	; 0x6434 <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    642a:	60 e8       	ldi	r22, 0x80	; 128
    642c:	80 e0       	ldi	r24, 0x00	; 0
    642e:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6432:	31 c0       	rjmp	.+98     	; 0x6496 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    6434:	89 81       	ldd	r24, Y+1	; 0x01
    6436:	9a 81       	ldd	r25, Y+2	; 0x02
    6438:	88 3c       	cpi	r24, 0xC8	; 200
    643a:	91 05       	cpc	r25, r1
    643c:	29 f4       	brne	.+10     	; 0x6448 <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    643e:	61 e0       	ldi	r22, 0x01	; 1
    6440:	81 e0       	ldi	r24, 0x01	; 1
    6442:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6446:	27 c0       	rjmp	.+78     	; 0x6496 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    6448:	89 81       	ldd	r24, Y+1	; 0x01
    644a:	9a 81       	ldd	r25, Y+2	; 0x02
    644c:	80 39       	cpi	r24, 0x90	; 144
    644e:	91 05       	cpc	r25, r1
    6450:	29 f4       	brne	.+10     	; 0x645c <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    6452:	68 e0       	ldi	r22, 0x08	; 8
    6454:	81 e0       	ldi	r24, 0x01	; 1
    6456:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    645a:	1d c0       	rjmp	.+58     	; 0x6496 <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    645c:	89 81       	ldd	r24, Y+1	; 0x01
    645e:	9a 81       	ldd	r25, Y+2	; 0x02
    6460:	80 3a       	cpi	r24, 0xA0	; 160
    6462:	91 05       	cpc	r25, r1
    6464:	29 f4       	brne	.+10     	; 0x6470 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    6466:	60 e1       	ldi	r22, 0x10	; 16
    6468:	81 e0       	ldi	r24, 0x01	; 1
    646a:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    646e:	13 c0       	rjmp	.+38     	; 0x6496 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    6470:	89 81       	ldd	r24, Y+1	; 0x01
    6472:	9a 81       	ldd	r25, Y+2	; 0x02
    6474:	80 32       	cpi	r24, 0x20	; 32
    6476:	91 40       	sbci	r25, 0x01	; 1
    6478:	29 f4       	brne	.+10     	; 0x6484 <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    647a:	60 e2       	ldi	r22, 0x20	; 32
    647c:	81 e0       	ldi	r24, 0x01	; 1
    647e:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6482:	09 c0       	rjmp	.+18     	; 0x6496 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    6484:	89 81       	ldd	r24, Y+1	; 0x01
    6486:	9a 81       	ldd	r25, Y+2	; 0x02
    6488:	83 34       	cpi	r24, 0x43	; 67
    648a:	91 40       	sbci	r25, 0x01	; 1
    648c:	21 f4       	brne	.+8      	; 0x6496 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    648e:	60 e4       	ldi	r22, 0x40	; 64
    6490:	81 e0       	ldi	r24, 0x01	; 1
    6492:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6496:	00 00       	nop
    6498:	0f 90       	pop	r0
    649a:	0f 90       	pop	r0
    649c:	df 91       	pop	r29
    649e:	cf 91       	pop	r28
    64a0:	08 95       	ret

000064a2 <sm_init>:

/**
 * \brief This function Initializes the Sleep functions
 */
void sm_init(void)
{
    64a2:	cf 93       	push	r28
    64a4:	df 93       	push	r29
    64a6:	cd b7       	in	r28, 0x3d	; 61
    64a8:	de b7       	in	r29, 0x3e	; 62
	/* Set the sleep mode to initially lock. */
	sleep_set_mode(SLEEP_SMODE_PSAVE);
    64aa:	86 e0       	ldi	r24, 0x06	; 6
    64ac:	0e 94 6e 31 	call	0x62dc	; 0x62dc <sleep_set_mode>
	sysclk_enable_peripheral_clock(&TCCR2A);
    64b0:	80 eb       	ldi	r24, 0xB0	; 176
    64b2:	90 e0       	ldi	r25, 0x00	; 0
    64b4:	0e 94 c4 31 	call	0x6388	; 0x6388 <sysclk_enable_peripheral_clock>
	macsc_write_clock_source(MACSC_32KHz);
    64b8:	81 e0       	ldi	r24, 0x01	; 1
    64ba:	0e 94 96 31 	call	0x632c	; 0x632c <macsc_write_clock_source>
	macsc_sleep_clk_enable();
    64be:	0e 94 85 31 	call	0x630a	; 0x630a <macsc_sleep_clk_enable>
//	macsc_set_cmp3_int_cb(cmp3_int_cb);
//	macsc_enable_cmp_int(MACSC_CC3);
	macsc_enable();
    64c2:	0e 94 d4 33 	call	0x67a8	; 0x67a8 <macsc_enable>
}
    64c6:	00 00       	nop
    64c8:	df 91       	pop	r29
    64ca:	cf 91       	pop	r28
    64cc:	08 95       	ret

000064ce <sm_sleep>:
 * \brief This function puts the  device to sleep
 * \param interval : in seconds for the device to sleep.Range of Interval is
 *1-68719s
 */
void sm_sleep(uint32_t interval)
{
    64ce:	cf 93       	push	r28
    64d0:	df 93       	push	r29
    64d2:	00 d0       	rcall	.+0      	; 0x64d4 <sm_sleep+0x6>
    64d4:	00 d0       	rcall	.+0      	; 0x64d6 <sm_sleep+0x8>
    64d6:	cd b7       	in	r28, 0x3d	; 61
    64d8:	de b7       	in	r29, 0x3e	; 62
    64da:	69 83       	std	Y+1, r22	; 0x01
    64dc:	7a 83       	std	Y+2, r23	; 0x02
    64de:	8b 83       	std	Y+3, r24	; 0x03
    64e0:	9c 83       	std	Y+4, r25	; 0x04
//	/*Enable MAC Symbol Counter*/
//	macsc_enable();
	/*Timestamp the current symbol counter value for Comparison*/
//	macsc_enable_manual_bts();
//	macsc_use_cmp(COMPARE_MODE, interval * CONFIG_MACSC_HZ, MACSC_CC3);
	sleep_enable();
    64e2:	83 e5       	ldi	r24, 0x53	; 83
    64e4:	90 e0       	ldi	r25, 0x00	; 0
    64e6:	23 e5       	ldi	r18, 0x53	; 83
    64e8:	30 e0       	ldi	r19, 0x00	; 0
    64ea:	f9 01       	movw	r30, r18
    64ec:	20 81       	ld	r18, Z
    64ee:	21 60       	ori	r18, 0x01	; 1
    64f0:	fc 01       	movw	r30, r24
    64f2:	20 83       	st	Z, r18
	sleep_enter();
    64f4:	88 95       	sleep
}
    64f6:	00 00       	nop
    64f8:	0f 90       	pop	r0
    64fa:	0f 90       	pop	r0
    64fc:	0f 90       	pop	r0
    64fe:	0f 90       	pop	r0
    6500:	df 91       	pop	r29
    6502:	cf 91       	pop	r28
    6504:	08 95       	ret

00006506 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    6506:	cf 93       	push	r28
    6508:	df 93       	push	r29
    650a:	1f 92       	push	r1
    650c:	cd b7       	in	r28, 0x3d	; 61
    650e:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    6510:	8f e5       	ldi	r24, 0x5F	; 95
    6512:	90 e0       	ldi	r25, 0x00	; 0
    6514:	fc 01       	movw	r30, r24
    6516:	80 81       	ld	r24, Z
    6518:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    651a:	f8 94       	cli
	return flags;
    651c:	89 81       	ldd	r24, Y+1	; 0x01
}
    651e:	0f 90       	pop	r0
    6520:	df 91       	pop	r29
    6522:	cf 91       	pop	r28
    6524:	08 95       	ret

00006526 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    6526:	cf 93       	push	r28
    6528:	df 93       	push	r29
    652a:	1f 92       	push	r1
    652c:	cd b7       	in	r28, 0x3d	; 61
    652e:	de b7       	in	r29, 0x3e	; 62
    6530:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    6532:	8f e5       	ldi	r24, 0x5F	; 95
    6534:	90 e0       	ldi	r25, 0x00	; 0
    6536:	29 81       	ldd	r18, Y+1	; 0x01
    6538:	fc 01       	movw	r30, r24
    653a:	20 83       	st	Z, r18
}
    653c:	00 00       	nop
    653e:	0f 90       	pop	r0
    6540:	df 91       	pop	r29
    6542:	cf 91       	pop	r28
    6544:	08 95       	ret

00006546 <__vector_68>:
 *
 * This function will handle interrupt on MAC Symbol counter overflow and
 * call the callback function.
 */
ISR(SCNT_OVFL_vect)
{
    6546:	1f 92       	push	r1
    6548:	0f 92       	push	r0
    654a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    654e:	0f 92       	push	r0
    6550:	11 24       	eor	r1, r1
    6552:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6556:	0f 92       	push	r0
    6558:	2f 93       	push	r18
    655a:	3f 93       	push	r19
    655c:	4f 93       	push	r20
    655e:	5f 93       	push	r21
    6560:	6f 93       	push	r22
    6562:	7f 93       	push	r23
    6564:	8f 93       	push	r24
    6566:	9f 93       	push	r25
    6568:	af 93       	push	r26
    656a:	bf 93       	push	r27
    656c:	ef 93       	push	r30
    656e:	ff 93       	push	r31
    6570:	cf 93       	push	r28
    6572:	df 93       	push	r29
    6574:	cd b7       	in	r28, 0x3d	; 61
    6576:	de b7       	in	r29, 0x3e	; 62
	if (macsc_ovf_cb) {
    6578:	80 91 3d 1c 	lds	r24, 0x1C3D	; 0x801c3d <macsc_ovf_cb>
    657c:	90 91 3e 1c 	lds	r25, 0x1C3E	; 0x801c3e <macsc_ovf_cb+0x1>
    6580:	89 2b       	or	r24, r25
    6582:	31 f0       	breq	.+12     	; 0x6590 <__vector_68+0x4a>
		macsc_ovf_cb();
    6584:	80 91 3d 1c 	lds	r24, 0x1C3D	; 0x801c3d <macsc_ovf_cb>
    6588:	90 91 3e 1c 	lds	r25, 0x1C3E	; 0x801c3e <macsc_ovf_cb+0x1>
    658c:	fc 01       	movw	r30, r24
    658e:	09 95       	icall
	}
}
    6590:	00 00       	nop
    6592:	df 91       	pop	r29
    6594:	cf 91       	pop	r28
    6596:	ff 91       	pop	r31
    6598:	ef 91       	pop	r30
    659a:	bf 91       	pop	r27
    659c:	af 91       	pop	r26
    659e:	9f 91       	pop	r25
    65a0:	8f 91       	pop	r24
    65a2:	7f 91       	pop	r23
    65a4:	6f 91       	pop	r22
    65a6:	5f 91       	pop	r21
    65a8:	4f 91       	pop	r20
    65aa:	3f 91       	pop	r19
    65ac:	2f 91       	pop	r18
    65ae:	0f 90       	pop	r0
    65b0:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    65b4:	0f 90       	pop	r0
    65b6:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    65ba:	0f 90       	pop	r0
    65bc:	1f 90       	pop	r1
    65be:	18 95       	reti

000065c0 <__vector_65>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 1 Match and
 * call the callback function.
 */
ISR(SCNT_CMP1_vect)
{
    65c0:	1f 92       	push	r1
    65c2:	0f 92       	push	r0
    65c4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    65c8:	0f 92       	push	r0
    65ca:	11 24       	eor	r1, r1
    65cc:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    65d0:	0f 92       	push	r0
    65d2:	2f 93       	push	r18
    65d4:	3f 93       	push	r19
    65d6:	4f 93       	push	r20
    65d8:	5f 93       	push	r21
    65da:	6f 93       	push	r22
    65dc:	7f 93       	push	r23
    65de:	8f 93       	push	r24
    65e0:	9f 93       	push	r25
    65e2:	af 93       	push	r26
    65e4:	bf 93       	push	r27
    65e6:	ef 93       	push	r30
    65e8:	ff 93       	push	r31
    65ea:	cf 93       	push	r28
    65ec:	df 93       	push	r29
    65ee:	cd b7       	in	r28, 0x3d	; 61
    65f0:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp1_cb) {
    65f2:	80 91 3f 1c 	lds	r24, 0x1C3F	; 0x801c3f <macsc_cmp1_cb>
    65f6:	90 91 40 1c 	lds	r25, 0x1C40	; 0x801c40 <macsc_cmp1_cb+0x1>
    65fa:	89 2b       	or	r24, r25
    65fc:	31 f0       	breq	.+12     	; 0x660a <__vector_65+0x4a>
		macsc_cmp1_cb();
    65fe:	80 91 3f 1c 	lds	r24, 0x1C3F	; 0x801c3f <macsc_cmp1_cb>
    6602:	90 91 40 1c 	lds	r25, 0x1C40	; 0x801c40 <macsc_cmp1_cb+0x1>
    6606:	fc 01       	movw	r30, r24
    6608:	09 95       	icall
	}
}
    660a:	00 00       	nop
    660c:	df 91       	pop	r29
    660e:	cf 91       	pop	r28
    6610:	ff 91       	pop	r31
    6612:	ef 91       	pop	r30
    6614:	bf 91       	pop	r27
    6616:	af 91       	pop	r26
    6618:	9f 91       	pop	r25
    661a:	8f 91       	pop	r24
    661c:	7f 91       	pop	r23
    661e:	6f 91       	pop	r22
    6620:	5f 91       	pop	r21
    6622:	4f 91       	pop	r20
    6624:	3f 91       	pop	r19
    6626:	2f 91       	pop	r18
    6628:	0f 90       	pop	r0
    662a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    662e:	0f 90       	pop	r0
    6630:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6634:	0f 90       	pop	r0
    6636:	1f 90       	pop	r1
    6638:	18 95       	reti

0000663a <__vector_66>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 2 Match and
 * call the callback function.
 */
ISR(SCNT_CMP2_vect)
{
    663a:	1f 92       	push	r1
    663c:	0f 92       	push	r0
    663e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6642:	0f 92       	push	r0
    6644:	11 24       	eor	r1, r1
    6646:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    664a:	0f 92       	push	r0
    664c:	2f 93       	push	r18
    664e:	3f 93       	push	r19
    6650:	4f 93       	push	r20
    6652:	5f 93       	push	r21
    6654:	6f 93       	push	r22
    6656:	7f 93       	push	r23
    6658:	8f 93       	push	r24
    665a:	9f 93       	push	r25
    665c:	af 93       	push	r26
    665e:	bf 93       	push	r27
    6660:	ef 93       	push	r30
    6662:	ff 93       	push	r31
    6664:	cf 93       	push	r28
    6666:	df 93       	push	r29
    6668:	cd b7       	in	r28, 0x3d	; 61
    666a:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp2_cb) {
    666c:	80 91 41 1c 	lds	r24, 0x1C41	; 0x801c41 <macsc_cmp2_cb>
    6670:	90 91 42 1c 	lds	r25, 0x1C42	; 0x801c42 <macsc_cmp2_cb+0x1>
    6674:	89 2b       	or	r24, r25
    6676:	31 f0       	breq	.+12     	; 0x6684 <__vector_66+0x4a>
		macsc_cmp2_cb();
    6678:	80 91 41 1c 	lds	r24, 0x1C41	; 0x801c41 <macsc_cmp2_cb>
    667c:	90 91 42 1c 	lds	r25, 0x1C42	; 0x801c42 <macsc_cmp2_cb+0x1>
    6680:	fc 01       	movw	r30, r24
    6682:	09 95       	icall
	}
}
    6684:	00 00       	nop
    6686:	df 91       	pop	r29
    6688:	cf 91       	pop	r28
    668a:	ff 91       	pop	r31
    668c:	ef 91       	pop	r30
    668e:	bf 91       	pop	r27
    6690:	af 91       	pop	r26
    6692:	9f 91       	pop	r25
    6694:	8f 91       	pop	r24
    6696:	7f 91       	pop	r23
    6698:	6f 91       	pop	r22
    669a:	5f 91       	pop	r21
    669c:	4f 91       	pop	r20
    669e:	3f 91       	pop	r19
    66a0:	2f 91       	pop	r18
    66a2:	0f 90       	pop	r0
    66a4:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    66a8:	0f 90       	pop	r0
    66aa:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    66ae:	0f 90       	pop	r0
    66b0:	1f 90       	pop	r1
    66b2:	18 95       	reti

000066b4 <__vector_67>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 3 Match and
 * call the callback function.
 */
ISR(SCNT_CMP3_vect)
{
    66b4:	1f 92       	push	r1
    66b6:	0f 92       	push	r0
    66b8:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    66bc:	0f 92       	push	r0
    66be:	11 24       	eor	r1, r1
    66c0:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    66c4:	0f 92       	push	r0
    66c6:	2f 93       	push	r18
    66c8:	3f 93       	push	r19
    66ca:	4f 93       	push	r20
    66cc:	5f 93       	push	r21
    66ce:	6f 93       	push	r22
    66d0:	7f 93       	push	r23
    66d2:	8f 93       	push	r24
    66d4:	9f 93       	push	r25
    66d6:	af 93       	push	r26
    66d8:	bf 93       	push	r27
    66da:	ef 93       	push	r30
    66dc:	ff 93       	push	r31
    66de:	cf 93       	push	r28
    66e0:	df 93       	push	r29
    66e2:	cd b7       	in	r28, 0x3d	; 61
    66e4:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp3_cb) {
    66e6:	80 91 43 1c 	lds	r24, 0x1C43	; 0x801c43 <macsc_cmp3_cb>
    66ea:	90 91 44 1c 	lds	r25, 0x1C44	; 0x801c44 <macsc_cmp3_cb+0x1>
    66ee:	89 2b       	or	r24, r25
    66f0:	31 f0       	breq	.+12     	; 0x66fe <__vector_67+0x4a>
		macsc_cmp3_cb();
    66f2:	80 91 43 1c 	lds	r24, 0x1C43	; 0x801c43 <macsc_cmp3_cb>
    66f6:	90 91 44 1c 	lds	r25, 0x1C44	; 0x801c44 <macsc_cmp3_cb+0x1>
    66fa:	fc 01       	movw	r30, r24
    66fc:	09 95       	icall
	}
}
    66fe:	00 00       	nop
    6700:	df 91       	pop	r29
    6702:	cf 91       	pop	r28
    6704:	ff 91       	pop	r31
    6706:	ef 91       	pop	r30
    6708:	bf 91       	pop	r27
    670a:	af 91       	pop	r26
    670c:	9f 91       	pop	r25
    670e:	8f 91       	pop	r24
    6710:	7f 91       	pop	r23
    6712:	6f 91       	pop	r22
    6714:	5f 91       	pop	r21
    6716:	4f 91       	pop	r20
    6718:	3f 91       	pop	r19
    671a:	2f 91       	pop	r18
    671c:	0f 90       	pop	r0
    671e:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6722:	0f 90       	pop	r0
    6724:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6728:	0f 90       	pop	r0
    672a:	1f 90       	pop	r1
    672c:	18 95       	reti

0000672e <__vector_69>:
 *
 * This function will handle interrupt of the Back-off Slot counter and
 * call the callback function.
 */
ISR(SCNT_BACKOFF_vect)
{
    672e:	1f 92       	push	r1
    6730:	0f 92       	push	r0
    6732:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6736:	0f 92       	push	r0
    6738:	11 24       	eor	r1, r1
    673a:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    673e:	0f 92       	push	r0
    6740:	2f 93       	push	r18
    6742:	3f 93       	push	r19
    6744:	4f 93       	push	r20
    6746:	5f 93       	push	r21
    6748:	6f 93       	push	r22
    674a:	7f 93       	push	r23
    674c:	8f 93       	push	r24
    674e:	9f 93       	push	r25
    6750:	af 93       	push	r26
    6752:	bf 93       	push	r27
    6754:	ef 93       	push	r30
    6756:	ff 93       	push	r31
    6758:	cf 93       	push	r28
    675a:	df 93       	push	r29
    675c:	cd b7       	in	r28, 0x3d	; 61
    675e:	de b7       	in	r29, 0x3e	; 62
	if (macsc_slotcnt_cb) {
    6760:	80 91 45 1c 	lds	r24, 0x1C45	; 0x801c45 <macsc_slotcnt_cb>
    6764:	90 91 46 1c 	lds	r25, 0x1C46	; 0x801c46 <macsc_slotcnt_cb+0x1>
    6768:	89 2b       	or	r24, r25
    676a:	31 f0       	breq	.+12     	; 0x6778 <__vector_69+0x4a>
		macsc_slotcnt_cb();
    676c:	80 91 45 1c 	lds	r24, 0x1C45	; 0x801c45 <macsc_slotcnt_cb>
    6770:	90 91 46 1c 	lds	r25, 0x1C46	; 0x801c46 <macsc_slotcnt_cb+0x1>
    6774:	fc 01       	movw	r30, r24
    6776:	09 95       	icall
	}
}
    6778:	00 00       	nop
    677a:	df 91       	pop	r29
    677c:	cf 91       	pop	r28
    677e:	ff 91       	pop	r31
    6780:	ef 91       	pop	r30
    6782:	bf 91       	pop	r27
    6784:	af 91       	pop	r26
    6786:	9f 91       	pop	r25
    6788:	8f 91       	pop	r24
    678a:	7f 91       	pop	r23
    678c:	6f 91       	pop	r22
    678e:	5f 91       	pop	r21
    6790:	4f 91       	pop	r20
    6792:	3f 91       	pop	r19
    6794:	2f 91       	pop	r18
    6796:	0f 90       	pop	r0
    6798:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    679c:	0f 90       	pop	r0
    679e:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    67a2:	0f 90       	pop	r0
    67a4:	1f 90       	pop	r1
    67a6:	18 95       	reti

000067a8 <macsc_enable>:
 *
 * \param none
 *
 */
void macsc_enable(void)
{
    67a8:	cf 93       	push	r28
    67aa:	df 93       	push	r29
    67ac:	1f 92       	push	r1
    67ae:	cd b7       	in	r28, 0x3d	; 61
    67b0:	de b7       	in	r29, 0x3e	; 62
	irqflags_t iflags = cpu_irq_save();
    67b2:	0e 94 83 32 	call	0x6506	; 0x6506 <cpu_irq_save>
    67b6:	89 83       	std	Y+1, r24	; 0x01

	SCCR0 |= (1 << SCEN);
    67b8:	8c ed       	ldi	r24, 0xDC	; 220
    67ba:	90 e0       	ldi	r25, 0x00	; 0
    67bc:	2c ed       	ldi	r18, 0xDC	; 220
    67be:	30 e0       	ldi	r19, 0x00	; 0
    67c0:	f9 01       	movw	r30, r18
    67c2:	20 81       	ld	r18, Z
    67c4:	20 62       	ori	r18, 0x20	; 32
    67c6:	fc 01       	movw	r30, r24
    67c8:	20 83       	st	Z, r18

	cpu_irq_restore(iflags);
    67ca:	89 81       	ldd	r24, Y+1	; 0x01
    67cc:	0e 94 93 32 	call	0x6526	; 0x6526 <cpu_irq_restore>
}
    67d0:	00 00       	nop
    67d2:	0f 90       	pop	r0
    67d4:	df 91       	pop	r29
    67d6:	cf 91       	pop	r28
    67d8:	08 95       	ret

000067da <is_macsc_enable>:
 *
 * \param none
 *
 */
bool is_macsc_enable(void)
{	
    67da:	cf 93       	push	r28
    67dc:	df 93       	push	r29
    67de:	cd b7       	in	r28, 0x3d	; 61
    67e0:	de b7       	in	r29, 0x3e	; 62
   	return(SCCR0&&(1<<SCEN));	
    67e2:	8c ed       	ldi	r24, 0xDC	; 220
    67e4:	90 e0       	ldi	r25, 0x00	; 0
    67e6:	fc 01       	movw	r30, r24
    67e8:	80 81       	ld	r24, Z
    67ea:	88 23       	and	r24, r24
    67ec:	19 f0       	breq	.+6      	; 0x67f4 <is_macsc_enable+0x1a>
    67ee:	81 e0       	ldi	r24, 0x01	; 1
    67f0:	90 e0       	ldi	r25, 0x00	; 0
    67f2:	02 c0       	rjmp	.+4      	; 0x67f8 <is_macsc_enable+0x1e>
    67f4:	80 e0       	ldi	r24, 0x00	; 0
    67f6:	90 e0       	ldi	r25, 0x00	; 0
    67f8:	81 70       	andi	r24, 0x01	; 1
}
    67fa:	df 91       	pop	r29
    67fc:	cf 91       	pop	r28
    67fe:	08 95       	ret

00006800 <macsc_disable>:
 *
 * \param none
 *
 */
void macsc_disable(void)
{
    6800:	cf 93       	push	r28
    6802:	df 93       	push	r29
    6804:	cd b7       	in	r28, 0x3d	; 61
    6806:	de b7       	in	r29, 0x3e	; 62
	SCCR0 &= ~(1<<SCEN);
    6808:	8c ed       	ldi	r24, 0xDC	; 220
    680a:	90 e0       	ldi	r25, 0x00	; 0
    680c:	2c ed       	ldi	r18, 0xDC	; 220
    680e:	30 e0       	ldi	r19, 0x00	; 0
    6810:	f9 01       	movw	r30, r18
    6812:	20 81       	ld	r18, Z
    6814:	2f 7d       	andi	r18, 0xDF	; 223
    6816:	fc 01       	movw	r30, r24
    6818:	20 83       	st	Z, r18
}
    681a:	00 00       	nop
    681c:	df 91       	pop	r29
    681e:	cf 91       	pop	r28
    6820:	08 95       	ret

00006822 <is_macsc_backoff_enable>:
 *
 * \param none
 *
 */
bool is_macsc_backoff_enable(void)
{	
    6822:	cf 93       	push	r28
    6824:	df 93       	push	r29
    6826:	cd b7       	in	r28, 0x3d	; 61
    6828:	de b7       	in	r29, 0x3e	; 62
   	return(SCCR1&&(1<<SCENBO));	
    682a:	8d ed       	ldi	r24, 0xDD	; 221
    682c:	90 e0       	ldi	r25, 0x00	; 0
    682e:	fc 01       	movw	r30, r24
    6830:	80 81       	ld	r24, Z
    6832:	88 23       	and	r24, r24
    6834:	19 f0       	breq	.+6      	; 0x683c <is_macsc_backoff_enable+0x1a>
    6836:	81 e0       	ldi	r24, 0x01	; 1
    6838:	90 e0       	ldi	r25, 0x00	; 0
    683a:	02 c0       	rjmp	.+4      	; 0x6840 <is_macsc_backoff_enable+0x1e>
    683c:	80 e0       	ldi	r24, 0x00	; 0
    683e:	90 e0       	ldi	r25, 0x00	; 0
    6840:	81 70       	andi	r24, 0x01	; 1
}
    6842:	df 91       	pop	r29
    6844:	cf 91       	pop	r28
    6846:	08 95       	ret

00006848 <macsc_enable_cmp_int>:
/**
 * \brief Enables compare interrupts of the MACSC 
 * \param channel Compare channel
 */
void macsc_enable_cmp_int(enum macsc_cc_channel channel)
{
    6848:	cf 93       	push	r28
    684a:	df 93       	push	r29
    684c:	1f 92       	push	r1
    684e:	cd b7       	in	r28, 0x3d	; 61
    6850:	de b7       	in	r29, 0x3e	; 62
    6852:	89 83       	std	Y+1, r24	; 0x01
	switch (channel) {
    6854:	89 81       	ldd	r24, Y+1	; 0x01
    6856:	88 2f       	mov	r24, r24
    6858:	90 e0       	ldi	r25, 0x00	; 0
    685a:	82 30       	cpi	r24, 0x02	; 2
    685c:	91 05       	cpc	r25, r1
    685e:	29 f1       	breq	.+74     	; 0x68aa <macsc_enable_cmp_int+0x62>
    6860:	83 30       	cpi	r24, 0x03	; 3
    6862:	91 05       	cpc	r25, r1
    6864:	09 f4       	brne	.+2      	; 0x6868 <macsc_enable_cmp_int+0x20>
    6866:	3e c0       	rjmp	.+124    	; 0x68e4 <macsc_enable_cmp_int+0x9c>
    6868:	01 97       	sbiw	r24, 0x01	; 1
    686a:	09 f0       	breq	.+2      	; 0x686e <macsc_enable_cmp_int+0x26>
		}
	}
	break;

	default:
		break;
    686c:	5d c0       	rjmp	.+186    	; 0x6928 <macsc_enable_cmp_int+0xe0>
void macsc_enable_cmp_int(enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if ((SCIRQM & (1 << IRQMCP1)) == 0) {
    686e:	8f ed       	ldi	r24, 0xDF	; 223
    6870:	90 e0       	ldi	r25, 0x00	; 0
    6872:	fc 01       	movw	r30, r24
    6874:	80 81       	ld	r24, Z
    6876:	88 2f       	mov	r24, r24
    6878:	90 e0       	ldi	r25, 0x00	; 0
    687a:	81 70       	andi	r24, 0x01	; 1
    687c:	99 27       	eor	r25, r25
    687e:	89 2b       	or	r24, r25
    6880:	09 f0       	breq	.+2      	; 0x6884 <macsc_enable_cmp_int+0x3c>
    6882:	4d c0       	rjmp	.+154    	; 0x691e <macsc_enable_cmp_int+0xd6>
			SCIRQS |= (1 << IRQSCP1);
    6884:	80 ee       	ldi	r24, 0xE0	; 224
    6886:	90 e0       	ldi	r25, 0x00	; 0
    6888:	20 ee       	ldi	r18, 0xE0	; 224
    688a:	30 e0       	ldi	r19, 0x00	; 0
    688c:	f9 01       	movw	r30, r18
    688e:	20 81       	ld	r18, Z
    6890:	21 60       	ori	r18, 0x01	; 1
    6892:	fc 01       	movw	r30, r24
    6894:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP1);
    6896:	8f ed       	ldi	r24, 0xDF	; 223
    6898:	90 e0       	ldi	r25, 0x00	; 0
    689a:	2f ed       	ldi	r18, 0xDF	; 223
    689c:	30 e0       	ldi	r19, 0x00	; 0
    689e:	f9 01       	movw	r30, r18
    68a0:	20 81       	ld	r18, Z
    68a2:	21 60       	ori	r18, 0x01	; 1
    68a4:	fc 01       	movw	r30, r24
    68a6:	20 83       	st	Z, r18
		}
	}
	break;
    68a8:	3a c0       	rjmp	.+116    	; 0x691e <macsc_enable_cmp_int+0xd6>

	case MACSC_CC2:
	{
		if ((SCIRQM & (1 << IRQMCP2)) == 0) {
    68aa:	8f ed       	ldi	r24, 0xDF	; 223
    68ac:	90 e0       	ldi	r25, 0x00	; 0
    68ae:	fc 01       	movw	r30, r24
    68b0:	80 81       	ld	r24, Z
    68b2:	88 2f       	mov	r24, r24
    68b4:	90 e0       	ldi	r25, 0x00	; 0
    68b6:	82 70       	andi	r24, 0x02	; 2
    68b8:	99 27       	eor	r25, r25
    68ba:	89 2b       	or	r24, r25
    68bc:	91 f5       	brne	.+100    	; 0x6922 <macsc_enable_cmp_int+0xda>
			SCIRQS |= (1 << IRQSCP2);
    68be:	80 ee       	ldi	r24, 0xE0	; 224
    68c0:	90 e0       	ldi	r25, 0x00	; 0
    68c2:	20 ee       	ldi	r18, 0xE0	; 224
    68c4:	30 e0       	ldi	r19, 0x00	; 0
    68c6:	f9 01       	movw	r30, r18
    68c8:	20 81       	ld	r18, Z
    68ca:	22 60       	ori	r18, 0x02	; 2
    68cc:	fc 01       	movw	r30, r24
    68ce:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP2);
    68d0:	8f ed       	ldi	r24, 0xDF	; 223
    68d2:	90 e0       	ldi	r25, 0x00	; 0
    68d4:	2f ed       	ldi	r18, 0xDF	; 223
    68d6:	30 e0       	ldi	r19, 0x00	; 0
    68d8:	f9 01       	movw	r30, r18
    68da:	20 81       	ld	r18, Z
    68dc:	22 60       	ori	r18, 0x02	; 2
    68de:	fc 01       	movw	r30, r24
    68e0:	20 83       	st	Z, r18
		}
	}
	break;
    68e2:	1f c0       	rjmp	.+62     	; 0x6922 <macsc_enable_cmp_int+0xda>

	case MACSC_CC3:
	{
		if ((SCIRQM & (1 << IRQMCP3)) == 0) {
    68e4:	8f ed       	ldi	r24, 0xDF	; 223
    68e6:	90 e0       	ldi	r25, 0x00	; 0
    68e8:	fc 01       	movw	r30, r24
    68ea:	80 81       	ld	r24, Z
    68ec:	88 2f       	mov	r24, r24
    68ee:	90 e0       	ldi	r25, 0x00	; 0
    68f0:	84 70       	andi	r24, 0x04	; 4
    68f2:	99 27       	eor	r25, r25
    68f4:	89 2b       	or	r24, r25
    68f6:	b9 f4       	brne	.+46     	; 0x6926 <macsc_enable_cmp_int+0xde>
			SCIRQS |= (1 << IRQSCP3);
    68f8:	80 ee       	ldi	r24, 0xE0	; 224
    68fa:	90 e0       	ldi	r25, 0x00	; 0
    68fc:	20 ee       	ldi	r18, 0xE0	; 224
    68fe:	30 e0       	ldi	r19, 0x00	; 0
    6900:	f9 01       	movw	r30, r18
    6902:	20 81       	ld	r18, Z
    6904:	24 60       	ori	r18, 0x04	; 4
    6906:	fc 01       	movw	r30, r24
    6908:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP3);
    690a:	8f ed       	ldi	r24, 0xDF	; 223
    690c:	90 e0       	ldi	r25, 0x00	; 0
    690e:	2f ed       	ldi	r18, 0xDF	; 223
    6910:	30 e0       	ldi	r19, 0x00	; 0
    6912:	f9 01       	movw	r30, r18
    6914:	20 81       	ld	r18, Z
    6916:	24 60       	ori	r18, 0x04	; 4
    6918:	fc 01       	movw	r30, r24
    691a:	20 83       	st	Z, r18
		}
	}
	break;
    691c:	04 c0       	rjmp	.+8      	; 0x6926 <macsc_enable_cmp_int+0xde>
		if ((SCIRQM & (1 << IRQMCP1)) == 0) {
			SCIRQS |= (1 << IRQSCP1);
			SCIRQM |= (1 << IRQMCP1);
		}
	}
	break;
    691e:	00 00       	nop
    6920:	03 c0       	rjmp	.+6      	; 0x6928 <macsc_enable_cmp_int+0xe0>
		if ((SCIRQM & (1 << IRQMCP2)) == 0) {
			SCIRQS |= (1 << IRQSCP2);
			SCIRQM |= (1 << IRQMCP2);
		}
	}
	break;
    6922:	00 00       	nop
    6924:	01 c0       	rjmp	.+2      	; 0x6928 <macsc_enable_cmp_int+0xe0>
		if ((SCIRQM & (1 << IRQMCP3)) == 0) {
			SCIRQS |= (1 << IRQSCP3);
			SCIRQM |= (1 << IRQMCP3);
		}
	}
	break;
    6926:	00 00       	nop

	default:
		break;
	}
}
    6928:	00 00       	nop
    692a:	0f 90       	pop	r0
    692c:	df 91       	pop	r29
    692e:	cf 91       	pop	r28
    6930:	08 95       	ret

00006932 <macsc_disable_cmp_int>:
/**
 * \brief Disables compare interrupts of the MACSC 
 * \param channel Compare channel
 */
void macsc_disable_cmp_int(enum macsc_cc_channel channel)
{
    6932:	cf 93       	push	r28
    6934:	df 93       	push	r29
    6936:	1f 92       	push	r1
    6938:	cd b7       	in	r28, 0x3d	; 61
    693a:	de b7       	in	r29, 0x3e	; 62
    693c:	89 83       	std	Y+1, r24	; 0x01
	switch (channel) {
    693e:	89 81       	ldd	r24, Y+1	; 0x01
    6940:	88 2f       	mov	r24, r24
    6942:	90 e0       	ldi	r25, 0x00	; 0
    6944:	82 30       	cpi	r24, 0x02	; 2
    6946:	91 05       	cpc	r25, r1
    6948:	19 f1       	breq	.+70     	; 0x6990 <macsc_disable_cmp_int+0x5e>
    694a:	83 30       	cpi	r24, 0x03	; 3
    694c:	91 05       	cpc	r25, r1
    694e:	29 f1       	breq	.+74     	; 0x699a <macsc_disable_cmp_int+0x68>
    6950:	01 97       	sbiw	r24, 0x01	; 1
    6952:	09 f0       	breq	.+2      	; 0x6956 <macsc_disable_cmp_int+0x24>
		}
	}
	break;

	default:
		break;
    6954:	28 c0       	rjmp	.+80     	; 0x69a6 <macsc_disable_cmp_int+0x74>
void macsc_disable_cmp_int(enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if ((SCIRQM & (1 << IRQMCP1)) == 1) {
    6956:	8f ed       	ldi	r24, 0xDF	; 223
    6958:	90 e0       	ldi	r25, 0x00	; 0
    695a:	fc 01       	movw	r30, r24
    695c:	80 81       	ld	r24, Z
    695e:	88 2f       	mov	r24, r24
    6960:	90 e0       	ldi	r25, 0x00	; 0
    6962:	81 70       	andi	r24, 0x01	; 1
    6964:	99 27       	eor	r25, r25
    6966:	89 2b       	or	r24, r25
    6968:	e9 f0       	breq	.+58     	; 0x69a4 <macsc_disable_cmp_int+0x72>
			SCIRQS |= (1 << IRQSCP1);
    696a:	80 ee       	ldi	r24, 0xE0	; 224
    696c:	90 e0       	ldi	r25, 0x00	; 0
    696e:	20 ee       	ldi	r18, 0xE0	; 224
    6970:	30 e0       	ldi	r19, 0x00	; 0
    6972:	f9 01       	movw	r30, r18
    6974:	20 81       	ld	r18, Z
    6976:	21 60       	ori	r18, 0x01	; 1
    6978:	fc 01       	movw	r30, r24
    697a:	20 83       	st	Z, r18
			SCIRQM &= ~(1 << IRQMCP1);
    697c:	8f ed       	ldi	r24, 0xDF	; 223
    697e:	90 e0       	ldi	r25, 0x00	; 0
    6980:	2f ed       	ldi	r18, 0xDF	; 223
    6982:	30 e0       	ldi	r19, 0x00	; 0
    6984:	f9 01       	movw	r30, r18
    6986:	20 81       	ld	r18, Z
    6988:	2e 7f       	andi	r18, 0xFE	; 254
    698a:	fc 01       	movw	r30, r24
    698c:	20 83       	st	Z, r18
		}
	}
	break;
    698e:	0a c0       	rjmp	.+20     	; 0x69a4 <macsc_disable_cmp_int+0x72>

	case MACSC_CC2:
	{
		if ((SCIRQM & (1 << IRQMCP2)) == 1) {
    6990:	8f ed       	ldi	r24, 0xDF	; 223
    6992:	90 e0       	ldi	r25, 0x00	; 0
    6994:	fc 01       	movw	r30, r24
    6996:	80 81       	ld	r24, Z
			SCIRQS |= (1 << IRQSCP2);
			SCIRQM &= ~(1 << IRQMCP2);
		}
	}
	break;
    6998:	06 c0       	rjmp	.+12     	; 0x69a6 <macsc_disable_cmp_int+0x74>

	case MACSC_CC3:
	{
		if ((SCIRQM & (1 << IRQMCP3)) == 1) {
    699a:	8f ed       	ldi	r24, 0xDF	; 223
    699c:	90 e0       	ldi	r25, 0x00	; 0
    699e:	fc 01       	movw	r30, r24
    69a0:	80 81       	ld	r24, Z
			SCIRQS |= (1 << IRQSCP3);
			SCIRQM &= ~(1 << IRQMCP3);
		}
	}
	break;
    69a2:	01 c0       	rjmp	.+2      	; 0x69a6 <macsc_disable_cmp_int+0x74>
		if ((SCIRQM & (1 << IRQMCP1)) == 1) {
			SCIRQS |= (1 << IRQSCP1);
			SCIRQM &= ~(1 << IRQMCP1);
		}
	}
	break;
    69a4:	00 00       	nop
	break;

	default:
		break;
	}
}
    69a6:	00 00       	nop
    69a8:	0f 90       	pop	r0
    69aa:	df 91       	pop	r29
    69ac:	cf 91       	pop	r28
    69ae:	08 95       	ret

000069b0 <macsc_use_cmp>:
 * \param cmp compare value for SCOCRx register
 * \param channel Compare channel
 */
void macsc_use_cmp(bool abs_rel, uint32_t cmp,
		enum macsc_cc_channel channel)
{
    69b0:	cf 93       	push	r28
    69b2:	df 93       	push	r29
    69b4:	cd b7       	in	r28, 0x3d	; 61
    69b6:	de b7       	in	r29, 0x3e	; 62
    69b8:	62 97       	sbiw	r28, 0x12	; 18
    69ba:	0f b6       	in	r0, 0x3f	; 63
    69bc:	f8 94       	cli
    69be:	de bf       	out	0x3e, r29	; 62
    69c0:	0f be       	out	0x3f, r0	; 63
    69c2:	cd bf       	out	0x3d, r28	; 61
    69c4:	8d 87       	std	Y+13, r24	; 0x0d
    69c6:	4e 87       	std	Y+14, r20	; 0x0e
    69c8:	5f 87       	std	Y+15, r21	; 0x0f
    69ca:	68 8b       	std	Y+16, r22	; 0x10
    69cc:	79 8b       	std	Y+17, r23	; 0x11
    69ce:	2a 8b       	std	Y+18, r18	; 0x12
	switch (channel) {
    69d0:	8a 89       	ldd	r24, Y+18	; 0x12
    69d2:	88 2f       	mov	r24, r24
    69d4:	90 e0       	ldi	r25, 0x00	; 0
    69d6:	82 30       	cpi	r24, 0x02	; 2
    69d8:	91 05       	cpc	r25, r1
    69da:	d1 f1       	breq	.+116    	; 0x6a50 <macsc_use_cmp+0xa0>
    69dc:	83 30       	cpi	r24, 0x03	; 3
    69de:	91 05       	cpc	r25, r1
    69e0:	09 f4       	brne	.+2      	; 0x69e4 <macsc_use_cmp+0x34>
    69e2:	69 c0       	rjmp	.+210    	; 0x6ab6 <macsc_use_cmp+0x106>
    69e4:	01 97       	sbiw	r24, 0x01	; 1
    69e6:	09 f0       	breq	.+2      	; 0x69ea <macsc_use_cmp+0x3a>
		MACSC_WRITE32(SCOCR3, cmp);
	}
	break;

	default:
		break;
    69e8:	99 c0       	rjmp	.+306    	; 0x6b1c <macsc_use_cmp+0x16c>
		enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if (abs_rel) {
    69ea:	8d 85       	ldd	r24, Y+13	; 0x0d
    69ec:	88 23       	and	r24, r24
    69ee:	51 f0       	breq	.+20     	; 0x6a04 <macsc_use_cmp+0x54>
			SCCR0 |= (1 << SCCMP1);
    69f0:	8c ed       	ldi	r24, 0xDC	; 220
    69f2:	90 e0       	ldi	r25, 0x00	; 0
    69f4:	2c ed       	ldi	r18, 0xDC	; 220
    69f6:	30 e0       	ldi	r19, 0x00	; 0
    69f8:	f9 01       	movw	r30, r18
    69fa:	20 81       	ld	r18, Z
    69fc:	21 60       	ori	r18, 0x01	; 1
    69fe:	fc 01       	movw	r30, r24
    6a00:	20 83       	st	Z, r18
    6a02:	09 c0       	rjmp	.+18     	; 0x6a16 <macsc_use_cmp+0x66>
		} else {
			SCCR0 &= ~(1 << SCCMP1);
    6a04:	8c ed       	ldi	r24, 0xDC	; 220
    6a06:	90 e0       	ldi	r25, 0x00	; 0
    6a08:	2c ed       	ldi	r18, 0xDC	; 220
    6a0a:	30 e0       	ldi	r19, 0x00	; 0
    6a0c:	f9 01       	movw	r30, r18
    6a0e:	20 81       	ld	r18, Z
    6a10:	2e 7f       	andi	r18, 0xFE	; 254
    6a12:	fc 01       	movw	r30, r24
    6a14:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR1, cmp);
    6a16:	8e 85       	ldd	r24, Y+14	; 0x0e
    6a18:	9f 85       	ldd	r25, Y+15	; 0x0f
    6a1a:	a8 89       	ldd	r26, Y+16	; 0x10
    6a1c:	b9 89       	ldd	r27, Y+17	; 0x11
    6a1e:	89 83       	std	Y+1, r24	; 0x01
    6a20:	9a 83       	std	Y+2, r25	; 0x02
    6a22:	ab 83       	std	Y+3, r26	; 0x03
    6a24:	bc 83       	std	Y+4, r27	; 0x04
    6a26:	88 ef       	ldi	r24, 0xF8	; 248
    6a28:	90 e0       	ldi	r25, 0x00	; 0
    6a2a:	2c 81       	ldd	r18, Y+4	; 0x04
    6a2c:	fc 01       	movw	r30, r24
    6a2e:	20 83       	st	Z, r18
    6a30:	87 ef       	ldi	r24, 0xF7	; 247
    6a32:	90 e0       	ldi	r25, 0x00	; 0
    6a34:	2b 81       	ldd	r18, Y+3	; 0x03
    6a36:	fc 01       	movw	r30, r24
    6a38:	20 83       	st	Z, r18
    6a3a:	86 ef       	ldi	r24, 0xF6	; 246
    6a3c:	90 e0       	ldi	r25, 0x00	; 0
    6a3e:	2a 81       	ldd	r18, Y+2	; 0x02
    6a40:	fc 01       	movw	r30, r24
    6a42:	20 83       	st	Z, r18
    6a44:	85 ef       	ldi	r24, 0xF5	; 245
    6a46:	90 e0       	ldi	r25, 0x00	; 0
    6a48:	29 81       	ldd	r18, Y+1	; 0x01
    6a4a:	fc 01       	movw	r30, r24
    6a4c:	20 83       	st	Z, r18
	}
	break;
    6a4e:	66 c0       	rjmp	.+204    	; 0x6b1c <macsc_use_cmp+0x16c>

	case MACSC_CC2:
	{
		if (abs_rel) {
    6a50:	8d 85       	ldd	r24, Y+13	; 0x0d
    6a52:	88 23       	and	r24, r24
    6a54:	51 f0       	breq	.+20     	; 0x6a6a <macsc_use_cmp+0xba>
			SCCR0 |= (1 << SCCMP2);
    6a56:	8c ed       	ldi	r24, 0xDC	; 220
    6a58:	90 e0       	ldi	r25, 0x00	; 0
    6a5a:	2c ed       	ldi	r18, 0xDC	; 220
    6a5c:	30 e0       	ldi	r19, 0x00	; 0
    6a5e:	f9 01       	movw	r30, r18
    6a60:	20 81       	ld	r18, Z
    6a62:	22 60       	ori	r18, 0x02	; 2
    6a64:	fc 01       	movw	r30, r24
    6a66:	20 83       	st	Z, r18
    6a68:	09 c0       	rjmp	.+18     	; 0x6a7c <macsc_use_cmp+0xcc>
		} else {
			SCCR0 &= ~(1 << SCCMP2);
    6a6a:	8c ed       	ldi	r24, 0xDC	; 220
    6a6c:	90 e0       	ldi	r25, 0x00	; 0
    6a6e:	2c ed       	ldi	r18, 0xDC	; 220
    6a70:	30 e0       	ldi	r19, 0x00	; 0
    6a72:	f9 01       	movw	r30, r18
    6a74:	20 81       	ld	r18, Z
    6a76:	2d 7f       	andi	r18, 0xFD	; 253
    6a78:	fc 01       	movw	r30, r24
    6a7a:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR2, cmp);
    6a7c:	8e 85       	ldd	r24, Y+14	; 0x0e
    6a7e:	9f 85       	ldd	r25, Y+15	; 0x0f
    6a80:	a8 89       	ldd	r26, Y+16	; 0x10
    6a82:	b9 89       	ldd	r27, Y+17	; 0x11
    6a84:	8d 83       	std	Y+5, r24	; 0x05
    6a86:	9e 83       	std	Y+6, r25	; 0x06
    6a88:	af 83       	std	Y+7, r26	; 0x07
    6a8a:	b8 87       	std	Y+8, r27	; 0x08
    6a8c:	84 ef       	ldi	r24, 0xF4	; 244
    6a8e:	90 e0       	ldi	r25, 0x00	; 0
    6a90:	28 85       	ldd	r18, Y+8	; 0x08
    6a92:	fc 01       	movw	r30, r24
    6a94:	20 83       	st	Z, r18
    6a96:	83 ef       	ldi	r24, 0xF3	; 243
    6a98:	90 e0       	ldi	r25, 0x00	; 0
    6a9a:	2f 81       	ldd	r18, Y+7	; 0x07
    6a9c:	fc 01       	movw	r30, r24
    6a9e:	20 83       	st	Z, r18
    6aa0:	82 ef       	ldi	r24, 0xF2	; 242
    6aa2:	90 e0       	ldi	r25, 0x00	; 0
    6aa4:	2e 81       	ldd	r18, Y+6	; 0x06
    6aa6:	fc 01       	movw	r30, r24
    6aa8:	20 83       	st	Z, r18
    6aaa:	81 ef       	ldi	r24, 0xF1	; 241
    6aac:	90 e0       	ldi	r25, 0x00	; 0
    6aae:	2d 81       	ldd	r18, Y+5	; 0x05
    6ab0:	fc 01       	movw	r30, r24
    6ab2:	20 83       	st	Z, r18
	}
	break;
    6ab4:	33 c0       	rjmp	.+102    	; 0x6b1c <macsc_use_cmp+0x16c>

	case MACSC_CC3:
	{
		if (abs_rel) {
    6ab6:	8d 85       	ldd	r24, Y+13	; 0x0d
    6ab8:	88 23       	and	r24, r24
    6aba:	51 f0       	breq	.+20     	; 0x6ad0 <macsc_use_cmp+0x120>
			SCCR0 |= (1 << SCCMP3);
    6abc:	8c ed       	ldi	r24, 0xDC	; 220
    6abe:	90 e0       	ldi	r25, 0x00	; 0
    6ac0:	2c ed       	ldi	r18, 0xDC	; 220
    6ac2:	30 e0       	ldi	r19, 0x00	; 0
    6ac4:	f9 01       	movw	r30, r18
    6ac6:	20 81       	ld	r18, Z
    6ac8:	24 60       	ori	r18, 0x04	; 4
    6aca:	fc 01       	movw	r30, r24
    6acc:	20 83       	st	Z, r18
    6ace:	09 c0       	rjmp	.+18     	; 0x6ae2 <macsc_use_cmp+0x132>
		} else {
			SCCR0 &= ~(1 << SCCMP3);
    6ad0:	8c ed       	ldi	r24, 0xDC	; 220
    6ad2:	90 e0       	ldi	r25, 0x00	; 0
    6ad4:	2c ed       	ldi	r18, 0xDC	; 220
    6ad6:	30 e0       	ldi	r19, 0x00	; 0
    6ad8:	f9 01       	movw	r30, r18
    6ada:	20 81       	ld	r18, Z
    6adc:	2b 7f       	andi	r18, 0xFB	; 251
    6ade:	fc 01       	movw	r30, r24
    6ae0:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR3, cmp);
    6ae2:	8e 85       	ldd	r24, Y+14	; 0x0e
    6ae4:	9f 85       	ldd	r25, Y+15	; 0x0f
    6ae6:	a8 89       	ldd	r26, Y+16	; 0x10
    6ae8:	b9 89       	ldd	r27, Y+17	; 0x11
    6aea:	89 87       	std	Y+9, r24	; 0x09
    6aec:	9a 87       	std	Y+10, r25	; 0x0a
    6aee:	ab 87       	std	Y+11, r26	; 0x0b
    6af0:	bc 87       	std	Y+12, r27	; 0x0c
    6af2:	80 ef       	ldi	r24, 0xF0	; 240
    6af4:	90 e0       	ldi	r25, 0x00	; 0
    6af6:	2c 85       	ldd	r18, Y+12	; 0x0c
    6af8:	fc 01       	movw	r30, r24
    6afa:	20 83       	st	Z, r18
    6afc:	8f ee       	ldi	r24, 0xEF	; 239
    6afe:	90 e0       	ldi	r25, 0x00	; 0
    6b00:	2b 85       	ldd	r18, Y+11	; 0x0b
    6b02:	fc 01       	movw	r30, r24
    6b04:	20 83       	st	Z, r18
    6b06:	8e ee       	ldi	r24, 0xEE	; 238
    6b08:	90 e0       	ldi	r25, 0x00	; 0
    6b0a:	2a 85       	ldd	r18, Y+10	; 0x0a
    6b0c:	fc 01       	movw	r30, r24
    6b0e:	20 83       	st	Z, r18
    6b10:	8d ee       	ldi	r24, 0xED	; 237
    6b12:	90 e0       	ldi	r25, 0x00	; 0
    6b14:	29 85       	ldd	r18, Y+9	; 0x09
    6b16:	fc 01       	movw	r30, r24
    6b18:	20 83       	st	Z, r18
	}
	break;
    6b1a:	00 00       	nop

	default:
		break;
	}
}
    6b1c:	00 00       	nop
    6b1e:	62 96       	adiw	r28, 0x12	; 18
    6b20:	0f b6       	in	r0, 0x3f	; 63
    6b22:	f8 94       	cli
    6b24:	de bf       	out	0x3e, r29	; 62
    6b26:	0f be       	out	0x3f, r0	; 63
    6b28:	cd bf       	out	0x3d, r28	; 61
    6b2a:	df 91       	pop	r29
    6b2c:	cf 91       	pop	r28
    6b2e:	08 95       	ret

00006b30 <macsc_set_ovf_int_cb>:

void macsc_set_ovf_int_cb(macsc_callback_t callback)
{
    6b30:	cf 93       	push	r28
    6b32:	df 93       	push	r29
    6b34:	00 d0       	rcall	.+0      	; 0x6b36 <macsc_set_ovf_int_cb+0x6>
    6b36:	cd b7       	in	r28, 0x3d	; 61
    6b38:	de b7       	in	r29, 0x3e	; 62
    6b3a:	9a 83       	std	Y+2, r25	; 0x02
    6b3c:	89 83       	std	Y+1, r24	; 0x01
	macsc_ovf_cb = callback;
    6b3e:	89 81       	ldd	r24, Y+1	; 0x01
    6b40:	9a 81       	ldd	r25, Y+2	; 0x02
    6b42:	90 93 3e 1c 	sts	0x1C3E, r25	; 0x801c3e <macsc_ovf_cb+0x1>
    6b46:	80 93 3d 1c 	sts	0x1C3D, r24	; 0x801c3d <macsc_ovf_cb>
}
    6b4a:	00 00       	nop
    6b4c:	0f 90       	pop	r0
    6b4e:	0f 90       	pop	r0
    6b50:	df 91       	pop	r29
    6b52:	cf 91       	pop	r28
    6b54:	08 95       	ret

00006b56 <macsc_set_cmp1_int_cb>:

void macsc_set_cmp1_int_cb(macsc_callback_t callback)
{
    6b56:	cf 93       	push	r28
    6b58:	df 93       	push	r29
    6b5a:	00 d0       	rcall	.+0      	; 0x6b5c <macsc_set_cmp1_int_cb+0x6>
    6b5c:	cd b7       	in	r28, 0x3d	; 61
    6b5e:	de b7       	in	r29, 0x3e	; 62
    6b60:	9a 83       	std	Y+2, r25	; 0x02
    6b62:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp1_cb = callback;
    6b64:	89 81       	ldd	r24, Y+1	; 0x01
    6b66:	9a 81       	ldd	r25, Y+2	; 0x02
    6b68:	90 93 40 1c 	sts	0x1C40, r25	; 0x801c40 <macsc_cmp1_cb+0x1>
    6b6c:	80 93 3f 1c 	sts	0x1C3F, r24	; 0x801c3f <macsc_cmp1_cb>
}
    6b70:	00 00       	nop
    6b72:	0f 90       	pop	r0
    6b74:	0f 90       	pop	r0
    6b76:	df 91       	pop	r29
    6b78:	cf 91       	pop	r28
    6b7a:	08 95       	ret

00006b7c <macsc_set_cmp2_int_cb>:

void macsc_set_cmp2_int_cb(macsc_callback_t callback)
{
    6b7c:	cf 93       	push	r28
    6b7e:	df 93       	push	r29
    6b80:	00 d0       	rcall	.+0      	; 0x6b82 <macsc_set_cmp2_int_cb+0x6>
    6b82:	cd b7       	in	r28, 0x3d	; 61
    6b84:	de b7       	in	r29, 0x3e	; 62
    6b86:	9a 83       	std	Y+2, r25	; 0x02
    6b88:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp2_cb = callback;
    6b8a:	89 81       	ldd	r24, Y+1	; 0x01
    6b8c:	9a 81       	ldd	r25, Y+2	; 0x02
    6b8e:	90 93 42 1c 	sts	0x1C42, r25	; 0x801c42 <macsc_cmp2_cb+0x1>
    6b92:	80 93 41 1c 	sts	0x1C41, r24	; 0x801c41 <macsc_cmp2_cb>
}
    6b96:	00 00       	nop
    6b98:	0f 90       	pop	r0
    6b9a:	0f 90       	pop	r0
    6b9c:	df 91       	pop	r29
    6b9e:	cf 91       	pop	r28
    6ba0:	08 95       	ret

00006ba2 <macsc_set_cmp3_int_cb>:

void macsc_set_cmp3_int_cb(macsc_callback_t callback)
{
    6ba2:	cf 93       	push	r28
    6ba4:	df 93       	push	r29
    6ba6:	00 d0       	rcall	.+0      	; 0x6ba8 <macsc_set_cmp3_int_cb+0x6>
    6ba8:	cd b7       	in	r28, 0x3d	; 61
    6baa:	de b7       	in	r29, 0x3e	; 62
    6bac:	9a 83       	std	Y+2, r25	; 0x02
    6bae:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp3_cb = callback;
    6bb0:	89 81       	ldd	r24, Y+1	; 0x01
    6bb2:	9a 81       	ldd	r25, Y+2	; 0x02
    6bb4:	90 93 44 1c 	sts	0x1C44, r25	; 0x801c44 <macsc_cmp3_cb+0x1>
    6bb8:	80 93 43 1c 	sts	0x1C43, r24	; 0x801c43 <macsc_cmp3_cb>
}
    6bbc:	00 00       	nop
    6bbe:	0f 90       	pop	r0
    6bc0:	0f 90       	pop	r0
    6bc2:	df 91       	pop	r29
    6bc4:	cf 91       	pop	r28
    6bc6:	08 95       	ret

00006bc8 <macsc_set_backoff_slot_cntr_int_cb>:

void macsc_set_backoff_slot_cntr_int_cb(macsc_callback_t callback)
{
    6bc8:	cf 93       	push	r28
    6bca:	df 93       	push	r29
    6bcc:	00 d0       	rcall	.+0      	; 0x6bce <macsc_set_backoff_slot_cntr_int_cb+0x6>
    6bce:	cd b7       	in	r28, 0x3d	; 61
    6bd0:	de b7       	in	r29, 0x3e	; 62
    6bd2:	9a 83       	std	Y+2, r25	; 0x02
    6bd4:	89 83       	std	Y+1, r24	; 0x01
	macsc_slotcnt_cb = callback;
    6bd6:	89 81       	ldd	r24, Y+1	; 0x01
    6bd8:	9a 81       	ldd	r25, Y+2	; 0x02
    6bda:	90 93 46 1c 	sts	0x1C46, r25	; 0x801c46 <macsc_slotcnt_cb+0x1>
    6bde:	80 93 45 1c 	sts	0x1C45, r24	; 0x801c45 <macsc_slotcnt_cb>
}
    6be2:	00 00       	nop
    6be4:	0f 90       	pop	r0
    6be6:	0f 90       	pop	r0
    6be8:	df 91       	pop	r29
    6bea:	cf 91       	pop	r28
    6bec:	08 95       	ret

00006bee <usart_rx_enable>:
 * \brief Enable USART receiver.
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
    6bee:	cf 93       	push	r28
    6bf0:	df 93       	push	r29
    6bf2:	00 d0       	rcall	.+0      	; 0x6bf4 <usart_rx_enable+0x6>
    6bf4:	cd b7       	in	r28, 0x3d	; 61
    6bf6:	de b7       	in	r29, 0x3e	; 62
    6bf8:	9a 83       	std	Y+2, r25	; 0x02
    6bfa:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_RXEN_bm;
    6bfc:	89 81       	ldd	r24, Y+1	; 0x01
    6bfe:	9a 81       	ldd	r25, Y+2	; 0x02
    6c00:	fc 01       	movw	r30, r24
    6c02:	81 81       	ldd	r24, Z+1	; 0x01
    6c04:	28 2f       	mov	r18, r24
    6c06:	20 61       	ori	r18, 0x10	; 16
    6c08:	89 81       	ldd	r24, Y+1	; 0x01
    6c0a:	9a 81       	ldd	r25, Y+2	; 0x02
    6c0c:	fc 01       	movw	r30, r24
    6c0e:	21 83       	std	Z+1, r18	; 0x01
}
    6c10:	00 00       	nop
    6c12:	0f 90       	pop	r0
    6c14:	0f 90       	pop	r0
    6c16:	df 91       	pop	r29
    6c18:	cf 91       	pop	r28
    6c1a:	08 95       	ret

00006c1c <usart_format_set>:
 *  \param parityMode The parity Mode. Use USART_PMODE_t type.
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
    6c1c:	cf 93       	push	r28
    6c1e:	df 93       	push	r29
    6c20:	00 d0       	rcall	.+0      	; 0x6c22 <usart_format_set+0x6>
    6c22:	00 d0       	rcall	.+0      	; 0x6c24 <usart_format_set+0x8>
    6c24:	1f 92       	push	r1
    6c26:	cd b7       	in	r28, 0x3d	; 61
    6c28:	de b7       	in	r29, 0x3e	; 62
    6c2a:	9a 83       	std	Y+2, r25	; 0x02
    6c2c:	89 83       	std	Y+1, r24	; 0x01
    6c2e:	6b 83       	std	Y+3, r22	; 0x03
    6c30:	4c 83       	std	Y+4, r20	; 0x04
    6c32:	2d 83       	std	Y+5, r18	; 0x05
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
    6c34:	89 81       	ldd	r24, Y+1	; 0x01
    6c36:	9a 81       	ldd	r25, Y+2	; 0x02
    6c38:	fc 01       	movw	r30, r24
    6c3a:	82 81       	ldd	r24, Z+2	; 0x02
    6c3c:	28 2f       	mov	r18, r24
    6c3e:	29 7f       	andi	r18, 0xF9	; 249
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
    6c40:	8b 81       	ldd	r24, Y+3	; 0x03
    6c42:	88 2f       	mov	r24, r24
    6c44:	90 e0       	ldi	r25, 0x00	; 0
    6c46:	83 70       	andi	r24, 0x03	; 3
    6c48:	99 27       	eor	r25, r25
			<< USART_CHSIZE01C_gp);
    6c4a:	88 0f       	add	r24, r24
    6c4c:	99 1f       	adc	r25, r25
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
    6c4e:	82 2b       	or	r24, r18
    6c50:	28 2f       	mov	r18, r24
    6c52:	89 81       	ldd	r24, Y+1	; 0x01
    6c54:	9a 81       	ldd	r25, Y+2	; 0x02
    6c56:	fc 01       	movw	r30, r24
    6c58:	22 83       	std	Z+2, r18	; 0x02
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
			<< USART_CHSIZE01C_gp);
	(usart)->UCSRnB
		= ((usart)->UCSRnB &
    6c5a:	89 81       	ldd	r24, Y+1	; 0x01
    6c5c:	9a 81       	ldd	r25, Y+2	; 0x02
    6c5e:	fc 01       	movw	r30, r24
    6c60:	81 81       	ldd	r24, Z+1	; 0x01
    6c62:	28 2f       	mov	r18, r24
    6c64:	2b 7f       	andi	r18, 0xFB	; 251
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
    6c66:	8b 81       	ldd	r24, Y+3	; 0x03
    6c68:	88 2f       	mov	r24, r24
    6c6a:	90 e0       	ldi	r25, 0x00	; 0
    6c6c:	84 70       	andi	r24, 0x04	; 4
    6c6e:	99 27       	eor	r25, r25
			<< USART_CHSIZE2_bp);
    6c70:	88 0f       	add	r24, r24
    6c72:	99 1f       	adc	r25, r25
    6c74:	88 0f       	add	r24, r24
    6c76:	99 1f       	adc	r25, r25
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
			<< USART_CHSIZE01C_gp);
	(usart)->UCSRnB
		= ((usart)->UCSRnB &
    6c78:	82 2b       	or	r24, r18
    6c7a:	28 2f       	mov	r18, r24
    6c7c:	89 81       	ldd	r24, Y+1	; 0x01
    6c7e:	9a 81       	ldd	r25, Y+2	; 0x02
    6c80:	fc 01       	movw	r30, r24
    6c82:	21 83       	std	Z+1, r18	; 0x01
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
			<< USART_CHSIZE2_bp);

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;
    6c84:	89 81       	ldd	r24, Y+1	; 0x01
    6c86:	9a 81       	ldd	r25, Y+2	; 0x02
    6c88:	fc 01       	movw	r30, r24
    6c8a:	82 81       	ldd	r24, Z+2	; 0x02
    6c8c:	98 2f       	mov	r25, r24
    6c8e:	9f 7c       	andi	r25, 0xCF	; 207
    6c90:	8c 81       	ldd	r24, Y+4	; 0x04
    6c92:	89 2b       	or	r24, r25
    6c94:	28 2f       	mov	r18, r24
    6c96:	89 81       	ldd	r24, Y+1	; 0x01
    6c98:	9a 81       	ldd	r25, Y+2	; 0x02
    6c9a:	fc 01       	movw	r30, r24
    6c9c:	22 83       	std	Z+2, r18	; 0x02

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
    6c9e:	89 81       	ldd	r24, Y+1	; 0x01
    6ca0:	9a 81       	ldd	r25, Y+2	; 0x02
    6ca2:	fc 01       	movw	r30, r24
    6ca4:	82 81       	ldd	r24, Z+2	; 0x02
    6ca6:	28 2f       	mov	r18, r24
    6ca8:	27 7f       	andi	r18, 0xF7	; 247
			<< USART_STOPB_bp);
    6caa:	8d 81       	ldd	r24, Y+5	; 0x05
    6cac:	88 2f       	mov	r24, r24
    6cae:	90 e0       	ldi	r25, 0x00	; 0
    6cb0:	88 0f       	add	r24, r24
    6cb2:	99 1f       	adc	r25, r25
    6cb4:	88 0f       	add	r24, r24
    6cb6:	99 1f       	adc	r25, r25
    6cb8:	88 0f       	add	r24, r24
    6cba:	99 1f       	adc	r25, r25
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
			<< USART_CHSIZE2_bp);

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
    6cbc:	82 2b       	or	r24, r18
    6cbe:	28 2f       	mov	r18, r24
    6cc0:	89 81       	ldd	r24, Y+1	; 0x01
    6cc2:	9a 81       	ldd	r25, Y+2	; 0x02
    6cc4:	fc 01       	movw	r30, r24
    6cc6:	22 83       	std	Z+2, r18	; 0x02
			<< USART_STOPB_bp);
}
    6cc8:	00 00       	nop
    6cca:	0f 90       	pop	r0
    6ccc:	0f 90       	pop	r0
    6cce:	0f 90       	pop	r0
    6cd0:	0f 90       	pop	r0
    6cd2:	0f 90       	pop	r0
    6cd4:	df 91       	pop	r29
    6cd6:	cf 91       	pop	r28
    6cd8:	08 95       	ret

00006cda <usart_tx_enable>:
 * \brief Enable USART transmitter.
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
    6cda:	cf 93       	push	r28
    6cdc:	df 93       	push	r29
    6cde:	00 d0       	rcall	.+0      	; 0x6ce0 <usart_tx_enable+0x6>
    6ce0:	cd b7       	in	r28, 0x3d	; 61
    6ce2:	de b7       	in	r29, 0x3e	; 62
    6ce4:	9a 83       	std	Y+2, r25	; 0x02
    6ce6:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_TXEN_bm;
    6ce8:	89 81       	ldd	r24, Y+1	; 0x01
    6cea:	9a 81       	ldd	r25, Y+2	; 0x02
    6cec:	fc 01       	movw	r30, r24
    6cee:	81 81       	ldd	r24, Z+1	; 0x01
    6cf0:	28 2f       	mov	r18, r24
    6cf2:	28 60       	ori	r18, 0x08	; 8
    6cf4:	89 81       	ldd	r24, Y+1	; 0x01
    6cf6:	9a 81       	ldd	r25, Y+2	; 0x02
    6cf8:	fc 01       	movw	r30, r24
    6cfa:	21 83       	std	Z+1, r18	; 0x01
}
    6cfc:	00 00       	nop
    6cfe:	0f 90       	pop	r0
    6d00:	0f 90       	pop	r0
    6d02:	df 91       	pop	r29
    6d04:	cf 91       	pop	r28
    6d06:	08 95       	ret

00006d08 <usart_set_mode>:
 * - 0x1        : Synchronous mode.
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
    6d08:	cf 93       	push	r28
    6d0a:	df 93       	push	r29
    6d0c:	00 d0       	rcall	.+0      	; 0x6d0e <usart_set_mode+0x6>
    6d0e:	1f 92       	push	r1
    6d10:	cd b7       	in	r28, 0x3d	; 61
    6d12:	de b7       	in	r29, 0x3e	; 62
    6d14:	9a 83       	std	Y+2, r25	; 0x02
    6d16:	89 83       	std	Y+1, r24	; 0x01
    6d18:	6b 83       	std	Y+3, r22	; 0x03
	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_UMSEL01_gm)) | usartmode;
    6d1a:	89 81       	ldd	r24, Y+1	; 0x01
    6d1c:	9a 81       	ldd	r25, Y+2	; 0x02
    6d1e:	fc 01       	movw	r30, r24
    6d20:	82 81       	ldd	r24, Z+2	; 0x02
    6d22:	98 2f       	mov	r25, r24
    6d24:	9f 73       	andi	r25, 0x3F	; 63
    6d26:	8b 81       	ldd	r24, Y+3	; 0x03
    6d28:	89 2b       	or	r24, r25
    6d2a:	28 2f       	mov	r18, r24
    6d2c:	89 81       	ldd	r24, Y+1	; 0x01
    6d2e:	9a 81       	ldd	r25, Y+2	; 0x02
    6d30:	fc 01       	movw	r30, r24
    6d32:	22 83       	std	Z+2, r18	; 0x02
}
    6d34:	00 00       	nop
    6d36:	0f 90       	pop	r0
    6d38:	0f 90       	pop	r0
    6d3a:	0f 90       	pop	r0
    6d3c:	df 91       	pop	r29
    6d3e:	cf 91       	pop	r28
    6d40:	08 95       	ret

00006d42 <usart_data_register_is_empty>:
 * \brief Check if data register empty flag is set.
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t *usart)
{
    6d42:	cf 93       	push	r28
    6d44:	df 93       	push	r29
    6d46:	00 d0       	rcall	.+0      	; 0x6d48 <usart_data_register_is_empty+0x6>
    6d48:	cd b7       	in	r28, 0x3d	; 61
    6d4a:	de b7       	in	r29, 0x3e	; 62
    6d4c:	9a 83       	std	Y+2, r25	; 0x02
    6d4e:	89 83       	std	Y+1, r24	; 0x01
	return (usart)->UCSRnA & USART_DRE_bm;
    6d50:	89 81       	ldd	r24, Y+1	; 0x01
    6d52:	9a 81       	ldd	r25, Y+2	; 0x02
    6d54:	fc 01       	movw	r30, r24
    6d56:	80 81       	ld	r24, Z
    6d58:	88 2f       	mov	r24, r24
    6d5a:	90 e0       	ldi	r25, 0x00	; 0
    6d5c:	80 72       	andi	r24, 0x20	; 32
    6d5e:	99 27       	eor	r25, r25
    6d60:	21 e0       	ldi	r18, 0x01	; 1
    6d62:	89 2b       	or	r24, r25
    6d64:	09 f4       	brne	.+2      	; 0x6d68 <usart_data_register_is_empty+0x26>
    6d66:	20 e0       	ldi	r18, 0x00	; 0
    6d68:	82 2f       	mov	r24, r18
}
    6d6a:	0f 90       	pop	r0
    6d6c:	0f 90       	pop	r0
    6d6e:	df 91       	pop	r29
    6d70:	cf 91       	pop	r28
    6d72:	08 95       	ret

00006d74 <usart_rx_is_complete>:
 * Checks if the RX complete interrupt flag is set.
 *
 * \param usart The USART module.
 */
static inline bool usart_rx_is_complete(USART_t *usart)
{
    6d74:	cf 93       	push	r28
    6d76:	df 93       	push	r29
    6d78:	00 d0       	rcall	.+0      	; 0x6d7a <usart_rx_is_complete+0x6>
    6d7a:	cd b7       	in	r28, 0x3d	; 61
    6d7c:	de b7       	in	r29, 0x3e	; 62
    6d7e:	9a 83       	std	Y+2, r25	; 0x02
    6d80:	89 83       	std	Y+1, r24	; 0x01
	return (usart)->UCSRnA & USART_RXC_bm;
    6d82:	89 81       	ldd	r24, Y+1	; 0x01
    6d84:	9a 81       	ldd	r25, Y+2	; 0x02
    6d86:	fc 01       	movw	r30, r24
    6d88:	80 81       	ld	r24, Z
    6d8a:	88 2f       	mov	r24, r24
    6d8c:	90 e0       	ldi	r25, 0x00	; 0
    6d8e:	80 78       	andi	r24, 0x80	; 128
    6d90:	99 27       	eor	r25, r25
    6d92:	21 e0       	ldi	r18, 0x01	; 1
    6d94:	89 2b       	or	r24, r25
    6d96:	09 f4       	brne	.+2      	; 0x6d9a <usart_rx_is_complete+0x26>
    6d98:	20 e0       	ldi	r18, 0x00	; 0
    6d9a:	82 2f       	mov	r24, r18
}
    6d9c:	0f 90       	pop	r0
    6d9e:	0f 90       	pop	r0
    6da0:	df 91       	pop	r29
    6da2:	cf 91       	pop	r28
    6da4:	08 95       	ret

00006da6 <ioport_pin_to_mask>:
 *
 * \param pin IOPORT pin ID to convert
 * \retval Bitmask with a bit set that corresponds to the given pin ID in its port
 */
static inline ioport_port_mask_t ioport_pin_to_mask(ioport_pin_t pin)
{
    6da6:	cf 93       	push	r28
    6da8:	df 93       	push	r29
    6daa:	00 d0       	rcall	.+0      	; 0x6dac <ioport_pin_to_mask+0x6>
    6dac:	cd b7       	in	r28, 0x3d	; 61
    6dae:	de b7       	in	r29, 0x3e	; 62
    6db0:	8a 83       	std	Y+2, r24	; 0x02
    6db2:	8a 81       	ldd	r24, Y+2	; 0x02
    6db4:	89 83       	std	Y+1, r24	; 0x01
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    6db6:	89 81       	ldd	r24, Y+1	; 0x01
    6db8:	88 2f       	mov	r24, r24
    6dba:	90 e0       	ldi	r25, 0x00	; 0
    6dbc:	9c 01       	movw	r18, r24
    6dbe:	27 70       	andi	r18, 0x07	; 7
    6dc0:	33 27       	eor	r19, r19
    6dc2:	81 e0       	ldi	r24, 0x01	; 1
    6dc4:	90 e0       	ldi	r25, 0x00	; 0
    6dc6:	02 c0       	rjmp	.+4      	; 0x6dcc <ioport_pin_to_mask+0x26>
    6dc8:	88 0f       	add	r24, r24
    6dca:	99 1f       	adc	r25, r25
    6dcc:	2a 95       	dec	r18
    6dce:	e2 f7       	brpl	.-8      	; 0x6dc8 <ioport_pin_to_mask+0x22>
	return arch_ioport_pin_to_mask(pin);
    6dd0:	00 00       	nop
}
    6dd2:	0f 90       	pop	r0
    6dd4:	0f 90       	pop	r0
    6dd6:	df 91       	pop	r29
    6dd8:	cf 91       	pop	r28
    6dda:	08 95       	ret

00006ddc <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    6ddc:	cf 93       	push	r28
    6dde:	df 93       	push	r29
    6de0:	cd b7       	in	r28, 0x3d	; 61
    6de2:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
    6de4:	80 e0       	ldi	r24, 0x00	; 0
    6de6:	94 e2       	ldi	r25, 0x24	; 36
    6de8:	a4 ef       	ldi	r26, 0xF4	; 244
    6dea:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
    6dec:	bc 01       	movw	r22, r24
    6dee:	cd 01       	movw	r24, r26
    6df0:	df 91       	pop	r29
    6df2:	cf 91       	pop	r28
    6df4:	08 95       	ret

00006df6 <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
    6df6:	cf 93       	push	r28
    6df8:	df 93       	push	r29
    6dfa:	cd b7       	in	r28, 0x3d	; 61
    6dfc:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
    6dfe:	0e 94 ee 36 	call	0x6ddc	; 0x6ddc <sysclk_get_main_hz>
    6e02:	dc 01       	movw	r26, r24
    6e04:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
    6e06:	bc 01       	movw	r22, r24
    6e08:	cd 01       	movw	r24, r26
    6e0a:	df 91       	pop	r29
    6e0c:	cf 91       	pop	r28
    6e0e:	08 95       	ret

00006e10 <usart_enable_module_clock>:
 * module.
 *
 * \brief usart Pointer to an USART module.
 */
static inline void usart_enable_module_clock(USART_t *usart)
{
    6e10:	cf 93       	push	r28
    6e12:	df 93       	push	r29
    6e14:	00 d0       	rcall	.+0      	; 0x6e16 <usart_enable_module_clock+0x6>
    6e16:	cd b7       	in	r28, 0x3d	; 61
    6e18:	de b7       	in	r29, 0x3e	; 62
    6e1a:	9a 83       	std	Y+2, r25	; 0x02
    6e1c:	89 83       	std	Y+1, r24	; 0x01
#ifdef USARTA0
	if ((uintptr_t)usart == (uintptr_t)&UCSR0A) {
    6e1e:	89 81       	ldd	r24, Y+1	; 0x01
    6e20:	9a 81       	ldd	r25, Y+2	; 0x02
    6e22:	80 3c       	cpi	r24, 0xC0	; 192
    6e24:	91 05       	cpc	r25, r1
    6e26:	21 f4       	brne	.+8      	; 0x6e30 <usart_enable_module_clock+0x20>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    6e28:	62 e0       	ldi	r22, 0x02	; 2
    6e2a:	80 e0       	ldi	r24, 0x00	; 0
    6e2c:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
	}
#endif
#ifdef USARTA1
	if ((uintptr_t)usart == (uintptr_t)&UCSR1A) {
    6e30:	89 81       	ldd	r24, Y+1	; 0x01
    6e32:	9a 81       	ldd	r25, Y+2	; 0x02
    6e34:	88 3c       	cpi	r24, 0xC8	; 200
    6e36:	91 05       	cpc	r25, r1
    6e38:	21 f4       	brne	.+8      	; 0x6e42 <usart_enable_module_clock+0x32>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    6e3a:	61 e0       	ldi	r22, 0x01	; 1
    6e3c:	81 e0       	ldi	r24, 0x01	; 1
    6e3e:	0e 94 14 3d 	call	0x7a28	; 0x7a28 <sysclk_enable_module>
	}
#endif
}
    6e42:	00 00       	nop
    6e44:	0f 90       	pop	r0
    6e46:	0f 90       	pop	r0
    6e48:	df 91       	pop	r29
    6e4a:	cf 91       	pop	r28
    6e4c:	08 95       	ret

00006e4e <usart_init_rs232>:
 *
 * \retval true if the initialization was successful
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    6e4e:	0f 93       	push	r16
    6e50:	1f 93       	push	r17
    6e52:	cf 93       	push	r28
    6e54:	df 93       	push	r29
    6e56:	00 d0       	rcall	.+0      	; 0x6e58 <usart_init_rs232+0xa>
    6e58:	00 d0       	rcall	.+0      	; 0x6e5a <usart_init_rs232+0xc>
    6e5a:	1f 92       	push	r1
    6e5c:	cd b7       	in	r28, 0x3d	; 61
    6e5e:	de b7       	in	r29, 0x3e	; 62
    6e60:	9b 83       	std	Y+3, r25	; 0x03
    6e62:	8a 83       	std	Y+2, r24	; 0x02
    6e64:	7d 83       	std	Y+5, r23	; 0x05
    6e66:	6c 83       	std	Y+4, r22	; 0x04
	bool result;
	usart_enable_module_clock(usart);
    6e68:	8a 81       	ldd	r24, Y+2	; 0x02
    6e6a:	9b 81       	ldd	r25, Y+3	; 0x03
    6e6c:	0e 94 08 37 	call	0x6e10	; 0x6e10 <usart_enable_module_clock>
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
    6e70:	8a 81       	ldd	r24, Y+2	; 0x02
    6e72:	9b 81       	ldd	r25, Y+3	; 0x03
    6e74:	60 e0       	ldi	r22, 0x00	; 0
    6e76:	0e 94 84 36 	call	0x6d08	; 0x6d08 <usart_set_mode>
	usart_format_set(usart, opt->charlength, opt->paritytype,
    6e7a:	8c 81       	ldd	r24, Y+4	; 0x04
    6e7c:	9d 81       	ldd	r25, Y+5	; 0x05
    6e7e:	fc 01       	movw	r30, r24
    6e80:	26 81       	ldd	r18, Z+6	; 0x06
    6e82:	8c 81       	ldd	r24, Y+4	; 0x04
    6e84:	9d 81       	ldd	r25, Y+5	; 0x05
    6e86:	fc 01       	movw	r30, r24
    6e88:	45 81       	ldd	r20, Z+5	; 0x05
    6e8a:	8c 81       	ldd	r24, Y+4	; 0x04
    6e8c:	9d 81       	ldd	r25, Y+5	; 0x05
    6e8e:	fc 01       	movw	r30, r24
    6e90:	34 81       	ldd	r19, Z+4	; 0x04
    6e92:	8a 81       	ldd	r24, Y+2	; 0x02
    6e94:	9b 81       	ldd	r25, Y+3	; 0x03
    6e96:	63 2f       	mov	r22, r19
    6e98:	0e 94 0e 36 	call	0x6c1c	; 0x6c1c <usart_format_set>
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate,
    6e9c:	0e 94 fb 36 	call	0x6df6	; 0x6df6 <sysclk_get_source_clock_hz>
    6ea0:	9b 01       	movw	r18, r22
    6ea2:	ac 01       	movw	r20, r24
    6ea4:	8c 81       	ldd	r24, Y+4	; 0x04
    6ea6:	9d 81       	ldd	r25, Y+5	; 0x05
    6ea8:	fc 01       	movw	r30, r24
    6eaa:	80 81       	ld	r24, Z
    6eac:	91 81       	ldd	r25, Z+1	; 0x01
    6eae:	a2 81       	ldd	r26, Z+2	; 0x02
    6eb0:	b3 81       	ldd	r27, Z+3	; 0x03
    6eb2:	ea 81       	ldd	r30, Y+2	; 0x02
    6eb4:	fb 81       	ldd	r31, Y+3	; 0x03
    6eb6:	89 01       	movw	r16, r18
    6eb8:	9a 01       	movw	r18, r20
    6eba:	ac 01       	movw	r20, r24
    6ebc:	bd 01       	movw	r22, r26
    6ebe:	cf 01       	movw	r24, r30
    6ec0:	0e 94 69 3a 	call	0x74d2	; 0x74d2 <usart_set_baudrate>
    6ec4:	89 83       	std	Y+1, r24	; 0x01
			sysclk_get_source_clock_hz());
	usart_tx_enable(usart);
    6ec6:	8a 81       	ldd	r24, Y+2	; 0x02
    6ec8:	9b 81       	ldd	r25, Y+3	; 0x03
    6eca:	0e 94 6d 36 	call	0x6cda	; 0x6cda <usart_tx_enable>
	usart_rx_enable(usart);
    6ece:	8a 81       	ldd	r24, Y+2	; 0x02
    6ed0:	9b 81       	ldd	r25, Y+3	; 0x03
    6ed2:	0e 94 f7 35 	call	0x6bee	; 0x6bee <usart_rx_enable>
	return result;
    6ed6:	89 81       	ldd	r24, Y+1	; 0x01
}
    6ed8:	0f 90       	pop	r0
    6eda:	0f 90       	pop	r0
    6edc:	0f 90       	pop	r0
    6ede:	0f 90       	pop	r0
    6ee0:	0f 90       	pop	r0
    6ee2:	df 91       	pop	r29
    6ee4:	cf 91       	pop	r28
    6ee6:	1f 91       	pop	r17
    6ee8:	0f 91       	pop	r16
    6eea:	08 95       	ret

00006eec <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    6eec:	0f 93       	push	r16
    6eee:	1f 93       	push	r17
    6ef0:	cf 93       	push	r28
    6ef2:	df 93       	push	r29
    6ef4:	cd b7       	in	r28, 0x3d	; 61
    6ef6:	de b7       	in	r29, 0x3e	; 62
    6ef8:	65 97       	sbiw	r28, 0x15	; 21
    6efa:	0f b6       	in	r0, 0x3f	; 63
    6efc:	f8 94       	cli
    6efe:	de bf       	out	0x3e, r29	; 62
    6f00:	0f be       	out	0x3f, r0	; 63
    6f02:	cd bf       	out	0x3d, r28	; 61
    6f04:	9b 8b       	std	Y+19, r25	; 0x13
    6f06:	8a 8b       	std	Y+18, r24	; 0x12
    6f08:	7d 8b       	std	Y+21, r23	; 0x15
    6f0a:	6c 8b       	std	Y+20, r22	; 0x14
	usart->UBRR = 0;
    6f0c:	8a 89       	ldd	r24, Y+18	; 0x12
    6f0e:	9b 89       	ldd	r25, Y+19	; 0x13
    6f10:	fc 01       	movw	r30, r24
    6f12:	15 82       	std	Z+5, r1	; 0x05
    6f14:	14 82       	std	Z+4, r1	; 0x04

	usart_enable_module_clock(usart);
    6f16:	8a 89       	ldd	r24, Y+18	; 0x12
    6f18:	9b 89       	ldd	r25, Y+19	; 0x13
    6f1a:	0e 94 08 37 	call	0x6e10	; 0x6e10 <usart_enable_module_clock>
	usart_set_mode(usart, USART_CMODE_MSPI_gc);
    6f1e:	8a 89       	ldd	r24, Y+18	; 0x12
    6f20:	9b 89       	ldd	r25, Y+19	; 0x13
    6f22:	60 ec       	ldi	r22, 0xC0	; 192
    6f24:	0e 94 84 36 	call	0x6d08	; 0x6d08 <usart_set_mode>
	port_pin_t sck_pin;

#ifdef USARTA0
	if ((uintptr_t)usart == (uintptr_t)&UCSR0A) {
    6f28:	8a 89       	ldd	r24, Y+18	; 0x12
    6f2a:	9b 89       	ldd	r25, Y+19	; 0x13
    6f2c:	80 3c       	cpi	r24, 0xC0	; 192
    6f2e:	91 05       	cpc	r25, r1
    6f30:	09 f0       	breq	.+2      	; 0x6f34 <usart_init_spi+0x48>
    6f32:	88 c0       	rjmp	.+272    	; 0x7044 <usart_init_spi+0x158>
		sck_pin = IOPORT_CREATE_PIN(PORTE, 2);
    6f34:	82 e2       	ldi	r24, 0x22	; 34
    6f36:	89 83       	std	Y+1, r24	; 0x01
		ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    6f38:	89 81       	ldd	r24, Y+1	; 0x01
    6f3a:	0e 94 d3 36 	call	0x6da6	; 0x6da6 <ioport_pin_to_mask>
    6f3e:	48 2f       	mov	r20, r24
    6f40:	89 81       	ldd	r24, Y+1	; 0x01
    6f42:	8c 83       	std	Y+4, r24	; 0x04
    6f44:	8c 81       	ldd	r24, Y+4	; 0x04
    6f46:	8b 87       	std	Y+11, r24	; 0x0b
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    6f48:	8b 85       	ldd	r24, Y+11	; 0x0b
    6f4a:	86 95       	lsr	r24
    6f4c:	86 95       	lsr	r24
    6f4e:	86 95       	lsr	r24
    6f50:	8c 87       	std	Y+12, r24	; 0x0c
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    6f52:	8c 85       	ldd	r24, Y+12	; 0x0c
    6f54:	28 2f       	mov	r18, r24
    6f56:	30 e0       	ldi	r19, 0x00	; 0
    6f58:	c9 01       	movw	r24, r18
    6f5a:	88 0f       	add	r24, r24
    6f5c:	99 1f       	adc	r25, r25
    6f5e:	82 0f       	add	r24, r18
    6f60:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    6f62:	80 96       	adiw	r24, 0x20	; 32
    6f64:	9f 83       	std	Y+7, r25	; 0x07
    6f66:	8e 83       	std	Y+6, r24	; 0x06
    6f68:	48 87       	std	Y+8, r20	; 0x08
    6f6a:	83 e0       	ldi	r24, 0x03	; 3
    6f6c:	90 e0       	ldi	r25, 0x00	; 0
    6f6e:	9a 87       	std	Y+10, r25	; 0x0a
    6f70:	89 87       	std	Y+9, r24	; 0x09
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    6f72:	89 85       	ldd	r24, Y+9	; 0x09
    6f74:	9a 85       	ldd	r25, Y+10	; 0x0a
    6f76:	81 70       	andi	r24, 0x01	; 1
    6f78:	99 27       	eor	r25, r25
    6f7a:	89 2b       	or	r24, r25
    6f7c:	89 f1       	breq	.+98     	; 0x6fe0 <usart_init_spi+0xf4>
		if (flags & IOPORT_INIT_HIGH) {
    6f7e:	89 85       	ldd	r24, Y+9	; 0x09
    6f80:	9a 85       	ldd	r25, Y+10	; 0x0a
    6f82:	82 70       	andi	r24, 0x02	; 2
    6f84:	99 27       	eor	r25, r25
    6f86:	89 2b       	or	r24, r25
    6f88:	71 f0       	breq	.+28     	; 0x6fa6 <usart_init_spi+0xba>
			*((uint8_t *)port + 2) |= pin_mask;
    6f8a:	8e 81       	ldd	r24, Y+6	; 0x06
    6f8c:	9f 81       	ldd	r25, Y+7	; 0x07
    6f8e:	02 96       	adiw	r24, 0x02	; 2
    6f90:	2e 81       	ldd	r18, Y+6	; 0x06
    6f92:	3f 81       	ldd	r19, Y+7	; 0x07
    6f94:	2e 5f       	subi	r18, 0xFE	; 254
    6f96:	3f 4f       	sbci	r19, 0xFF	; 255
    6f98:	f9 01       	movw	r30, r18
    6f9a:	30 81       	ld	r19, Z
    6f9c:	28 85       	ldd	r18, Y+8	; 0x08
    6f9e:	23 2b       	or	r18, r19
    6fa0:	fc 01       	movw	r30, r24
    6fa2:	20 83       	st	Z, r18
    6fa4:	0f c0       	rjmp	.+30     	; 0x6fc4 <usart_init_spi+0xd8>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    6fa6:	8e 81       	ldd	r24, Y+6	; 0x06
    6fa8:	9f 81       	ldd	r25, Y+7	; 0x07
    6faa:	02 96       	adiw	r24, 0x02	; 2
    6fac:	2e 81       	ldd	r18, Y+6	; 0x06
    6fae:	3f 81       	ldd	r19, Y+7	; 0x07
    6fb0:	2e 5f       	subi	r18, 0xFE	; 254
    6fb2:	3f 4f       	sbci	r19, 0xFF	; 255
    6fb4:	f9 01       	movw	r30, r18
    6fb6:	20 81       	ld	r18, Z
    6fb8:	32 2f       	mov	r19, r18
    6fba:	28 85       	ldd	r18, Y+8	; 0x08
    6fbc:	20 95       	com	r18
    6fbe:	23 23       	and	r18, r19
    6fc0:	fc 01       	movw	r30, r24
    6fc2:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    6fc4:	8e 81       	ldd	r24, Y+6	; 0x06
    6fc6:	9f 81       	ldd	r25, Y+7	; 0x07
    6fc8:	01 96       	adiw	r24, 0x01	; 1
    6fca:	2e 81       	ldd	r18, Y+6	; 0x06
    6fcc:	3f 81       	ldd	r19, Y+7	; 0x07
    6fce:	2f 5f       	subi	r18, 0xFF	; 255
    6fd0:	3f 4f       	sbci	r19, 0xFF	; 255
    6fd2:	f9 01       	movw	r30, r18
    6fd4:	30 81       	ld	r19, Z
    6fd6:	28 85       	ldd	r18, Y+8	; 0x08
    6fd8:	23 2b       	or	r18, r19
    6fda:	fc 01       	movw	r30, r24
    6fdc:	20 83       	st	Z, r18
    6fde:	32 c0       	rjmp	.+100    	; 0x7044 <usart_init_spi+0x158>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    6fe0:	8e 81       	ldd	r24, Y+6	; 0x06
    6fe2:	9f 81       	ldd	r25, Y+7	; 0x07
    6fe4:	01 96       	adiw	r24, 0x01	; 1
    6fe6:	2e 81       	ldd	r18, Y+6	; 0x06
    6fe8:	3f 81       	ldd	r19, Y+7	; 0x07
    6fea:	2f 5f       	subi	r18, 0xFF	; 255
    6fec:	3f 4f       	sbci	r19, 0xFF	; 255
    6fee:	f9 01       	movw	r30, r18
    6ff0:	20 81       	ld	r18, Z
    6ff2:	32 2f       	mov	r19, r18
    6ff4:	28 85       	ldd	r18, Y+8	; 0x08
    6ff6:	20 95       	com	r18
    6ff8:	23 23       	and	r18, r19
    6ffa:	fc 01       	movw	r30, r24
    6ffc:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    6ffe:	89 85       	ldd	r24, Y+9	; 0x09
    7000:	9a 85       	ldd	r25, Y+10	; 0x0a
    7002:	84 70       	andi	r24, 0x04	; 4
    7004:	99 27       	eor	r25, r25
    7006:	89 2b       	or	r24, r25
    7008:	71 f0       	breq	.+28     	; 0x7026 <usart_init_spi+0x13a>
			*((uint8_t *)port + 2) |= pin_mask;
    700a:	8e 81       	ldd	r24, Y+6	; 0x06
    700c:	9f 81       	ldd	r25, Y+7	; 0x07
    700e:	02 96       	adiw	r24, 0x02	; 2
    7010:	2e 81       	ldd	r18, Y+6	; 0x06
    7012:	3f 81       	ldd	r19, Y+7	; 0x07
    7014:	2e 5f       	subi	r18, 0xFE	; 254
    7016:	3f 4f       	sbci	r19, 0xFF	; 255
    7018:	f9 01       	movw	r30, r18
    701a:	30 81       	ld	r19, Z
    701c:	28 85       	ldd	r18, Y+8	; 0x08
    701e:	23 2b       	or	r18, r19
    7020:	fc 01       	movw	r30, r24
    7022:	20 83       	st	Z, r18
    7024:	0f c0       	rjmp	.+30     	; 0x7044 <usart_init_spi+0x158>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    7026:	8e 81       	ldd	r24, Y+6	; 0x06
    7028:	9f 81       	ldd	r25, Y+7	; 0x07
    702a:	02 96       	adiw	r24, 0x02	; 2
    702c:	2e 81       	ldd	r18, Y+6	; 0x06
    702e:	3f 81       	ldd	r19, Y+7	; 0x07
    7030:	2e 5f       	subi	r18, 0xFE	; 254
    7032:	3f 4f       	sbci	r19, 0xFF	; 255
    7034:	f9 01       	movw	r30, r18
    7036:	20 81       	ld	r18, Z
    7038:	32 2f       	mov	r19, r18
    703a:	28 85       	ldd	r18, Y+8	; 0x08
    703c:	20 95       	com	r18
    703e:	23 23       	and	r18, r19
    7040:	fc 01       	movw	r30, r24
    7042:	20 83       	st	Z, r18
				ioport_pin_to_mask(sck_pin),
				IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH );
	}
#endif
#ifdef USARTA1
	if ((uintptr_t)usart == (uintptr_t)&UCSR1A) {
    7044:	8a 89       	ldd	r24, Y+18	; 0x12
    7046:	9b 89       	ldd	r25, Y+19	; 0x13
    7048:	88 3c       	cpi	r24, 0xC8	; 200
    704a:	91 05       	cpc	r25, r1
    704c:	09 f0       	breq	.+2      	; 0x7050 <usart_init_spi+0x164>
    704e:	88 c0       	rjmp	.+272    	; 0x7160 <usart_init_spi+0x274>
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    7050:	8d e1       	ldi	r24, 0x1D	; 29
    7052:	89 83       	std	Y+1, r24	; 0x01
		ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    7054:	89 81       	ldd	r24, Y+1	; 0x01
    7056:	0e 94 d3 36 	call	0x6da6	; 0x6da6 <ioport_pin_to_mask>
    705a:	48 2f       	mov	r20, r24
    705c:	89 81       	ldd	r24, Y+1	; 0x01
    705e:	8d 83       	std	Y+5, r24	; 0x05
    7060:	8d 81       	ldd	r24, Y+5	; 0x05
    7062:	88 8b       	std	Y+16, r24	; 0x10
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    7064:	88 89       	ldd	r24, Y+16	; 0x10
    7066:	86 95       	lsr	r24
    7068:	86 95       	lsr	r24
    706a:	86 95       	lsr	r24
    706c:	89 8b       	std	Y+17, r24	; 0x11
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    706e:	89 89       	ldd	r24, Y+17	; 0x11
    7070:	28 2f       	mov	r18, r24
    7072:	30 e0       	ldi	r19, 0x00	; 0
    7074:	c9 01       	movw	r24, r18
    7076:	88 0f       	add	r24, r24
    7078:	99 1f       	adc	r25, r25
    707a:	82 0f       	add	r24, r18
    707c:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    707e:	80 96       	adiw	r24, 0x20	; 32
    7080:	9b 83       	std	Y+3, r25	; 0x03
    7082:	8a 83       	std	Y+2, r24	; 0x02
    7084:	4d 87       	std	Y+13, r20	; 0x0d
    7086:	83 e0       	ldi	r24, 0x03	; 3
    7088:	90 e0       	ldi	r25, 0x00	; 0
    708a:	9f 87       	std	Y+15, r25	; 0x0f
    708c:	8e 87       	std	Y+14, r24	; 0x0e
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    708e:	8e 85       	ldd	r24, Y+14	; 0x0e
    7090:	9f 85       	ldd	r25, Y+15	; 0x0f
    7092:	81 70       	andi	r24, 0x01	; 1
    7094:	99 27       	eor	r25, r25
    7096:	89 2b       	or	r24, r25
    7098:	89 f1       	breq	.+98     	; 0x70fc <usart_init_spi+0x210>
		if (flags & IOPORT_INIT_HIGH) {
    709a:	8e 85       	ldd	r24, Y+14	; 0x0e
    709c:	9f 85       	ldd	r25, Y+15	; 0x0f
    709e:	82 70       	andi	r24, 0x02	; 2
    70a0:	99 27       	eor	r25, r25
    70a2:	89 2b       	or	r24, r25
    70a4:	71 f0       	breq	.+28     	; 0x70c2 <usart_init_spi+0x1d6>
			*((uint8_t *)port + 2) |= pin_mask;
    70a6:	8a 81       	ldd	r24, Y+2	; 0x02
    70a8:	9b 81       	ldd	r25, Y+3	; 0x03
    70aa:	02 96       	adiw	r24, 0x02	; 2
    70ac:	2a 81       	ldd	r18, Y+2	; 0x02
    70ae:	3b 81       	ldd	r19, Y+3	; 0x03
    70b0:	2e 5f       	subi	r18, 0xFE	; 254
    70b2:	3f 4f       	sbci	r19, 0xFF	; 255
    70b4:	f9 01       	movw	r30, r18
    70b6:	30 81       	ld	r19, Z
    70b8:	2d 85       	ldd	r18, Y+13	; 0x0d
    70ba:	23 2b       	or	r18, r19
    70bc:	fc 01       	movw	r30, r24
    70be:	20 83       	st	Z, r18
    70c0:	0f c0       	rjmp	.+30     	; 0x70e0 <usart_init_spi+0x1f4>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    70c2:	8a 81       	ldd	r24, Y+2	; 0x02
    70c4:	9b 81       	ldd	r25, Y+3	; 0x03
    70c6:	02 96       	adiw	r24, 0x02	; 2
    70c8:	2a 81       	ldd	r18, Y+2	; 0x02
    70ca:	3b 81       	ldd	r19, Y+3	; 0x03
    70cc:	2e 5f       	subi	r18, 0xFE	; 254
    70ce:	3f 4f       	sbci	r19, 0xFF	; 255
    70d0:	f9 01       	movw	r30, r18
    70d2:	20 81       	ld	r18, Z
    70d4:	32 2f       	mov	r19, r18
    70d6:	2d 85       	ldd	r18, Y+13	; 0x0d
    70d8:	20 95       	com	r18
    70da:	23 23       	and	r18, r19
    70dc:	fc 01       	movw	r30, r24
    70de:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    70e0:	8a 81       	ldd	r24, Y+2	; 0x02
    70e2:	9b 81       	ldd	r25, Y+3	; 0x03
    70e4:	01 96       	adiw	r24, 0x01	; 1
    70e6:	2a 81       	ldd	r18, Y+2	; 0x02
    70e8:	3b 81       	ldd	r19, Y+3	; 0x03
    70ea:	2f 5f       	subi	r18, 0xFF	; 255
    70ec:	3f 4f       	sbci	r19, 0xFF	; 255
    70ee:	f9 01       	movw	r30, r18
    70f0:	30 81       	ld	r19, Z
    70f2:	2d 85       	ldd	r18, Y+13	; 0x0d
    70f4:	23 2b       	or	r18, r19
    70f6:	fc 01       	movw	r30, r24
    70f8:	20 83       	st	Z, r18
    70fa:	32 c0       	rjmp	.+100    	; 0x7160 <usart_init_spi+0x274>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    70fc:	8a 81       	ldd	r24, Y+2	; 0x02
    70fe:	9b 81       	ldd	r25, Y+3	; 0x03
    7100:	01 96       	adiw	r24, 0x01	; 1
    7102:	2a 81       	ldd	r18, Y+2	; 0x02
    7104:	3b 81       	ldd	r19, Y+3	; 0x03
    7106:	2f 5f       	subi	r18, 0xFF	; 255
    7108:	3f 4f       	sbci	r19, 0xFF	; 255
    710a:	f9 01       	movw	r30, r18
    710c:	20 81       	ld	r18, Z
    710e:	32 2f       	mov	r19, r18
    7110:	2d 85       	ldd	r18, Y+13	; 0x0d
    7112:	20 95       	com	r18
    7114:	23 23       	and	r18, r19
    7116:	fc 01       	movw	r30, r24
    7118:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    711a:	8e 85       	ldd	r24, Y+14	; 0x0e
    711c:	9f 85       	ldd	r25, Y+15	; 0x0f
    711e:	84 70       	andi	r24, 0x04	; 4
    7120:	99 27       	eor	r25, r25
    7122:	89 2b       	or	r24, r25
    7124:	71 f0       	breq	.+28     	; 0x7142 <usart_init_spi+0x256>
			*((uint8_t *)port + 2) |= pin_mask;
    7126:	8a 81       	ldd	r24, Y+2	; 0x02
    7128:	9b 81       	ldd	r25, Y+3	; 0x03
    712a:	02 96       	adiw	r24, 0x02	; 2
    712c:	2a 81       	ldd	r18, Y+2	; 0x02
    712e:	3b 81       	ldd	r19, Y+3	; 0x03
    7130:	2e 5f       	subi	r18, 0xFE	; 254
    7132:	3f 4f       	sbci	r19, 0xFF	; 255
    7134:	f9 01       	movw	r30, r18
    7136:	30 81       	ld	r19, Z
    7138:	2d 85       	ldd	r18, Y+13	; 0x0d
    713a:	23 2b       	or	r18, r19
    713c:	fc 01       	movw	r30, r24
    713e:	20 83       	st	Z, r18
    7140:	0f c0       	rjmp	.+30     	; 0x7160 <usart_init_spi+0x274>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    7142:	8a 81       	ldd	r24, Y+2	; 0x02
    7144:	9b 81       	ldd	r25, Y+3	; 0x03
    7146:	02 96       	adiw	r24, 0x02	; 2
    7148:	2a 81       	ldd	r18, Y+2	; 0x02
    714a:	3b 81       	ldd	r19, Y+3	; 0x03
    714c:	2e 5f       	subi	r18, 0xFE	; 254
    714e:	3f 4f       	sbci	r19, 0xFF	; 255
    7150:	f9 01       	movw	r30, r18
    7152:	20 81       	ld	r18, Z
    7154:	32 2f       	mov	r19, r18
    7156:	2d 85       	ldd	r18, Y+13	; 0x0d
    7158:	20 95       	com	r18
    715a:	23 23       	and	r18, r19
    715c:	fc 01       	movw	r30, r24
    715e:	20 83       	st	Z, r18
				ioport_pin_to_mask(sck_pin),
				IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH );
	}
#endif
	if (opt->spimode == 1 || opt->spimode == 3) {
    7160:	8c 89       	ldd	r24, Y+20	; 0x14
    7162:	9d 89       	ldd	r25, Y+21	; 0x15
    7164:	fc 01       	movw	r30, r24
    7166:	84 81       	ldd	r24, Z+4	; 0x04
    7168:	81 30       	cpi	r24, 0x01	; 1
    716a:	31 f0       	breq	.+12     	; 0x7178 <usart_init_spi+0x28c>
    716c:	8c 89       	ldd	r24, Y+20	; 0x14
    716e:	9d 89       	ldd	r25, Y+21	; 0x15
    7170:	fc 01       	movw	r30, r24
    7172:	84 81       	ldd	r24, Z+4	; 0x04
    7174:	83 30       	cpi	r24, 0x03	; 3
    7176:	59 f4       	brne	.+22     	; 0x718e <usart_init_spi+0x2a2>
		usart->UCSRnC |= USART_UCPHA_bm;
    7178:	8a 89       	ldd	r24, Y+18	; 0x12
    717a:	9b 89       	ldd	r25, Y+19	; 0x13
    717c:	fc 01       	movw	r30, r24
    717e:	82 81       	ldd	r24, Z+2	; 0x02
    7180:	28 2f       	mov	r18, r24
    7182:	22 60       	ori	r18, 0x02	; 2
    7184:	8a 89       	ldd	r24, Y+18	; 0x12
    7186:	9b 89       	ldd	r25, Y+19	; 0x13
    7188:	fc 01       	movw	r30, r24
    718a:	22 83       	std	Z+2, r18	; 0x02
    718c:	0a c0       	rjmp	.+20     	; 0x71a2 <usart_init_spi+0x2b6>
	} else {
		usart->UCSRnC &= ~USART_UCPHA_bm;
    718e:	8a 89       	ldd	r24, Y+18	; 0x12
    7190:	9b 89       	ldd	r25, Y+19	; 0x13
    7192:	fc 01       	movw	r30, r24
    7194:	82 81       	ldd	r24, Z+2	; 0x02
    7196:	28 2f       	mov	r18, r24
    7198:	2d 7f       	andi	r18, 0xFD	; 253
    719a:	8a 89       	ldd	r24, Y+18	; 0x12
    719c:	9b 89       	ldd	r25, Y+19	; 0x13
    719e:	fc 01       	movw	r30, r24
    71a0:	22 83       	std	Z+2, r18	; 0x02
	}
	if (opt->spimode == 2 || opt->spimode == 3) {
    71a2:	8c 89       	ldd	r24, Y+20	; 0x14
    71a4:	9d 89       	ldd	r25, Y+21	; 0x15
    71a6:	fc 01       	movw	r30, r24
    71a8:	84 81       	ldd	r24, Z+4	; 0x04
    71aa:	82 30       	cpi	r24, 0x02	; 2
    71ac:	31 f0       	breq	.+12     	; 0x71ba <usart_init_spi+0x2ce>
    71ae:	8c 89       	ldd	r24, Y+20	; 0x14
    71b0:	9d 89       	ldd	r25, Y+21	; 0x15
    71b2:	fc 01       	movw	r30, r24
    71b4:	84 81       	ldd	r24, Z+4	; 0x04
    71b6:	83 30       	cpi	r24, 0x03	; 3
    71b8:	59 f4       	brne	.+22     	; 0x71d0 <usart_init_spi+0x2e4>
		usart->UCSRnC |= USART_UCPOL_bm;
    71ba:	8a 89       	ldd	r24, Y+18	; 0x12
    71bc:	9b 89       	ldd	r25, Y+19	; 0x13
    71be:	fc 01       	movw	r30, r24
    71c0:	82 81       	ldd	r24, Z+2	; 0x02
    71c2:	28 2f       	mov	r18, r24
    71c4:	21 60       	ori	r18, 0x01	; 1
    71c6:	8a 89       	ldd	r24, Y+18	; 0x12
    71c8:	9b 89       	ldd	r25, Y+19	; 0x13
    71ca:	fc 01       	movw	r30, r24
    71cc:	22 83       	std	Z+2, r18	; 0x02
    71ce:	0a c0       	rjmp	.+20     	; 0x71e4 <usart_init_spi+0x2f8>
	} else {
		usart->UCSRnC &= ~USART_UCPOL_bm;
    71d0:	8a 89       	ldd	r24, Y+18	; 0x12
    71d2:	9b 89       	ldd	r25, Y+19	; 0x13
    71d4:	fc 01       	movw	r30, r24
    71d6:	82 81       	ldd	r24, Z+2	; 0x02
    71d8:	28 2f       	mov	r18, r24
    71da:	2e 7f       	andi	r18, 0xFE	; 254
    71dc:	8a 89       	ldd	r24, Y+18	; 0x12
    71de:	9b 89       	ldd	r25, Y+19	; 0x13
    71e0:	fc 01       	movw	r30, r24
    71e2:	22 83       	std	Z+2, r18	; 0x02
	}	
	
	if (opt->data_order) {
    71e4:	8c 89       	ldd	r24, Y+20	; 0x14
    71e6:	9d 89       	ldd	r25, Y+21	; 0x15
    71e8:	fc 01       	movw	r30, r24
    71ea:	85 81       	ldd	r24, Z+5	; 0x05
    71ec:	88 23       	and	r24, r24
    71ee:	59 f0       	breq	.+22     	; 0x7206 <usart_init_spi+0x31a>
		usart->UCSRnC |= USART_DORD_bm;
    71f0:	8a 89       	ldd	r24, Y+18	; 0x12
    71f2:	9b 89       	ldd	r25, Y+19	; 0x13
    71f4:	fc 01       	movw	r30, r24
    71f6:	82 81       	ldd	r24, Z+2	; 0x02
    71f8:	28 2f       	mov	r18, r24
    71fa:	24 60       	ori	r18, 0x04	; 4
    71fc:	8a 89       	ldd	r24, Y+18	; 0x12
    71fe:	9b 89       	ldd	r25, Y+19	; 0x13
    7200:	fc 01       	movw	r30, r24
    7202:	22 83       	std	Z+2, r18	; 0x02
    7204:	0a c0       	rjmp	.+20     	; 0x721a <usart_init_spi+0x32e>
	} else {
		usart->UCSRnC &= ~USART_DORD_bm;
    7206:	8a 89       	ldd	r24, Y+18	; 0x12
    7208:	9b 89       	ldd	r25, Y+19	; 0x13
    720a:	fc 01       	movw	r30, r24
    720c:	82 81       	ldd	r24, Z+2	; 0x02
    720e:	28 2f       	mov	r18, r24
    7210:	2b 7f       	andi	r18, 0xFB	; 251
    7212:	8a 89       	ldd	r24, Y+18	; 0x12
    7214:	9b 89       	ldd	r25, Y+19	; 0x13
    7216:	fc 01       	movw	r30, r24
    7218:	22 83       	std	Z+2, r18	; 0x02
	}
	
	
	usart_spi_set_baudrate(usart, opt->baudrate,
    721a:	0e 94 fb 36 	call	0x6df6	; 0x6df6 <sysclk_get_source_clock_hz>
    721e:	9b 01       	movw	r18, r22
    7220:	ac 01       	movw	r20, r24
    7222:	8c 89       	ldd	r24, Y+20	; 0x14
    7224:	9d 89       	ldd	r25, Y+21	; 0x15
    7226:	fc 01       	movw	r30, r24
    7228:	80 81       	ld	r24, Z
    722a:	91 81       	ldd	r25, Z+1	; 0x01
    722c:	a2 81       	ldd	r26, Z+2	; 0x02
    722e:	b3 81       	ldd	r27, Z+3	; 0x03
    7230:	ea 89       	ldd	r30, Y+18	; 0x12
    7232:	fb 89       	ldd	r31, Y+19	; 0x13
    7234:	89 01       	movw	r16, r18
    7236:	9a 01       	movw	r18, r20
    7238:	ac 01       	movw	r20, r24
    723a:	bd 01       	movw	r22, r26
    723c:	cf 01       	movw	r24, r30
    723e:	0e 94 42 3b 	call	0x7684	; 0x7684 <usart_spi_set_baudrate>
			sysclk_get_source_clock_hz());
	usart_tx_enable(usart);
    7242:	8a 89       	ldd	r24, Y+18	; 0x12
    7244:	9b 89       	ldd	r25, Y+19	; 0x13
    7246:	0e 94 6d 36 	call	0x6cda	; 0x6cda <usart_tx_enable>
	usart_rx_enable(usart);
    724a:	8a 89       	ldd	r24, Y+18	; 0x12
    724c:	9b 89       	ldd	r25, Y+19	; 0x13
    724e:	0e 94 f7 35 	call	0x6bee	; 0x6bee <usart_rx_enable>
}
    7252:	00 00       	nop
    7254:	65 96       	adiw	r28, 0x15	; 21
    7256:	0f b6       	in	r0, 0x3f	; 63
    7258:	f8 94       	cli
    725a:	de bf       	out	0x3e, r29	; 62
    725c:	0f be       	out	0x3f, r0	; 63
    725e:	cd bf       	out	0x3d, r28	; 61
    7260:	df 91       	pop	r29
    7262:	cf 91       	pop	r28
    7264:	1f 91       	pop	r17
    7266:	0f 91       	pop	r16
    7268:	08 95       	ret

0000726a <usart_putchar>:
 * \param c The data to send.
 *
 * \return STATUS_OK
 */
status_code_t usart_putchar(USART_t *usart, uint8_t c)
{
    726a:	cf 93       	push	r28
    726c:	df 93       	push	r29
    726e:	00 d0       	rcall	.+0      	; 0x7270 <usart_putchar+0x6>
    7270:	1f 92       	push	r1
    7272:	cd b7       	in	r28, 0x3d	; 61
    7274:	de b7       	in	r29, 0x3e	; 62
    7276:	9a 83       	std	Y+2, r25	; 0x02
    7278:	89 83       	std	Y+1, r24	; 0x01
    727a:	6b 83       	std	Y+3, r22	; 0x03
	while (usart_data_register_is_empty(usart) == false) {
    727c:	00 00       	nop
    727e:	89 81       	ldd	r24, Y+1	; 0x01
    7280:	9a 81       	ldd	r25, Y+2	; 0x02
    7282:	0e 94 a1 36 	call	0x6d42	; 0x6d42 <usart_data_register_is_empty>
    7286:	98 2f       	mov	r25, r24
    7288:	81 e0       	ldi	r24, 0x01	; 1
    728a:	89 27       	eor	r24, r25
    728c:	88 23       	and	r24, r24
    728e:	b9 f7       	brne	.-18     	; 0x727e <usart_putchar+0x14>
	}

	usart->UDR = c;
    7290:	89 81       	ldd	r24, Y+1	; 0x01
    7292:	9a 81       	ldd	r25, Y+2	; 0x02
    7294:	2b 81       	ldd	r18, Y+3	; 0x03
    7296:	fc 01       	movw	r30, r24
    7298:	26 83       	std	Z+6, r18	; 0x06
	return STATUS_OK;
    729a:	80 e0       	ldi	r24, 0x00	; 0
}
    729c:	0f 90       	pop	r0
    729e:	0f 90       	pop	r0
    72a0:	0f 90       	pop	r0
    72a2:	df 91       	pop	r29
    72a4:	cf 91       	pop	r28
    72a6:	08 95       	ret

000072a8 <usart_getchar>:
 * \param usart The USART module.
 *
 * \return The received data.
 */
uint8_t usart_getchar(USART_t *usart)
{
    72a8:	cf 93       	push	r28
    72aa:	df 93       	push	r29
    72ac:	00 d0       	rcall	.+0      	; 0x72ae <usart_getchar+0x6>
    72ae:	cd b7       	in	r28, 0x3d	; 61
    72b0:	de b7       	in	r29, 0x3e	; 62
    72b2:	9a 83       	std	Y+2, r25	; 0x02
    72b4:	89 83       	std	Y+1, r24	; 0x01
	while (usart_rx_is_complete(usart) == false) {
    72b6:	00 00       	nop
    72b8:	89 81       	ldd	r24, Y+1	; 0x01
    72ba:	9a 81       	ldd	r25, Y+2	; 0x02
    72bc:	0e 94 ba 36 	call	0x6d74	; 0x6d74 <usart_rx_is_complete>
    72c0:	98 2f       	mov	r25, r24
    72c2:	81 e0       	ldi	r24, 0x01	; 1
    72c4:	89 27       	eor	r24, r25
    72c6:	88 23       	and	r24, r24
    72c8:	b9 f7       	brne	.-18     	; 0x72b8 <usart_getchar+0x10>
	}

	return ((uint8_t)usart->UDR);
    72ca:	89 81       	ldd	r24, Y+1	; 0x01
    72cc:	9a 81       	ldd	r25, Y+2	; 0x02
    72ce:	fc 01       	movw	r30, r24
    72d0:	86 81       	ldd	r24, Z+6	; 0x06
}
    72d2:	0f 90       	pop	r0
    72d4:	0f 90       	pop	r0
    72d6:	df 91       	pop	r29
    72d8:	cf 91       	pop	r28
    72da:	08 95       	ret

000072dc <usart_get_baud_offset>:
 *
 * \return The baudrate offset in PROGMEM table
 * \retval USART_BAUD_UNDEFINED for baudrates not in lookup table
 */
static uint8_t usart_get_baud_offset(uint32_t baud)
{
    72dc:	cf 93       	push	r28
    72de:	df 93       	push	r29
    72e0:	00 d0       	rcall	.+0      	; 0x72e2 <usart_get_baud_offset+0x6>
    72e2:	00 d0       	rcall	.+0      	; 0x72e4 <usart_get_baud_offset+0x8>
    72e4:	cd b7       	in	r28, 0x3d	; 61
    72e6:	de b7       	in	r29, 0x3e	; 62
    72e8:	69 83       	std	Y+1, r22	; 0x01
    72ea:	7a 83       	std	Y+2, r23	; 0x02
    72ec:	8b 83       	std	Y+3, r24	; 0x03
    72ee:	9c 83       	std	Y+4, r25	; 0x04
	switch (baud) {
    72f0:	89 81       	ldd	r24, Y+1	; 0x01
    72f2:	9a 81       	ldd	r25, Y+2	; 0x02
    72f4:	ab 81       	ldd	r26, Y+3	; 0x03
    72f6:	bc 81       	ldd	r27, Y+4	; 0x04
    72f8:	80 38       	cpi	r24, 0x80	; 128
    72fa:	25 e2       	ldi	r18, 0x25	; 37
    72fc:	92 07       	cpc	r25, r18
    72fe:	a1 05       	cpc	r26, r1
    7300:	b1 05       	cpc	r27, r1
    7302:	e1 f1       	breq	.+120    	; 0x737c <usart_get_baud_offset+0xa0>
    7304:	81 38       	cpi	r24, 0x81	; 129
    7306:	25 e2       	ldi	r18, 0x25	; 37
    7308:	92 07       	cpc	r25, r18
    730a:	a1 05       	cpc	r26, r1
    730c:	b1 05       	cpc	r27, r1
    730e:	90 f4       	brcc	.+36     	; 0x7334 <usart_get_baud_offset+0x58>
    7310:	80 36       	cpi	r24, 0x60	; 96
    7312:	29 e0       	ldi	r18, 0x09	; 9
    7314:	92 07       	cpc	r25, r18
    7316:	a1 05       	cpc	r26, r1
    7318:	b1 05       	cpc	r27, r1
    731a:	61 f1       	breq	.+88     	; 0x7374 <usart_get_baud_offset+0x98>
    731c:	80 3c       	cpi	r24, 0xC0	; 192
    731e:	22 e1       	ldi	r18, 0x12	; 18
    7320:	92 07       	cpc	r25, r18
    7322:	a1 05       	cpc	r26, r1
    7324:	b1 05       	cpc	r27, r1
    7326:	41 f1       	breq	.+80     	; 0x7378 <usart_get_baud_offset+0x9c>
    7328:	80 3b       	cpi	r24, 0xB0	; 176
    732a:	94 40       	sbci	r25, 0x04	; 4
    732c:	a1 05       	cpc	r26, r1
    732e:	b1 05       	cpc	r27, r1
    7330:	f9 f0       	breq	.+62     	; 0x7370 <usart_get_baud_offset+0x94>
    7332:	2e c0       	rjmp	.+92     	; 0x7390 <usart_get_baud_offset+0xb4>
    7334:	81 15       	cp	r24, r1
    7336:	26 e9       	ldi	r18, 0x96	; 150
    7338:	92 07       	cpc	r25, r18
    733a:	a1 05       	cpc	r26, r1
    733c:	b1 05       	cpc	r27, r1
    733e:	11 f1       	breq	.+68     	; 0x7384 <usart_get_baud_offset+0xa8>
    7340:	81 30       	cpi	r24, 0x01	; 1
    7342:	26 e9       	ldi	r18, 0x96	; 150
    7344:	92 07       	cpc	r25, r18
    7346:	a1 05       	cpc	r26, r1
    7348:	b1 05       	cpc	r27, r1
    734a:	30 f4       	brcc	.+12     	; 0x7358 <usart_get_baud_offset+0x7c>
    734c:	81 15       	cp	r24, r1
    734e:	9b 44       	sbci	r25, 0x4B	; 75
    7350:	a1 05       	cpc	r26, r1
    7352:	b1 05       	cpc	r27, r1
    7354:	a9 f0       	breq	.+42     	; 0x7380 <usart_get_baud_offset+0xa4>
    7356:	1c c0       	rjmp	.+56     	; 0x7390 <usart_get_baud_offset+0xb4>
    7358:	81 15       	cp	r24, r1
    735a:	21 ee       	ldi	r18, 0xE1	; 225
    735c:	92 07       	cpc	r25, r18
    735e:	a1 05       	cpc	r26, r1
    7360:	b1 05       	cpc	r27, r1
    7362:	91 f0       	breq	.+36     	; 0x7388 <usart_get_baud_offset+0xac>
    7364:	81 15       	cp	r24, r1
    7366:	92 4c       	sbci	r25, 0xC2	; 194
    7368:	a1 40       	sbci	r26, 0x01	; 1
    736a:	b1 05       	cpc	r27, r1
    736c:	79 f0       	breq	.+30     	; 0x738c <usart_get_baud_offset+0xb0>
    736e:	10 c0       	rjmp	.+32     	; 0x7390 <usart_get_baud_offset+0xb4>
	case 1200:
		return (uint8_t)USART_BAUD_1200;
    7370:	80 e0       	ldi	r24, 0x00	; 0
    7372:	0f c0       	rjmp	.+30     	; 0x7392 <usart_get_baud_offset+0xb6>

	case 2400:
		return (uint8_t)USART_BAUD_2400;
    7374:	81 e0       	ldi	r24, 0x01	; 1
    7376:	0d c0       	rjmp	.+26     	; 0x7392 <usart_get_baud_offset+0xb6>

	case 4800:
		return (uint8_t)USART_BAUD_4800;
    7378:	82 e0       	ldi	r24, 0x02	; 2
    737a:	0b c0       	rjmp	.+22     	; 0x7392 <usart_get_baud_offset+0xb6>

	case 9600:
		return (uint8_t)USART_BAUD_9600;
    737c:	83 e0       	ldi	r24, 0x03	; 3
    737e:	09 c0       	rjmp	.+18     	; 0x7392 <usart_get_baud_offset+0xb6>

	case 19200:
		return (uint8_t)USART_BAUD_19200;
    7380:	84 e0       	ldi	r24, 0x04	; 4
    7382:	07 c0       	rjmp	.+14     	; 0x7392 <usart_get_baud_offset+0xb6>

	case 38400:
		return (uint8_t)USART_BAUD_38400;
    7384:	85 e0       	ldi	r24, 0x05	; 5
    7386:	05 c0       	rjmp	.+10     	; 0x7392 <usart_get_baud_offset+0xb6>

	case 57600:
		return (uint8_t)USART_BAUD_57600;
    7388:	86 e0       	ldi	r24, 0x06	; 6
    738a:	03 c0       	rjmp	.+6      	; 0x7392 <usart_get_baud_offset+0xb6>

	case 115200:
		return (uint8_t)USART_BAUD_115200;
    738c:	87 e0       	ldi	r24, 0x07	; 7
    738e:	01 c0       	rjmp	.+2      	; 0x7392 <usart_get_baud_offset+0xb6>

	default:
		return (uint8_t)USART_BAUD_UNDEFINED;
    7390:	8f ef       	ldi	r24, 0xFF	; 255
	}
}
    7392:	0f 90       	pop	r0
    7394:	0f 90       	pop	r0
    7396:	0f 90       	pop	r0
    7398:	0f 90       	pop	r0
    739a:	df 91       	pop	r29
    739c:	cf 91       	pop	r28
    739e:	08 95       	ret

000073a0 <usart_set_baudrate_precalculated>:
 * \param cpu_hz The CPU frequency.
 *
 */
void usart_set_baudrate_precalculated(USART_t *usart, uint32_t baud,
		uint32_t cpu_hz)
{
    73a0:	0f 93       	push	r16
    73a2:	1f 93       	push	r17
    73a4:	cf 93       	push	r28
    73a6:	df 93       	push	r29
    73a8:	cd b7       	in	r28, 0x3d	; 61
    73aa:	de b7       	in	r29, 0x3e	; 62
    73ac:	69 97       	sbiw	r28, 0x19	; 25
    73ae:	0f b6       	in	r0, 0x3f	; 63
    73b0:	f8 94       	cli
    73b2:	de bf       	out	0x3e, r29	; 62
    73b4:	0f be       	out	0x3f, r0	; 63
    73b6:	cd bf       	out	0x3d, r28	; 61
    73b8:	99 8b       	std	Y+17, r25	; 0x11
    73ba:	88 8b       	std	Y+16, r24	; 0x10
    73bc:	4a 8b       	std	Y+18, r20	; 0x12
    73be:	5b 8b       	std	Y+19, r21	; 0x13
    73c0:	6c 8b       	std	Y+20, r22	; 0x14
    73c2:	7d 8b       	std	Y+21, r23	; 0x15
    73c4:	0e 8b       	std	Y+22, r16	; 0x16
    73c6:	1f 8b       	std	Y+23, r17	; 0x17
    73c8:	28 8f       	std	Y+24, r18	; 0x18
    73ca:	39 8f       	std	Y+25, r19	; 0x19
	uint8_t baud_offset;
	uint16_t baudctrl = 0;
    73cc:	1a 82       	std	Y+2, r1	; 0x02
    73ce:	19 82       	std	Y+1, r1	; 0x01

	baud_offset = usart_get_baud_offset(baud);
    73d0:	8a 89       	ldd	r24, Y+18	; 0x12
    73d2:	9b 89       	ldd	r25, Y+19	; 0x13
    73d4:	ac 89       	ldd	r26, Y+20	; 0x14
    73d6:	bd 89       	ldd	r27, Y+21	; 0x15
    73d8:	bc 01       	movw	r22, r24
    73da:	cd 01       	movw	r24, r26
    73dc:	0e 94 6e 39 	call	0x72dc	; 0x72dc <usart_get_baud_offset>
    73e0:	8b 83       	std	Y+3, r24	; 0x03

	if (cpu_hz == 1000000UL) {
    73e2:	8e 89       	ldd	r24, Y+22	; 0x16
    73e4:	9f 89       	ldd	r25, Y+23	; 0x17
    73e6:	a8 8d       	ldd	r26, Y+24	; 0x18
    73e8:	b9 8d       	ldd	r27, Y+25	; 0x19
    73ea:	80 34       	cpi	r24, 0x40	; 64
    73ec:	92 44       	sbci	r25, 0x42	; 66
    73ee:	af 40       	sbci	r26, 0x0F	; 15
    73f0:	b1 05       	cpc	r27, r1
    73f2:	c1 f4       	brne	.+48     	; 0x7424 <usart_set_baudrate_precalculated+0x84>
		baudctrl = PROGMEM_READ_WORD(baudctrl_1mhz + baud_offset);
    73f4:	8b 81       	ldd	r24, Y+3	; 0x03
    73f6:	88 2f       	mov	r24, r24
    73f8:	90 e0       	ldi	r25, 0x00	; 0
    73fa:	88 0f       	add	r24, r24
    73fc:	99 1f       	adc	r25, r25
    73fe:	8e 5d       	subi	r24, 0xDE	; 222
    7400:	9d 4f       	sbci	r25, 0xFD	; 253
    7402:	9d 83       	std	Y+5, r25	; 0x05
    7404:	8c 83       	std	Y+4, r24	; 0x04
    7406:	8c 81       	ldd	r24, Y+4	; 0x04
    7408:	9d 81       	ldd	r25, Y+5	; 0x05
    740a:	fc 01       	movw	r30, r24
    740c:	25 91       	lpm	r18, Z+
    740e:	34 91       	lpm	r19, Z
    7410:	cf 01       	movw	r24, r30
    7412:	3f 83       	std	Y+7, r19	; 0x07
    7414:	2e 83       	std	Y+6, r18	; 0x06
    7416:	9d 83       	std	Y+5, r25	; 0x05
    7418:	8c 83       	std	Y+4, r24	; 0x04
    741a:	8e 81       	ldd	r24, Y+6	; 0x06
    741c:	9f 81       	ldd	r25, Y+7	; 0x07
    741e:	9a 83       	std	Y+2, r25	; 0x02
    7420:	89 83       	std	Y+1, r24	; 0x01
    7422:	41 c0       	rjmp	.+130    	; 0x74a6 <usart_set_baudrate_precalculated+0x106>
	} else if (cpu_hz == 8000000UL) {
    7424:	8e 89       	ldd	r24, Y+22	; 0x16
    7426:	9f 89       	ldd	r25, Y+23	; 0x17
    7428:	a8 8d       	ldd	r26, Y+24	; 0x18
    742a:	b9 8d       	ldd	r27, Y+25	; 0x19
    742c:	81 15       	cp	r24, r1
    742e:	92 41       	sbci	r25, 0x12	; 18
    7430:	aa 47       	sbci	r26, 0x7A	; 122
    7432:	b1 05       	cpc	r27, r1
    7434:	c1 f4       	brne	.+48     	; 0x7466 <usart_set_baudrate_precalculated+0xc6>
		baudctrl = PROGMEM_READ_WORD(baudctrl_8mhz + baud_offset);
    7436:	8b 81       	ldd	r24, Y+3	; 0x03
    7438:	88 2f       	mov	r24, r24
    743a:	90 e0       	ldi	r25, 0x00	; 0
    743c:	88 0f       	add	r24, r24
    743e:	99 1f       	adc	r25, r25
    7440:	8e 5c       	subi	r24, 0xCE	; 206
    7442:	9d 4f       	sbci	r25, 0xFD	; 253
    7444:	99 87       	std	Y+9, r25	; 0x09
    7446:	88 87       	std	Y+8, r24	; 0x08
    7448:	88 85       	ldd	r24, Y+8	; 0x08
    744a:	99 85       	ldd	r25, Y+9	; 0x09
    744c:	fc 01       	movw	r30, r24
    744e:	25 91       	lpm	r18, Z+
    7450:	34 91       	lpm	r19, Z
    7452:	cf 01       	movw	r24, r30
    7454:	3b 87       	std	Y+11, r19	; 0x0b
    7456:	2a 87       	std	Y+10, r18	; 0x0a
    7458:	99 87       	std	Y+9, r25	; 0x09
    745a:	88 87       	std	Y+8, r24	; 0x08
    745c:	8a 85       	ldd	r24, Y+10	; 0x0a
    745e:	9b 85       	ldd	r25, Y+11	; 0x0b
    7460:	9a 83       	std	Y+2, r25	; 0x02
    7462:	89 83       	std	Y+1, r24	; 0x01
    7464:	20 c0       	rjmp	.+64     	; 0x74a6 <usart_set_baudrate_precalculated+0x106>
	} else if (cpu_hz == 16000000UL) {
    7466:	8e 89       	ldd	r24, Y+22	; 0x16
    7468:	9f 89       	ldd	r25, Y+23	; 0x17
    746a:	a8 8d       	ldd	r26, Y+24	; 0x18
    746c:	b9 8d       	ldd	r27, Y+25	; 0x19
    746e:	81 15       	cp	r24, r1
    7470:	94 42       	sbci	r25, 0x24	; 36
    7472:	a4 4f       	sbci	r26, 0xF4	; 244
    7474:	b1 05       	cpc	r27, r1
    7476:	b9 f4       	brne	.+46     	; 0x74a6 <usart_set_baudrate_precalculated+0x106>
		baudctrl = PROGMEM_READ_WORD(baudctrl_16mhz + baud_offset);
    7478:	8b 81       	ldd	r24, Y+3	; 0x03
    747a:	88 2f       	mov	r24, r24
    747c:	90 e0       	ldi	r25, 0x00	; 0
    747e:	88 0f       	add	r24, r24
    7480:	99 1f       	adc	r25, r25
    7482:	8e 5b       	subi	r24, 0xBE	; 190
    7484:	9d 4f       	sbci	r25, 0xFD	; 253
    7486:	9d 87       	std	Y+13, r25	; 0x0d
    7488:	8c 87       	std	Y+12, r24	; 0x0c
    748a:	8c 85       	ldd	r24, Y+12	; 0x0c
    748c:	9d 85       	ldd	r25, Y+13	; 0x0d
    748e:	fc 01       	movw	r30, r24
    7490:	25 91       	lpm	r18, Z+
    7492:	34 91       	lpm	r19, Z
    7494:	cf 01       	movw	r24, r30
    7496:	3f 87       	std	Y+15, r19	; 0x0f
    7498:	2e 87       	std	Y+14, r18	; 0x0e
    749a:	9d 87       	std	Y+13, r25	; 0x0d
    749c:	8c 87       	std	Y+12, r24	; 0x0c
    749e:	8e 85       	ldd	r24, Y+14	; 0x0e
    74a0:	9f 85       	ldd	r25, Y+15	; 0x0f
    74a2:	9a 83       	std	Y+2, r25	; 0x02
    74a4:	89 83       	std	Y+1, r24	; 0x01
		/* Error, system clock speed or USART baud rate is not supported
		 * by the look-up table */
		Assert(false);
	}

	if (baud_offset != USART_BAUD_UNDEFINED) {
    74a6:	8b 81       	ldd	r24, Y+3	; 0x03
    74a8:	8f 3f       	cpi	r24, 0xFF	; 255
    74aa:	39 f0       	breq	.+14     	; 0x74ba <usart_set_baudrate_precalculated+0x11a>
		usart->UBRR = baudctrl;
    74ac:	88 89       	ldd	r24, Y+16	; 0x10
    74ae:	99 89       	ldd	r25, Y+17	; 0x11
    74b0:	29 81       	ldd	r18, Y+1	; 0x01
    74b2:	3a 81       	ldd	r19, Y+2	; 0x02
    74b4:	fc 01       	movw	r30, r24
    74b6:	35 83       	std	Z+5, r19	; 0x05
    74b8:	24 83       	std	Z+4, r18	; 0x04
	}
}
    74ba:	00 00       	nop
    74bc:	69 96       	adiw	r28, 0x19	; 25
    74be:	0f b6       	in	r0, 0x3f	; 63
    74c0:	f8 94       	cli
    74c2:	de bf       	out	0x3e, r29	; 62
    74c4:	0f be       	out	0x3f, r0	; 63
    74c6:	cd bf       	out	0x3d, r28	; 61
    74c8:	df 91       	pop	r29
    74ca:	cf 91       	pop	r28
    74cc:	1f 91       	pop	r17
    74ce:	0f 91       	pop	r16
    74d0:	08 95       	ret

000074d2 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    74d2:	0f 93       	push	r16
    74d4:	1f 93       	push	r17
    74d6:	cf 93       	push	r28
    74d8:	df 93       	push	r29
    74da:	cd b7       	in	r28, 0x3d	; 61
    74dc:	de b7       	in	r29, 0x3e	; 62
    74de:	66 97       	sbiw	r28, 0x16	; 22
    74e0:	0f b6       	in	r0, 0x3f	; 63
    74e2:	f8 94       	cli
    74e4:	de bf       	out	0x3e, r29	; 62
    74e6:	0f be       	out	0x3f, r0	; 63
    74e8:	cd bf       	out	0x3d, r28	; 61
    74ea:	9e 87       	std	Y+14, r25	; 0x0e
    74ec:	8d 87       	std	Y+13, r24	; 0x0d
    74ee:	4f 87       	std	Y+15, r20	; 0x0f
    74f0:	58 8b       	std	Y+16, r21	; 0x10
    74f2:	69 8b       	std	Y+17, r22	; 0x11
    74f4:	7a 8b       	std	Y+18, r23	; 0x12
    74f6:	0b 8b       	std	Y+19, r16	; 0x13
    74f8:	1c 8b       	std	Y+20, r17	; 0x14
    74fa:	2d 8b       	std	Y+21, r18	; 0x15
    74fc:	3e 8b       	std	Y+22, r19	; 0x16

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
    74fe:	8b 89       	ldd	r24, Y+19	; 0x13
    7500:	9c 89       	ldd	r25, Y+20	; 0x14
    7502:	ad 89       	ldd	r26, Y+21	; 0x15
    7504:	be 89       	ldd	r27, Y+22	; 0x16
    7506:	68 94       	set
    7508:	12 f8       	bld	r1, 2
    750a:	b6 95       	lsr	r27
    750c:	a7 95       	ror	r26
    750e:	97 95       	ror	r25
    7510:	87 95       	ror	r24
    7512:	16 94       	lsr	r1
    7514:	d1 f7       	brne	.-12     	; 0x750a <usart_set_baudrate+0x38>
    7516:	8d 83       	std	Y+5, r24	; 0x05
    7518:	9e 83       	std	Y+6, r25	; 0x06
    751a:	af 83       	std	Y+7, r26	; 0x07
    751c:	b8 87       	std	Y+8, r27	; 0x08
	/* 524288 =  8 * (65535 + 1)  =  8 *(UBRRn_max+1) */
	min_rate = cpu_hz / 524288;
    751e:	8b 89       	ldd	r24, Y+19	; 0x13
    7520:	9c 89       	ldd	r25, Y+20	; 0x14
    7522:	ad 89       	ldd	r26, Y+21	; 0x15
    7524:	be 89       	ldd	r27, Y+22	; 0x16
    7526:	07 2e       	mov	r0, r23
    7528:	73 e1       	ldi	r23, 0x13	; 19
    752a:	b6 95       	lsr	r27
    752c:	a7 95       	ror	r26
    752e:	97 95       	ror	r25
    7530:	87 95       	ror	r24
    7532:	7a 95       	dec	r23
    7534:	d1 f7       	brne	.-12     	; 0x752a <usart_set_baudrate+0x58>
    7536:	70 2d       	mov	r23, r0
    7538:	89 83       	std	Y+1, r24	; 0x01
    753a:	9a 83       	std	Y+2, r25	; 0x02
    753c:	ab 83       	std	Y+3, r26	; 0x03
    753e:	bc 83       	std	Y+4, r27	; 0x04

	if (usart->UCSRnA & USART_U2X_bm) {
    7540:	8d 85       	ldd	r24, Y+13	; 0x0d
    7542:	9e 85       	ldd	r25, Y+14	; 0x0e
    7544:	fc 01       	movw	r30, r24
    7546:	80 81       	ld	r24, Z
    7548:	88 2f       	mov	r24, r24
    754a:	90 e0       	ldi	r25, 0x00	; 0
    754c:	82 70       	andi	r24, 0x02	; 2
    754e:	99 27       	eor	r25, r25
    7550:	89 2b       	or	r24, r25
    7552:	c1 f0       	breq	.+48     	; 0x7584 <usart_set_baudrate+0xb2>
		max_rate /= 2;
    7554:	8d 81       	ldd	r24, Y+5	; 0x05
    7556:	9e 81       	ldd	r25, Y+6	; 0x06
    7558:	af 81       	ldd	r26, Y+7	; 0x07
    755a:	b8 85       	ldd	r27, Y+8	; 0x08
    755c:	b6 95       	lsr	r27
    755e:	a7 95       	ror	r26
    7560:	97 95       	ror	r25
    7562:	87 95       	ror	r24
    7564:	8d 83       	std	Y+5, r24	; 0x05
    7566:	9e 83       	std	Y+6, r25	; 0x06
    7568:	af 83       	std	Y+7, r26	; 0x07
    756a:	b8 87       	std	Y+8, r27	; 0x08
		min_rate /= 2;
    756c:	89 81       	ldd	r24, Y+1	; 0x01
    756e:	9a 81       	ldd	r25, Y+2	; 0x02
    7570:	ab 81       	ldd	r26, Y+3	; 0x03
    7572:	bc 81       	ldd	r27, Y+4	; 0x04
    7574:	b6 95       	lsr	r27
    7576:	a7 95       	ror	r26
    7578:	97 95       	ror	r25
    757a:	87 95       	ror	r24
    757c:	89 83       	std	Y+1, r24	; 0x01
    757e:	9a 83       	std	Y+2, r25	; 0x02
    7580:	ab 83       	std	Y+3, r26	; 0x03
    7582:	bc 83       	std	Y+4, r27	; 0x04
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    7584:	2f 85       	ldd	r18, Y+15	; 0x0f
    7586:	38 89       	ldd	r19, Y+16	; 0x10
    7588:	49 89       	ldd	r20, Y+17	; 0x11
    758a:	5a 89       	ldd	r21, Y+18	; 0x12
    758c:	8d 81       	ldd	r24, Y+5	; 0x05
    758e:	9e 81       	ldd	r25, Y+6	; 0x06
    7590:	af 81       	ldd	r26, Y+7	; 0x07
    7592:	b8 85       	ldd	r27, Y+8	; 0x08
    7594:	82 17       	cp	r24, r18
    7596:	93 07       	cpc	r25, r19
    7598:	a4 07       	cpc	r26, r20
    759a:	b5 07       	cpc	r27, r21
    759c:	68 f0       	brcs	.+26     	; 0x75b8 <usart_set_baudrate+0xe6>
    759e:	2f 85       	ldd	r18, Y+15	; 0x0f
    75a0:	38 89       	ldd	r19, Y+16	; 0x10
    75a2:	49 89       	ldd	r20, Y+17	; 0x11
    75a4:	5a 89       	ldd	r21, Y+18	; 0x12
    75a6:	89 81       	ldd	r24, Y+1	; 0x01
    75a8:	9a 81       	ldd	r25, Y+2	; 0x02
    75aa:	ab 81       	ldd	r26, Y+3	; 0x03
    75ac:	bc 81       	ldd	r27, Y+4	; 0x04
    75ae:	28 17       	cp	r18, r24
    75b0:	39 07       	cpc	r19, r25
    75b2:	4a 07       	cpc	r20, r26
    75b4:	5b 07       	cpc	r21, r27
    75b6:	10 f4       	brcc	.+4      	; 0x75bc <usart_set_baudrate+0xea>
		return false;
    75b8:	80 e0       	ldi	r24, 0x00	; 0
    75ba:	59 c0       	rjmp	.+178    	; 0x766e <usart_set_baudrate+0x19c>
	}

	/* Check if double speed is enabled. */
	if (usart->UCSRnA & USART_U2X_bm) {
    75bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    75be:	9e 85       	ldd	r25, Y+14	; 0x0e
    75c0:	fc 01       	movw	r30, r24
    75c2:	80 81       	ld	r24, Z
    75c4:	88 2f       	mov	r24, r24
    75c6:	90 e0       	ldi	r25, 0x00	; 0
    75c8:	82 70       	andi	r24, 0x02	; 2
    75ca:	99 27       	eor	r25, r25
    75cc:	89 2b       	or	r24, r25
    75ce:	51 f1       	breq	.+84     	; 0x7624 <usart_set_baudrate+0x152>
		baud *= 2;
    75d0:	8f 85       	ldd	r24, Y+15	; 0x0f
    75d2:	98 89       	ldd	r25, Y+16	; 0x10
    75d4:	a9 89       	ldd	r26, Y+17	; 0x11
    75d6:	ba 89       	ldd	r27, Y+18	; 0x12
    75d8:	88 0f       	add	r24, r24
    75da:	99 1f       	adc	r25, r25
    75dc:	aa 1f       	adc	r26, r26
    75de:	bb 1f       	adc	r27, r27
    75e0:	8f 87       	std	Y+15, r24	; 0x0f
    75e2:	98 8b       	std	Y+16, r25	; 0x10
    75e4:	a9 8b       	std	Y+17, r26	; 0x11
    75e6:	ba 8b       	std	Y+18, r27	; 0x12
		ubrr = (uint32_t)(cpu_hz / 8 / baud) - 1;
    75e8:	8b 89       	ldd	r24, Y+19	; 0x13
    75ea:	9c 89       	ldd	r25, Y+20	; 0x14
    75ec:	ad 89       	ldd	r26, Y+21	; 0x15
    75ee:	be 89       	ldd	r27, Y+22	; 0x16
    75f0:	68 94       	set
    75f2:	12 f8       	bld	r1, 2
    75f4:	b6 95       	lsr	r27
    75f6:	a7 95       	ror	r26
    75f8:	97 95       	ror	r25
    75fa:	87 95       	ror	r24
    75fc:	16 94       	lsr	r1
    75fe:	d1 f7       	brne	.-12     	; 0x75f4 <usart_set_baudrate+0x122>
    7600:	2f 85       	ldd	r18, Y+15	; 0x0f
    7602:	38 89       	ldd	r19, Y+16	; 0x10
    7604:	49 89       	ldd	r20, Y+17	; 0x11
    7606:	5a 89       	ldd	r21, Y+18	; 0x12
    7608:	bc 01       	movw	r22, r24
    760a:	cd 01       	movw	r24, r26
    760c:	0e 94 42 49 	call	0x9284	; 0x9284 <__udivmodsi4>
    7610:	da 01       	movw	r26, r20
    7612:	c9 01       	movw	r24, r18
    7614:	01 97       	sbiw	r24, 0x01	; 1
    7616:	a1 09       	sbc	r26, r1
    7618:	b1 09       	sbc	r27, r1
    761a:	89 87       	std	Y+9, r24	; 0x09
    761c:	9a 87       	std	Y+10, r25	; 0x0a
    761e:	ab 87       	std	Y+11, r26	; 0x0b
    7620:	bc 87       	std	Y+12, r27	; 0x0c
    7622:	1d c0       	rjmp	.+58     	; 0x765e <usart_set_baudrate+0x18c>
	} else {
		ubrr = (uint32_t)(cpu_hz / 16 / baud) - 1;
    7624:	8b 89       	ldd	r24, Y+19	; 0x13
    7626:	9c 89       	ldd	r25, Y+20	; 0x14
    7628:	ad 89       	ldd	r26, Y+21	; 0x15
    762a:	be 89       	ldd	r27, Y+22	; 0x16
    762c:	68 94       	set
    762e:	13 f8       	bld	r1, 3
    7630:	b6 95       	lsr	r27
    7632:	a7 95       	ror	r26
    7634:	97 95       	ror	r25
    7636:	87 95       	ror	r24
    7638:	16 94       	lsr	r1
    763a:	d1 f7       	brne	.-12     	; 0x7630 <usart_set_baudrate+0x15e>
    763c:	2f 85       	ldd	r18, Y+15	; 0x0f
    763e:	38 89       	ldd	r19, Y+16	; 0x10
    7640:	49 89       	ldd	r20, Y+17	; 0x11
    7642:	5a 89       	ldd	r21, Y+18	; 0x12
    7644:	bc 01       	movw	r22, r24
    7646:	cd 01       	movw	r24, r26
    7648:	0e 94 42 49 	call	0x9284	; 0x9284 <__udivmodsi4>
    764c:	da 01       	movw	r26, r20
    764e:	c9 01       	movw	r24, r18
    7650:	01 97       	sbiw	r24, 0x01	; 1
    7652:	a1 09       	sbc	r26, r1
    7654:	b1 09       	sbc	r27, r1
    7656:	89 87       	std	Y+9, r24	; 0x09
    7658:	9a 87       	std	Y+10, r25	; 0x0a
    765a:	ab 87       	std	Y+11, r26	; 0x0b
    765c:	bc 87       	std	Y+12, r27	; 0x0c
	}

	usart->UBRR = ubrr;
    765e:	29 85       	ldd	r18, Y+9	; 0x09
    7660:	3a 85       	ldd	r19, Y+10	; 0x0a
    7662:	8d 85       	ldd	r24, Y+13	; 0x0d
    7664:	9e 85       	ldd	r25, Y+14	; 0x0e
    7666:	fc 01       	movw	r30, r24
    7668:	35 83       	std	Z+5, r19	; 0x05
    766a:	24 83       	std	Z+4, r18	; 0x04
	return true;
    766c:	81 e0       	ldi	r24, 0x01	; 1
}
    766e:	66 96       	adiw	r28, 0x16	; 22
    7670:	0f b6       	in	r0, 0x3f	; 63
    7672:	f8 94       	cli
    7674:	de bf       	out	0x3e, r29	; 62
    7676:	0f be       	out	0x3f, r0	; 63
    7678:	cd bf       	out	0x3d, r28	; 61
    767a:	df 91       	pop	r29
    767c:	cf 91       	pop	r28
    767e:	1f 91       	pop	r17
    7680:	0f 91       	pop	r16
    7682:	08 95       	ret

00007684 <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    7684:	0f 93       	push	r16
    7686:	1f 93       	push	r17
    7688:	cf 93       	push	r28
    768a:	df 93       	push	r29
    768c:	cd b7       	in	r28, 0x3d	; 61
    768e:	de b7       	in	r29, 0x3e	; 62
    7690:	2e 97       	sbiw	r28, 0x0e	; 14
    7692:	0f b6       	in	r0, 0x3f	; 63
    7694:	f8 94       	cli
    7696:	de bf       	out	0x3e, r29	; 62
    7698:	0f be       	out	0x3f, r0	; 63
    769a:	cd bf       	out	0x3d, r28	; 61
    769c:	9e 83       	std	Y+6, r25	; 0x06
    769e:	8d 83       	std	Y+5, r24	; 0x05
    76a0:	4f 83       	std	Y+7, r20	; 0x07
    76a2:	58 87       	std	Y+8, r21	; 0x08
    76a4:	69 87       	std	Y+9, r22	; 0x09
    76a6:	7a 87       	std	Y+10, r23	; 0x0a
    76a8:	0b 87       	std	Y+11, r16	; 0x0b
    76aa:	1c 87       	std	Y+12, r17	; 0x0c
    76ac:	2d 87       	std	Y+13, r18	; 0x0d
    76ae:	3e 87       	std	Y+14, r19	; 0x0e
	uint32_t ubrr;

	/* Check if baudrate is less than the maximim limit specified in
	 * datasheet */
	if (baud < (cpu_hz / 2)) {
    76b0:	8b 85       	ldd	r24, Y+11	; 0x0b
    76b2:	9c 85       	ldd	r25, Y+12	; 0x0c
    76b4:	ad 85       	ldd	r26, Y+13	; 0x0d
    76b6:	be 85       	ldd	r27, Y+14	; 0x0e
    76b8:	9c 01       	movw	r18, r24
    76ba:	ad 01       	movw	r20, r26
    76bc:	56 95       	lsr	r21
    76be:	47 95       	ror	r20
    76c0:	37 95       	ror	r19
    76c2:	27 95       	ror	r18
    76c4:	8f 81       	ldd	r24, Y+7	; 0x07
    76c6:	98 85       	ldd	r25, Y+8	; 0x08
    76c8:	a9 85       	ldd	r26, Y+9	; 0x09
    76ca:	ba 85       	ldd	r27, Y+10	; 0x0a
    76cc:	82 17       	cp	r24, r18
    76ce:	93 07       	cpc	r25, r19
    76d0:	a4 07       	cpc	r26, r20
    76d2:	b5 07       	cpc	r27, r21
    76d4:	e0 f4       	brcc	.+56     	; 0x770e <usart_spi_set_baudrate+0x8a>
		ubrr = (cpu_hz / (2 * baud) - 1);
    76d6:	8f 81       	ldd	r24, Y+7	; 0x07
    76d8:	98 85       	ldd	r25, Y+8	; 0x08
    76da:	a9 85       	ldd	r26, Y+9	; 0x09
    76dc:	ba 85       	ldd	r27, Y+10	; 0x0a
    76de:	9c 01       	movw	r18, r24
    76e0:	ad 01       	movw	r20, r26
    76e2:	22 0f       	add	r18, r18
    76e4:	33 1f       	adc	r19, r19
    76e6:	44 1f       	adc	r20, r20
    76e8:	55 1f       	adc	r21, r21
    76ea:	8b 85       	ldd	r24, Y+11	; 0x0b
    76ec:	9c 85       	ldd	r25, Y+12	; 0x0c
    76ee:	ad 85       	ldd	r26, Y+13	; 0x0d
    76f0:	be 85       	ldd	r27, Y+14	; 0x0e
    76f2:	bc 01       	movw	r22, r24
    76f4:	cd 01       	movw	r24, r26
    76f6:	0e 94 42 49 	call	0x9284	; 0x9284 <__udivmodsi4>
    76fa:	da 01       	movw	r26, r20
    76fc:	c9 01       	movw	r24, r18
    76fe:	01 97       	sbiw	r24, 0x01	; 1
    7700:	a1 09       	sbc	r26, r1
    7702:	b1 09       	sbc	r27, r1
    7704:	89 83       	std	Y+1, r24	; 0x01
    7706:	9a 83       	std	Y+2, r25	; 0x02
    7708:	ab 83       	std	Y+3, r26	; 0x03
    770a:	bc 83       	std	Y+4, r27	; 0x04
    770c:	04 c0       	rjmp	.+8      	; 0x7716 <usart_spi_set_baudrate+0x92>
	} else {
		/* If baudrate is not within the specfication in datasheet,
		 * assign maximum baudrate possible for the current CPU frequency */
		ubrr = 0;
    770e:	19 82       	std	Y+1, r1	; 0x01
    7710:	1a 82       	std	Y+2, r1	; 0x02
    7712:	1b 82       	std	Y+3, r1	; 0x03
    7714:	1c 82       	std	Y+4, r1	; 0x04
	}
	
	usart->UBRR  = ubrr;
    7716:	29 81       	ldd	r18, Y+1	; 0x01
    7718:	3a 81       	ldd	r19, Y+2	; 0x02
    771a:	8d 81       	ldd	r24, Y+5	; 0x05
    771c:	9e 81       	ldd	r25, Y+6	; 0x06
    771e:	fc 01       	movw	r30, r24
    7720:	35 83       	std	Z+5, r19	; 0x05
    7722:	24 83       	std	Z+4, r18	; 0x04
}
    7724:	00 00       	nop
    7726:	2e 96       	adiw	r28, 0x0e	; 14
    7728:	0f b6       	in	r0, 0x3f	; 63
    772a:	f8 94       	cli
    772c:	de bf       	out	0x3e, r29	; 62
    772e:	0f be       	out	0x3f, r0	; 63
    7730:	cd bf       	out	0x3d, r28	; 61
    7732:	df 91       	pop	r29
    7734:	cf 91       	pop	r28
    7736:	1f 91       	pop	r17
    7738:	0f 91       	pop	r16
    773a:	08 95       	ret

0000773c <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    773c:	cf 93       	push	r28
    773e:	df 93       	push	r29
    7740:	1f 92       	push	r1
    7742:	cd b7       	in	r28, 0x3d	; 61
    7744:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    7746:	8f e5       	ldi	r24, 0x5F	; 95
    7748:	90 e0       	ldi	r25, 0x00	; 0
    774a:	fc 01       	movw	r30, r24
    774c:	80 81       	ld	r24, Z
    774e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    7750:	f8 94       	cli
	return flags;
    7752:	89 81       	ldd	r24, Y+1	; 0x01
}
    7754:	0f 90       	pop	r0
    7756:	df 91       	pop	r29
    7758:	cf 91       	pop	r28
    775a:	08 95       	ret

0000775c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    775c:	cf 93       	push	r28
    775e:	df 93       	push	r29
    7760:	1f 92       	push	r1
    7762:	cd b7       	in	r28, 0x3d	; 61
    7764:	de b7       	in	r29, 0x3e	; 62
    7766:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    7768:	8f e5       	ldi	r24, 0x5F	; 95
    776a:	90 e0       	ldi	r25, 0x00	; 0
    776c:	29 81       	ldd	r18, Y+1	; 0x01
    776e:	fc 01       	movw	r30, r24
    7770:	20 83       	st	Z, r18
}
    7772:	00 00       	nop
    7774:	0f 90       	pop	r0
    7776:	df 91       	pop	r29
    7778:	cf 91       	pop	r28
    777a:	08 95       	ret

0000777c <wdt_reset_flag_clear>:
 *  This function clears the WDT flag.
 *
 ***\param  none
 */
static inline void wdt_reset_flag_clear(void)
{
    777c:	cf 93       	push	r28
    777e:	df 93       	push	r29
    7780:	cd b7       	in	r28, 0x3d	; 61
    7782:	de b7       	in	r29, 0x3e	; 62
	/* Clear WDRF flag in MCUSR */
	MCUSR &= ~WDRF_bm;
    7784:	84 e5       	ldi	r24, 0x54	; 84
    7786:	90 e0       	ldi	r25, 0x00	; 0
    7788:	24 e5       	ldi	r18, 0x54	; 84
    778a:	30 e0       	ldi	r19, 0x00	; 0
    778c:	f9 01       	movw	r30, r18
    778e:	20 81       	ld	r18, Z
    7790:	27 7f       	andi	r18, 0xF7	; 247
    7792:	fc 01       	movw	r30, r24
    7794:	20 83       	st	Z, r18
}
    7796:	00 00       	nop
    7798:	df 91       	pop	r29
    779a:	cf 91       	pop	r28
    779c:	08 95       	ret

0000779e <__vector_12>:
 * This function will handle interrupt on WDT Timer overflow and
 * call the callback function.
 */

ISR(WDT_vect)
{
    779e:	1f 92       	push	r1
    77a0:	0f 92       	push	r0
    77a2:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    77a6:	0f 92       	push	r0
    77a8:	11 24       	eor	r1, r1
    77aa:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    77ae:	0f 92       	push	r0
    77b0:	2f 93       	push	r18
    77b2:	3f 93       	push	r19
    77b4:	4f 93       	push	r20
    77b6:	5f 93       	push	r21
    77b8:	6f 93       	push	r22
    77ba:	7f 93       	push	r23
    77bc:	8f 93       	push	r24
    77be:	9f 93       	push	r25
    77c0:	af 93       	push	r26
    77c2:	bf 93       	push	r27
    77c4:	ef 93       	push	r30
    77c6:	ff 93       	push	r31
    77c8:	cf 93       	push	r28
    77ca:	df 93       	push	r29
    77cc:	cd b7       	in	r28, 0x3d	; 61
    77ce:	de b7       	in	r29, 0x3e	; 62
	if (wdt_timer_callback) {
    77d0:	80 91 47 1c 	lds	r24, 0x1C47	; 0x801c47 <wdt_timer_callback>
    77d4:	90 91 48 1c 	lds	r25, 0x1C48	; 0x801c48 <wdt_timer_callback+0x1>
    77d8:	89 2b       	or	r24, r25
    77da:	31 f0       	breq	.+12     	; 0x77e8 <__vector_12+0x4a>
		wdt_timer_callback();
    77dc:	80 91 47 1c 	lds	r24, 0x1C47	; 0x801c47 <wdt_timer_callback>
    77e0:	90 91 48 1c 	lds	r25, 0x1C48	; 0x801c48 <wdt_timer_callback+0x1>
    77e4:	fc 01       	movw	r30, r24
    77e6:	09 95       	icall
	}
}
    77e8:	00 00       	nop
    77ea:	df 91       	pop	r29
    77ec:	cf 91       	pop	r28
    77ee:	ff 91       	pop	r31
    77f0:	ef 91       	pop	r30
    77f2:	bf 91       	pop	r27
    77f4:	af 91       	pop	r26
    77f6:	9f 91       	pop	r25
    77f8:	8f 91       	pop	r24
    77fa:	7f 91       	pop	r23
    77fc:	6f 91       	pop	r22
    77fe:	5f 91       	pop	r21
    7800:	4f 91       	pop	r20
    7802:	3f 91       	pop	r19
    7804:	2f 91       	pop	r18
    7806:	0f 90       	pop	r0
    7808:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    780c:	0f 90       	pop	r0
    780e:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    7812:	0f 90       	pop	r0
    7814:	1f 90       	pop	r1
    7816:	18 95       	reti

00007818 <wdt_disable>:
 *
 *  This function disables the WDT without changing period settings.
 *  This function is written in asm where ever the time is critical
 */
void wdt_disable(void)
{
    7818:	cf 93       	push	r28
    781a:	df 93       	push	r29
    781c:	1f 92       	push	r1
    781e:	cd b7       	in	r28, 0x3d	; 61
    7820:	de b7       	in	r29, 0x3e	; 62
	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    7822:	0e 94 9e 3b 	call	0x773c	; 0x773c <cpu_irq_save>
    7826:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    7828:	a8 95       	wdr

	/* Clear WDRF flag in MCUSR */
	wdt_reset_flag_clear();
    782a:	0e 94 be 3b 	call	0x777c	; 0x777c <wdt_reset_flag_clear>

	/* Write logical one to WDCE and WDE to keep old prescale setting */
	asm ("LDS R17,0x60");   /* WDTCSR Address = 0x60 */
    782e:	10 91 60 00 	lds	r17, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	asm ("ORI R17,0x18");
    7832:	18 61       	ori	r17, 0x18	; 24
	asm ("LDI R18,0x00");
    7834:	20 e0       	ldi	r18, 0x00	; 0
	asm ("STS 0x60,R17");   /* WDTCSR Address = 0x60 */
    7836:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Disable WDT */
	asm ("STS 0x60,R18");   /* WDTCSR Address = 0x60 */
    783a:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    783e:	89 81       	ldd	r24, Y+1	; 0x01
    7840:	0e 94 ae 3b 	call	0x775c	; 0x775c <cpu_irq_restore>
}
    7844:	00 00       	nop
    7846:	0f 90       	pop	r0
    7848:	df 91       	pop	r29
    784a:	cf 91       	pop	r28
    784c:	08 95       	ret

0000784e <wdt_set_timeout_period>:
 *  This function is written in asm where ever the time is critical
 *
 *  \param  to_period  WDT timeout period
 */
void wdt_set_timeout_period(enum wdt_timeout_period to_period)
{
    784e:	cf 93       	push	r28
    7850:	df 93       	push	r29
    7852:	00 d0       	rcall	.+0      	; 0x7854 <wdt_set_timeout_period+0x6>
    7854:	cd b7       	in	r28, 0x3d	; 61
    7856:	de b7       	in	r29, 0x3e	; 62
    7858:	8a 83       	std	Y+2, r24	; 0x02
	/* Store the prescale value to temp register */
#if defined (__GNUC__)
	asm ("MOV R19,R24");
    785a:	38 2f       	mov	r19, r24
#else
#error Unsupported compiler.
#endif

	/* Mask for WDP3 */
	if (to_period & MASK_PRESCALE_WPD3) {
    785c:	8a 81       	ldd	r24, Y+2	; 0x02
    785e:	88 2f       	mov	r24, r24
    7860:	90 e0       	ldi	r25, 0x00	; 0
    7862:	88 70       	andi	r24, 0x08	; 8
    7864:	99 27       	eor	r25, r25
    7866:	89 2b       	or	r24, r25
    7868:	11 f0       	breq	.+4      	; 0x786e <wdt_set_timeout_period+0x20>
		asm ("LDI R21,0x20");
    786a:	50 e2       	ldi	r21, 0x20	; 32
    786c:	01 c0       	rjmp	.+2      	; 0x7870 <wdt_set_timeout_period+0x22>
	} else {
		asm ("LDI R21,0x00");
    786e:	50 e0       	ldi	r21, 0x00	; 0
	}

	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    7870:	0e 94 9e 3b 	call	0x773c	; 0x773c <cpu_irq_save>
    7874:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    7876:	a8 95       	wdr

	asm ("LDI R17,0xD8");
    7878:	18 ed       	ldi	r17, 0xD8	; 216
	asm ("LDS R18,0x60");   /* WDTCSR Address = 0x60 */
    787a:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	asm ("AND R17,R18");
    787e:	12 23       	and	r17, r18
	asm ("STS 0x60,R17");   /* WDTCSR Address = 0x60 */
    7880:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Load the new prescale value */
	asm ("LDI R20,0x18");
    7884:	48 e1       	ldi	r20, 0x18	; 24
	asm ("LDI R18,0x07");
    7886:	27 e0       	ldi	r18, 0x07	; 7
	asm ("AND R19,R18");
    7888:	32 23       	and	r19, r18
	asm ("OR R19,R21");
    788a:	35 2b       	or	r19, r21
	asm ("OR R19,R17");
    788c:	31 2b       	or	r19, r17
	/* Write logical one to WDCE and WDE */
	asm ("STS 0x60,R20");   /* WDTCSR Address = 0x60 */
    788e:	40 93 60 00 	sts	0x0060, r20	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Write new prescale setting */
	asm ("STS 0x60,R19");   /* WDTCSR Address = 0x60 */
    7892:	30 93 60 00 	sts	0x0060, r19	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    7896:	89 81       	ldd	r24, Y+1	; 0x01
    7898:	0e 94 ae 3b 	call	0x775c	; 0x775c <cpu_irq_restore>
}
    789c:	00 00       	nop
    789e:	0f 90       	pop	r0
    78a0:	0f 90       	pop	r0
    78a2:	df 91       	pop	r29
    78a4:	cf 91       	pop	r28
    78a6:	08 95       	ret

000078a8 <wdt_enable>:
 * This function is written in asm where ever the time is critical
 *
 * \param mode WDT timer mode selection
 */
void wdt_enable(enum wdt_mode_select mode)
{
    78a8:	cf 93       	push	r28
    78aa:	df 93       	push	r29
    78ac:	00 d0       	rcall	.+0      	; 0x78ae <wdt_enable+0x6>
    78ae:	cd b7       	in	r28, 0x3d	; 61
    78b0:	de b7       	in	r29, 0x3e	; 62
    78b2:	8a 83       	std	Y+2, r24	; 0x02
	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    78b4:	0e 94 9e 3b 	call	0x773c	; 0x773c <cpu_irq_save>
    78b8:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    78ba:	a8 95       	wdr

	/* Clear WDRF flag in MCUSR */
	wdt_reset_flag_clear();
    78bc:	0e 94 be 3b 	call	0x777c	; 0x777c <wdt_reset_flag_clear>

	/*System reset mode */
	if (mode == SYSTEM_RESET_MODE) {
    78c0:	8a 81       	ldd	r24, Y+2	; 0x02
    78c2:	81 30       	cpi	r24, 0x01	; 1
    78c4:	59 f4       	brne	.+22     	; 0x78dc <wdt_enable+0x34>
		/* Write logical zero to WDIE */
		asm ("LDI R17,0xBF");
    78c6:	1f eb       	ldi	r17, 0xBF	; 191
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    78c8:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    78cc:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    78ce:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write WDIF,WDE and WDCE to logical one */
		asm ("LDI R18,0x98");
    78d2:	28 e9       	ldi	r18, 0x98	; 152
		asm ("OR R18,R17");
    78d4:	21 2b       	or	r18, r17
		asm ("STS 0x60,R18"); /* WDTCSR Address = 0x60 */
    78d6:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    78da:	1e c0       	rjmp	.+60     	; 0x7918 <wdt_enable+0x70>
	}
	/* Interrupt mode */
	else if (mode == INTERRUPT_MODE) {
    78dc:	8a 81       	ldd	r24, Y+2	; 0x02
    78de:	88 23       	and	r24, r24
    78e0:	71 f4       	brne	.+28     	; 0x78fe <wdt_enable+0x56>
		/* Write logical zero to WDE */
		asm ("LDI R17,0xF7");
    78e2:	17 ef       	ldi	r17, 0xF7	; 247
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    78e4:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    78e8:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    78ea:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("LDI R20,0x18");
    78ee:	48 e1       	ldi	r20, 0x18	; 24
		asm ("LDI R19,0xD0");
    78f0:	30 ed       	ldi	r19, 0xD0	; 208
		asm ("OR R19,R17");
    78f2:	31 2b       	or	r19, r17
		/* Write logical one to WDCE and WDE */
		asm ("STS 0x60,R20"); /* WDTCSR Address = 0x60 */
    78f4:	40 93 60 00 	sts	0x0060, r20	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write WDIF,WDIE and WDCE to logical one */
		asm ("STS 0x60,R19"); /* WDTCSR Address = 0x60 */
    78f8:	30 93 60 00 	sts	0x0060, r19	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    78fc:	0d c0       	rjmp	.+26     	; 0x7918 <wdt_enable+0x70>
	}
	/* Interrupt and System reset mode */
	else if (mode == INTERRUPT_SYSTEM_RESET_MODE) {
    78fe:	8a 81       	ldd	r24, Y+2	; 0x02
    7900:	82 30       	cpi	r24, 0x02	; 2
    7902:	51 f4       	brne	.+20     	; 0x7918 <wdt_enable+0x70>
		/* Write logical zero to WDE */
		asm ("LDI R17,0xF7");
    7904:	17 ef       	ldi	r17, 0xF7	; 247
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    7906:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    790a:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    790c:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write logical one to WDCE, WDIE,WDIF and WDE */
		asm ("LDI R18,0xD8");
    7910:	28 ed       	ldi	r18, 0xD8	; 216
		asm ("OR R18,R17");
    7912:	21 2b       	or	r18, r17
		asm ("STS 0x60,R18"); /* WDTCSR Address = 0x60 */
    7914:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	}

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    7918:	89 81       	ldd	r24, Y+1	; 0x01
    791a:	0e 94 ae 3b 	call	0x775c	; 0x775c <cpu_irq_restore>
}
    791e:	00 00       	nop
    7920:	0f 90       	pop	r0
    7922:	0f 90       	pop	r0
    7924:	df 91       	pop	r29
    7926:	cf 91       	pop	r28
    7928:	08 95       	ret

0000792a <wdt_set_interrupt_callback>:
 * driver will only clear the interrupt flags.
 *
 * \param callback Reference to a callback function
 */
void wdt_set_interrupt_callback(wdt_callback_t callback)
{
    792a:	cf 93       	push	r28
    792c:	df 93       	push	r29
    792e:	00 d0       	rcall	.+0      	; 0x7930 <wdt_set_interrupt_callback+0x6>
    7930:	cd b7       	in	r28, 0x3d	; 61
    7932:	de b7       	in	r29, 0x3e	; 62
    7934:	9a 83       	std	Y+2, r25	; 0x02
    7936:	89 83       	std	Y+1, r24	; 0x01
	wdt_timer_callback = callback;
    7938:	89 81       	ldd	r24, Y+1	; 0x01
    793a:	9a 81       	ldd	r25, Y+2	; 0x02
    793c:	90 93 48 1c 	sts	0x1C48, r25	; 0x801c48 <wdt_timer_callback+0x1>
    7940:	80 93 47 1c 	sts	0x1C47, r24	; 0x801c47 <wdt_timer_callback>
}
    7944:	00 00       	nop
    7946:	0f 90       	pop	r0
    7948:	0f 90       	pop	r0
    794a:	df 91       	pop	r29
    794c:	cf 91       	pop	r28
    794e:	08 95       	ret

00007950 <wdt_reset_mcu>:
 *  This function generates an hardware microcontroller reset using the WDT.
 *
 *  The function loads enables the WDT in system reset mode.
 */
void wdt_reset_mcu(void)
{
    7950:	cf 93       	push	r28
    7952:	df 93       	push	r29
    7954:	cd b7       	in	r28, 0x3d	; 61
    7956:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Set minimum timeout period
	 */
	wdt_set_timeout_period(WDT_TIMEOUT_PERIOD_2KCLK);
    7958:	80 e0       	ldi	r24, 0x00	; 0
    795a:	0e 94 27 3c 	call	0x784e	; 0x784e <wdt_set_timeout_period>

	/*
	 * WDT enabled
	 */
	wdt_enable(SYSTEM_RESET_MODE);
    795e:	81 e0       	ldi	r24, 0x01	; 1
    7960:	0e 94 54 3c 	call	0x78a8	; 0x78a8 <wdt_enable>

	/*
	 * WDT Reset
	 */
	wdt_reset();
    7964:	a8 95       	wdr
	/*
	 * No exit to prevent the execution of the following instructions.
	 */
	while (true) {
		/* Wait for Watchdog reset. */
	}
    7966:	ff cf       	rjmp	.-2      	; 0x7966 <wdt_reset_mcu+0x16>

00007968 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    7968:	cf 93       	push	r28
    796a:	df 93       	push	r29
    796c:	1f 92       	push	r1
    796e:	cd b7       	in	r28, 0x3d	; 61
    7970:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    7972:	8f e5       	ldi	r24, 0x5F	; 95
    7974:	90 e0       	ldi	r25, 0x00	; 0
    7976:	fc 01       	movw	r30, r24
    7978:	80 81       	ld	r24, Z
    797a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    797c:	f8 94       	cli
	return flags;
    797e:	89 81       	ldd	r24, Y+1	; 0x01
}
    7980:	0f 90       	pop	r0
    7982:	df 91       	pop	r29
    7984:	cf 91       	pop	r28
    7986:	08 95       	ret

00007988 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    7988:	cf 93       	push	r28
    798a:	df 93       	push	r29
    798c:	1f 92       	push	r1
    798e:	cd b7       	in	r28, 0x3d	; 61
    7990:	de b7       	in	r29, 0x3e	; 62
    7992:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    7994:	8f e5       	ldi	r24, 0x5F	; 95
    7996:	90 e0       	ldi	r25, 0x00	; 0
    7998:	29 81       	ldd	r18, Y+1	; 0x01
    799a:	fc 01       	movw	r30, r24
    799c:	20 83       	st	Z, r18
}
    799e:	00 00       	nop
    79a0:	0f 90       	pop	r0
    79a2:	df 91       	pop	r29
    79a4:	cf 91       	pop	r28
    79a6:	08 95       	ret

000079a8 <sysclk_set_prescalers>:
 * Note: Prescaler setting is not working with the brain dead un optimised code
 * e.g. avr-gcc -00
 */

static inline void sysclk_set_prescalers(uint8_t psdiv)
{
    79a8:	cf 93       	push	r28
    79aa:	df 93       	push	r29
    79ac:	00 d0       	rcall	.+0      	; 0x79ae <sysclk_set_prescalers+0x6>
    79ae:	cd b7       	in	r28, 0x3d	; 61
    79b0:	de b7       	in	r29, 0x3e	; 62
    79b2:	8a 83       	std	Y+2, r24	; 0x02
	(void) psdiv;
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();
    79b4:	0e 94 b4 3c 	call	0x7968	; 0x7968 <cpu_irq_save>
    79b8:	89 83       	std	Y+1, r24	; 0x01

	ASM(
    79ba:	5f 93       	push	r21
    79bc:	50 e8       	ldi	r21, 0x80	; 128
    79be:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    79c2:	50 e0       	ldi	r21, 0x00	; 0
    79c4:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    79c8:	5f 91       	pop	r21
	                                                    *      */

			"pop r21                     \n\t"
			);

	cpu_irq_restore(flags);
    79ca:	89 81       	ldd	r24, Y+1	; 0x01
    79cc:	0e 94 c4 3c 	call	0x7988	; 0x7988 <cpu_irq_restore>
#endif
}
    79d0:	00 00       	nop
    79d2:	0f 90       	pop	r0
    79d4:	0f 90       	pop	r0
    79d6:	df 91       	pop	r29
    79d8:	cf 91       	pop	r28
    79da:	08 95       	ret

000079dc <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
    79dc:	cf 93       	push	r28
    79de:	df 93       	push	r29
    79e0:	00 d0       	rcall	.+0      	; 0x79e2 <sysclk_init+0x6>
    79e2:	1f 92       	push	r1
    79e4:	cd b7       	in	r28, 0x3d	; 61
    79e6:	de b7       	in	r29, 0x3e	; 62
#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    79e8:	84 e6       	ldi	r24, 0x64	; 100
    79ea:	90 e0       	ldi	r25, 0x00	; 0
    79ec:	9a 83       	std	Y+2, r25	; 0x02
    79ee:	89 83       	std	Y+1, r24	; 0x01
	uint8_t i;
	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
    79f0:	1b 82       	std	Y+3, r1	; 0x03
    79f2:	0d c0       	rjmp	.+26     	; 0x7a0e <sysclk_init+0x32>
		*(reg++) = 0xFF;
    79f4:	89 81       	ldd	r24, Y+1	; 0x01
    79f6:	9a 81       	ldd	r25, Y+2	; 0x02
    79f8:	9c 01       	movw	r18, r24
    79fa:	2f 5f       	subi	r18, 0xFF	; 255
    79fc:	3f 4f       	sbci	r19, 0xFF	; 255
    79fe:	3a 83       	std	Y+2, r19	; 0x02
    7a00:	29 83       	std	Y+1, r18	; 0x01
    7a02:	2f ef       	ldi	r18, 0xFF	; 255
    7a04:	fc 01       	movw	r30, r24
    7a06:	20 83       	st	Z, r18
{
#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	uint8_t i;
	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
    7a08:	8b 81       	ldd	r24, Y+3	; 0x03
    7a0a:	8f 5f       	subi	r24, 0xFF	; 255
    7a0c:	8b 83       	std	Y+3, r24	; 0x03
    7a0e:	8b 81       	ldd	r24, Y+3	; 0x03
    7a10:	82 30       	cpi	r24, 0x02	; 2
    7a12:	80 f3       	brcs	.-32     	; 0x79f4 <sysclk_init+0x18>
#endif
#if !MEGA_UNSPECIFIED && !MEGA_XX
	/* Set up system clock prescalers if different from defaults */
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
    7a14:	80 e0       	ldi	r24, 0x00	; 0
    7a16:	0e 94 d4 3c 	call	0x79a8	; 0x79a8 <sysclk_set_prescalers>
	}
#endif
}
    7a1a:	00 00       	nop
    7a1c:	0f 90       	pop	r0
    7a1e:	0f 90       	pop	r0
    7a20:	0f 90       	pop	r0
    7a22:	df 91       	pop	r29
    7a24:	cf 91       	pop	r28
    7a26:	08 95       	ret

00007a28 <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
    7a28:	cf 93       	push	r28
    7a2a:	df 93       	push	r29
    7a2c:	00 d0       	rcall	.+0      	; 0x7a2e <sysclk_enable_module+0x6>
    7a2e:	00 d0       	rcall	.+0      	; 0x7a30 <sysclk_enable_module+0x8>
    7a30:	1f 92       	push	r1
    7a32:	cd b7       	in	r28, 0x3d	; 61
    7a34:	de b7       	in	r29, 0x3e	; 62
    7a36:	8c 83       	std	Y+4, r24	; 0x04
    7a38:	6d 83       	std	Y+5, r22	; 0x05
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    7a3a:	84 e6       	ldi	r24, 0x64	; 100
    7a3c:	90 e0       	ldi	r25, 0x00	; 0
    7a3e:	9a 83       	std	Y+2, r25	; 0x02
    7a40:	89 83       	std	Y+1, r24	; 0x01
	irqflags_t flags = cpu_irq_save();
    7a42:	0e 94 b4 3c 	call	0x7968	; 0x7968 <cpu_irq_save>
    7a46:	8b 83       	std	Y+3, r24	; 0x03

	if (port < NUMBER_OF_POWER_REG) {
    7a48:	8c 81       	ldd	r24, Y+4	; 0x04
    7a4a:	82 30       	cpi	r24, 0x02	; 2
    7a4c:	b0 f4       	brcc	.+44     	; 0x7a7a <sysclk_enable_module+0x52>
		*(reg + port)  &= ~id;
    7a4e:	8c 81       	ldd	r24, Y+4	; 0x04
    7a50:	88 2f       	mov	r24, r24
    7a52:	90 e0       	ldi	r25, 0x00	; 0
    7a54:	29 81       	ldd	r18, Y+1	; 0x01
    7a56:	3a 81       	ldd	r19, Y+2	; 0x02
    7a58:	82 0f       	add	r24, r18
    7a5a:	93 1f       	adc	r25, r19
    7a5c:	2c 81       	ldd	r18, Y+4	; 0x04
    7a5e:	22 2f       	mov	r18, r18
    7a60:	30 e0       	ldi	r19, 0x00	; 0
    7a62:	49 81       	ldd	r20, Y+1	; 0x01
    7a64:	5a 81       	ldd	r21, Y+2	; 0x02
    7a66:	24 0f       	add	r18, r20
    7a68:	35 1f       	adc	r19, r21
    7a6a:	f9 01       	movw	r30, r18
    7a6c:	20 81       	ld	r18, Z
    7a6e:	32 2f       	mov	r19, r18
    7a70:	2d 81       	ldd	r18, Y+5	; 0x05
    7a72:	20 95       	com	r18
    7a74:	23 23       	and	r18, r19
    7a76:	fc 01       	movw	r30, r24
    7a78:	20 83       	st	Z, r18
	}
	cpu_irq_restore(flags);
    7a7a:	8b 81       	ldd	r24, Y+3	; 0x03
    7a7c:	0e 94 c4 3c 	call	0x7988	; 0x7988 <cpu_irq_restore>
#endif
}
    7a80:	00 00       	nop
    7a82:	0f 90       	pop	r0
    7a84:	0f 90       	pop	r0
    7a86:	0f 90       	pop	r0
    7a88:	0f 90       	pop	r0
    7a8a:	0f 90       	pop	r0
    7a8c:	df 91       	pop	r29
    7a8e:	cf 91       	pop	r28
    7a90:	08 95       	ret

00007a92 <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
    7a92:	cf 93       	push	r28
    7a94:	df 93       	push	r29
    7a96:	00 d0       	rcall	.+0      	; 0x7a98 <sysclk_disable_module+0x6>
    7a98:	00 d0       	rcall	.+0      	; 0x7a9a <sysclk_disable_module+0x8>
    7a9a:	1f 92       	push	r1
    7a9c:	cd b7       	in	r28, 0x3d	; 61
    7a9e:	de b7       	in	r29, 0x3e	; 62
    7aa0:	8c 83       	std	Y+4, r24	; 0x04
    7aa2:	6d 83       	std	Y+5, r22	; 0x05
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    7aa4:	84 e6       	ldi	r24, 0x64	; 100
    7aa6:	90 e0       	ldi	r25, 0x00	; 0
    7aa8:	9a 83       	std	Y+2, r25	; 0x02
    7aaa:	89 83       	std	Y+1, r24	; 0x01
	irqflags_t flags = cpu_irq_save();
    7aac:	0e 94 b4 3c 	call	0x7968	; 0x7968 <cpu_irq_save>
    7ab0:	8b 83       	std	Y+3, r24	; 0x03
	if (port < NUMBER_OF_POWER_REG) {
    7ab2:	8c 81       	ldd	r24, Y+4	; 0x04
    7ab4:	82 30       	cpi	r24, 0x02	; 2
    7ab6:	a0 f4       	brcc	.+40     	; 0x7ae0 <sysclk_disable_module+0x4e>
		*(reg + port) |= id;
    7ab8:	8c 81       	ldd	r24, Y+4	; 0x04
    7aba:	88 2f       	mov	r24, r24
    7abc:	90 e0       	ldi	r25, 0x00	; 0
    7abe:	29 81       	ldd	r18, Y+1	; 0x01
    7ac0:	3a 81       	ldd	r19, Y+2	; 0x02
    7ac2:	82 0f       	add	r24, r18
    7ac4:	93 1f       	adc	r25, r19
    7ac6:	2c 81       	ldd	r18, Y+4	; 0x04
    7ac8:	22 2f       	mov	r18, r18
    7aca:	30 e0       	ldi	r19, 0x00	; 0
    7acc:	49 81       	ldd	r20, Y+1	; 0x01
    7ace:	5a 81       	ldd	r21, Y+2	; 0x02
    7ad0:	24 0f       	add	r18, r20
    7ad2:	35 1f       	adc	r19, r21
    7ad4:	f9 01       	movw	r30, r18
    7ad6:	30 81       	ld	r19, Z
    7ad8:	2d 81       	ldd	r18, Y+5	; 0x05
    7ada:	23 2b       	or	r18, r19
    7adc:	fc 01       	movw	r30, r24
    7ade:	20 83       	st	Z, r18
	}
	cpu_irq_restore(flags);
    7ae0:	8b 81       	ldd	r24, Y+3	; 0x03
    7ae2:	0e 94 c4 3c 	call	0x7988	; 0x7988 <cpu_irq_restore>
#endif
}
    7ae6:	00 00       	nop
    7ae8:	0f 90       	pop	r0
    7aea:	0f 90       	pop	r0
    7aec:	0f 90       	pop	r0
    7aee:	0f 90       	pop	r0
    7af0:	0f 90       	pop	r0
    7af2:	df 91       	pop	r29
    7af4:	cf 91       	pop	r28
    7af6:	08 95       	ret

00007af8 <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
    7af8:	cf 93       	push	r28
    7afa:	df 93       	push	r29
    7afc:	00 d0       	rcall	.+0      	; 0x7afe <usart_serial_putchar+0x6>
    7afe:	1f 92       	push	r1
    7b00:	cd b7       	in	r28, 0x3d	; 61
    7b02:	de b7       	in	r29, 0x3e	; 62
    7b04:	9a 83       	std	Y+2, r25	; 0x02
    7b06:	89 83       	std	Y+1, r24	; 0x01
    7b08:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
    7b0a:	89 81       	ldd	r24, Y+1	; 0x01
    7b0c:	9a 81       	ldd	r25, Y+2	; 0x02
    7b0e:	6b 81       	ldd	r22, Y+3	; 0x03
    7b10:	0e 94 35 39 	call	0x726a	; 0x726a <usart_putchar>
}
    7b14:	0f 90       	pop	r0
    7b16:	0f 90       	pop	r0
    7b18:	0f 90       	pop	r0
    7b1a:	df 91       	pop	r29
    7b1c:	cf 91       	pop	r28
    7b1e:	08 95       	ret

00007b20 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    7b20:	cf 93       	push	r28
    7b22:	df 93       	push	r29
    7b24:	00 d0       	rcall	.+0      	; 0x7b26 <usart_serial_getchar+0x6>
    7b26:	00 d0       	rcall	.+0      	; 0x7b28 <usart_serial_getchar+0x8>
    7b28:	cd b7       	in	r28, 0x3d	; 61
    7b2a:	de b7       	in	r29, 0x3e	; 62
    7b2c:	9a 83       	std	Y+2, r25	; 0x02
    7b2e:	89 83       	std	Y+1, r24	; 0x01
    7b30:	7c 83       	std	Y+4, r23	; 0x04
    7b32:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
    7b34:	89 81       	ldd	r24, Y+1	; 0x01
    7b36:	9a 81       	ldd	r25, Y+2	; 0x02
    7b38:	0e 94 54 39 	call	0x72a8	; 0x72a8 <usart_getchar>
    7b3c:	28 2f       	mov	r18, r24
    7b3e:	8b 81       	ldd	r24, Y+3	; 0x03
    7b40:	9c 81       	ldd	r25, Y+4	; 0x04
    7b42:	fc 01       	movw	r30, r24
    7b44:	20 83       	st	Z, r18
}
    7b46:	00 00       	nop
    7b48:	0f 90       	pop	r0
    7b4a:	0f 90       	pop	r0
    7b4c:	0f 90       	pop	r0
    7b4e:	0f 90       	pop	r0
    7b50:	df 91       	pop	r29
    7b52:	cf 91       	pop	r28
    7b54:	08 95       	ret

00007b56 <usart_serial_write_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
    7b56:	cf 93       	push	r28
    7b58:	df 93       	push	r29
    7b5a:	00 d0       	rcall	.+0      	; 0x7b5c <usart_serial_write_packet+0x6>
    7b5c:	00 d0       	rcall	.+0      	; 0x7b5e <usart_serial_write_packet+0x8>
    7b5e:	00 d0       	rcall	.+0      	; 0x7b60 <usart_serial_write_packet+0xa>
    7b60:	cd b7       	in	r28, 0x3d	; 61
    7b62:	de b7       	in	r29, 0x3e	; 62
    7b64:	9a 83       	std	Y+2, r25	; 0x02
    7b66:	89 83       	std	Y+1, r24	; 0x01
    7b68:	7c 83       	std	Y+4, r23	; 0x04
    7b6a:	6b 83       	std	Y+3, r22	; 0x03
    7b6c:	5e 83       	std	Y+6, r21	; 0x06
    7b6e:	4d 83       	std	Y+5, r20	; 0x05
	while (len) {
    7b70:	13 c0       	rjmp	.+38     	; 0x7b98 <usart_serial_write_packet+0x42>
		usart_serial_putchar(usart, *data);
    7b72:	8b 81       	ldd	r24, Y+3	; 0x03
    7b74:	9c 81       	ldd	r25, Y+4	; 0x04
    7b76:	fc 01       	movw	r30, r24
    7b78:	20 81       	ld	r18, Z
    7b7a:	89 81       	ldd	r24, Y+1	; 0x01
    7b7c:	9a 81       	ldd	r25, Y+2	; 0x02
    7b7e:	62 2f       	mov	r22, r18
    7b80:	0e 94 7c 3d 	call	0x7af8	; 0x7af8 <usart_serial_putchar>
		len--;
    7b84:	8d 81       	ldd	r24, Y+5	; 0x05
    7b86:	9e 81       	ldd	r25, Y+6	; 0x06
    7b88:	01 97       	sbiw	r24, 0x01	; 1
    7b8a:	9e 83       	std	Y+6, r25	; 0x06
    7b8c:	8d 83       	std	Y+5, r24	; 0x05
		data++;
    7b8e:	8b 81       	ldd	r24, Y+3	; 0x03
    7b90:	9c 81       	ldd	r25, Y+4	; 0x04
    7b92:	01 96       	adiw	r24, 0x01	; 1
    7b94:	9c 83       	std	Y+4, r25	; 0x04
    7b96:	8b 83       	std	Y+3, r24	; 0x03
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
    7b98:	8d 81       	ldd	r24, Y+5	; 0x05
    7b9a:	9e 81       	ldd	r25, Y+6	; 0x06
    7b9c:	89 2b       	or	r24, r25
    7b9e:	49 f7       	brne	.-46     	; 0x7b72 <usart_serial_write_packet+0x1c>
		usart_serial_putchar(usart, *data);
		len--;
		data++;
	}
	return STATUS_OK;
    7ba0:	80 e0       	ldi	r24, 0x00	; 0
}
    7ba2:	26 96       	adiw	r28, 0x06	; 6
    7ba4:	0f b6       	in	r0, 0x3f	; 63
    7ba6:	f8 94       	cli
    7ba8:	de bf       	out	0x3e, r29	; 62
    7baa:	0f be       	out	0x3f, r0	; 63
    7bac:	cd bf       	out	0x3d, r28	; 61
    7bae:	df 91       	pop	r29
    7bb0:	cf 91       	pop	r28
    7bb2:	08 95       	ret

00007bb4 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
    7bb4:	cf 93       	push	r28
    7bb6:	df 93       	push	r29
    7bb8:	00 d0       	rcall	.+0      	; 0x7bba <usart_serial_read_packet+0x6>
    7bba:	00 d0       	rcall	.+0      	; 0x7bbc <usart_serial_read_packet+0x8>
    7bbc:	00 d0       	rcall	.+0      	; 0x7bbe <usart_serial_read_packet+0xa>
    7bbe:	cd b7       	in	r28, 0x3d	; 61
    7bc0:	de b7       	in	r29, 0x3e	; 62
    7bc2:	9a 83       	std	Y+2, r25	; 0x02
    7bc4:	89 83       	std	Y+1, r24	; 0x01
    7bc6:	7c 83       	std	Y+4, r23	; 0x04
    7bc8:	6b 83       	std	Y+3, r22	; 0x03
    7bca:	5e 83       	std	Y+6, r21	; 0x06
    7bcc:	4d 83       	std	Y+5, r20	; 0x05
	while (len) {
    7bce:	11 c0       	rjmp	.+34     	; 0x7bf2 <usart_serial_read_packet+0x3e>
		usart_serial_getchar(usart, data);
    7bd0:	2b 81       	ldd	r18, Y+3	; 0x03
    7bd2:	3c 81       	ldd	r19, Y+4	; 0x04
    7bd4:	89 81       	ldd	r24, Y+1	; 0x01
    7bd6:	9a 81       	ldd	r25, Y+2	; 0x02
    7bd8:	b9 01       	movw	r22, r18
    7bda:	0e 94 90 3d 	call	0x7b20	; 0x7b20 <usart_serial_getchar>
		len--;
    7bde:	8d 81       	ldd	r24, Y+5	; 0x05
    7be0:	9e 81       	ldd	r25, Y+6	; 0x06
    7be2:	01 97       	sbiw	r24, 0x01	; 1
    7be4:	9e 83       	std	Y+6, r25	; 0x06
    7be6:	8d 83       	std	Y+5, r24	; 0x05
		data++;
    7be8:	8b 81       	ldd	r24, Y+3	; 0x03
    7bea:	9c 81       	ldd	r25, Y+4	; 0x04
    7bec:	01 96       	adiw	r24, 0x01	; 1
    7bee:	9c 83       	std	Y+4, r25	; 0x04
    7bf0:	8b 83       	std	Y+3, r24	; 0x03
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
    7bf2:	8d 81       	ldd	r24, Y+5	; 0x05
    7bf4:	9e 81       	ldd	r25, Y+6	; 0x06
    7bf6:	89 2b       	or	r24, r25
    7bf8:	59 f7       	brne	.-42     	; 0x7bd0 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
    7bfa:	80 e0       	ldi	r24, 0x00	; 0
}
    7bfc:	26 96       	adiw	r28, 0x06	; 6
    7bfe:	0f b6       	in	r0, 0x3f	; 63
    7c00:	f8 94       	cli
    7c02:	de bf       	out	0x3e, r29	; 62
    7c04:	0f be       	out	0x3f, r0	; 63
    7c06:	cd bf       	out	0x3d, r28	; 61
    7c08:	df 91       	pop	r29
    7c0a:	cf 91       	pop	r28
    7c0c:	08 95       	ret

00007c0e <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
    7c0e:	cf 93       	push	r28
    7c10:	df 93       	push	r29
    7c12:	00 d0       	rcall	.+0      	; 0x7c14 <_read+0x6>
    7c14:	1f 92       	push	r1
    7c16:	cd b7       	in	r28, 0x3d	; 61
    7c18:	de b7       	in	r29, 0x3e	; 62
    7c1a:	9b 83       	std	Y+3, r25	; 0x03
    7c1c:	8a 83       	std	Y+2, r24	; 0x02
	(void) f;
	char c;
	ptr_get(stdio_base,&c);
    7c1e:	20 91 18 1d 	lds	r18, 0x1D18	; 0x801d18 <ptr_get>
    7c22:	30 91 19 1d 	lds	r19, 0x1D19	; 0x801d19 <ptr_get+0x1>
    7c26:	80 91 1c 1d 	lds	r24, 0x1D1C	; 0x801d1c <stdio_base>
    7c2a:	90 91 1d 1d 	lds	r25, 0x1D1D	; 0x801d1d <stdio_base+0x1>
    7c2e:	ae 01       	movw	r20, r28
    7c30:	4f 5f       	subi	r20, 0xFF	; 255
    7c32:	5f 4f       	sbci	r21, 0xFF	; 255
    7c34:	ba 01       	movw	r22, r20
    7c36:	f9 01       	movw	r30, r18
    7c38:	09 95       	icall
	return c;
    7c3a:	89 81       	ldd	r24, Y+1	; 0x01
    7c3c:	88 2f       	mov	r24, r24
    7c3e:	90 e0       	ldi	r25, 0x00	; 0
}
    7c40:	0f 90       	pop	r0
    7c42:	0f 90       	pop	r0
    7c44:	0f 90       	pop	r0
    7c46:	df 91       	pop	r29
    7c48:	cf 91       	pop	r28
    7c4a:	08 95       	ret

00007c4c <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    7c4c:	cf 93       	push	r28
    7c4e:	df 93       	push	r29
    7c50:	00 d0       	rcall	.+0      	; 0x7c52 <_write+0x6>
    7c52:	1f 92       	push	r1
    7c54:	cd b7       	in	r28, 0x3d	; 61
    7c56:	de b7       	in	r29, 0x3e	; 62
    7c58:	89 83       	std	Y+1, r24	; 0x01
    7c5a:	7b 83       	std	Y+3, r23	; 0x03
    7c5c:	6a 83       	std	Y+2, r22	; 0x02
	(void) f;

	if (ptr_put(stdio_base, c) < 0) {
    7c5e:	20 91 1a 1d 	lds	r18, 0x1D1A	; 0x801d1a <ptr_put>
    7c62:	30 91 1b 1d 	lds	r19, 0x1D1B	; 0x801d1b <ptr_put+0x1>
    7c66:	80 91 1c 1d 	lds	r24, 0x1D1C	; 0x801d1c <stdio_base>
    7c6a:	90 91 1d 1d 	lds	r25, 0x1D1D	; 0x801d1d <stdio_base+0x1>
    7c6e:	69 81       	ldd	r22, Y+1	; 0x01
    7c70:	f9 01       	movw	r30, r18
    7c72:	09 95       	icall
    7c74:	99 23       	and	r25, r25
    7c76:	1c f4       	brge	.+6      	; 0x7c7e <_write+0x32>
		return -1;
    7c78:	8f ef       	ldi	r24, 0xFF	; 255
    7c7a:	9f ef       	ldi	r25, 0xFF	; 255
    7c7c:	02 c0       	rjmp	.+4      	; 0x7c82 <_write+0x36>
	}
	return 1;
    7c7e:	81 e0       	ldi	r24, 0x01	; 1
    7c80:	90 e0       	ldi	r25, 0x00	; 0
}
    7c82:	0f 90       	pop	r0
    7c84:	0f 90       	pop	r0
    7c86:	0f 90       	pop	r0
    7c88:	df 91       	pop	r29
    7c8a:	cf 91       	pop	r28
    7c8c:	08 95       	ret

00007c8e <usart_rx_complete_interrupt_enable>:
 * \brief Enable USART receive complete interrupt.
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_complete_interrupt_enable(USART_t *usart)
{
    7c8e:	cf 93       	push	r28
    7c90:	df 93       	push	r29
    7c92:	00 d0       	rcall	.+0      	; 0x7c94 <usart_rx_complete_interrupt_enable+0x6>
    7c94:	cd b7       	in	r28, 0x3d	; 61
    7c96:	de b7       	in	r29, 0x3e	; 62
    7c98:	9a 83       	std	Y+2, r25	; 0x02
    7c9a:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_RXC_bm;
    7c9c:	89 81       	ldd	r24, Y+1	; 0x01
    7c9e:	9a 81       	ldd	r25, Y+2	; 0x02
    7ca0:	fc 01       	movw	r30, r24
    7ca2:	81 81       	ldd	r24, Z+1	; 0x01
    7ca4:	28 2f       	mov	r18, r24
    7ca6:	20 68       	ori	r18, 0x80	; 128
    7ca8:	89 81       	ldd	r24, Y+1	; 0x01
    7caa:	9a 81       	ldd	r25, Y+2	; 0x02
    7cac:	fc 01       	movw	r30, r24
    7cae:	21 83       	std	Z+1, r18	; 0x01
}
    7cb0:	00 00       	nop
    7cb2:	0f 90       	pop	r0
    7cb4:	0f 90       	pop	r0
    7cb6:	df 91       	pop	r29
    7cb8:	cf 91       	pop	r28
    7cba:	08 95       	ret

00007cbc <usart_serial_init>:
 * \retval true if the initialization was successful
 * \retval false if initialization failed (error in baud rate calculation)
 */
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
    7cbc:	cf 93       	push	r28
    7cbe:	df 93       	push	r29
    7cc0:	cd b7       	in	r28, 0x3d	; 61
    7cc2:	de b7       	in	r29, 0x3e	; 62
    7cc4:	2b 97       	sbiw	r28, 0x0b	; 11
    7cc6:	0f b6       	in	r0, 0x3f	; 63
    7cc8:	f8 94       	cli
    7cca:	de bf       	out	0x3e, r29	; 62
    7ccc:	0f be       	out	0x3f, r0	; 63
    7cce:	cd bf       	out	0x3d, r28	; 61
    7cd0:	99 87       	std	Y+9, r25	; 0x09
    7cd2:	88 87       	std	Y+8, r24	; 0x08
    7cd4:	7b 87       	std	Y+11, r23	; 0x0b
    7cd6:	6a 87       	std	Y+10, r22	; 0x0a
	/* USART options. */
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    7cd8:	8a 85       	ldd	r24, Y+10	; 0x0a
    7cda:	9b 85       	ldd	r25, Y+11	; 0x0b
    7cdc:	fc 01       	movw	r30, r24
    7cde:	84 81       	ldd	r24, Z+4	; 0x04
    7ce0:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    7ce2:	8a 85       	ldd	r24, Y+10	; 0x0a
    7ce4:	9b 85       	ldd	r25, Y+11	; 0x0b
    7ce6:	fc 01       	movw	r30, r24
    7ce8:	85 81       	ldd	r24, Z+5	; 0x05
    7cea:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    7cec:	8a 85       	ldd	r24, Y+10	; 0x0a
    7cee:	9b 85       	ldd	r25, Y+11	; 0x0b
    7cf0:	fc 01       	movw	r30, r24
    7cf2:	86 81       	ldd	r24, Z+6	; 0x06
    7cf4:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    7cf6:	8a 85       	ldd	r24, Y+10	; 0x0a
    7cf8:	9b 85       	ldd	r25, Y+11	; 0x0b
    7cfa:	fc 01       	movw	r30, r24
    7cfc:	80 81       	ld	r24, Z
    7cfe:	91 81       	ldd	r25, Z+1	; 0x01
    7d00:	a2 81       	ldd	r26, Z+2	; 0x02
    7d02:	b3 81       	ldd	r27, Z+3	; 0x03
    7d04:	89 83       	std	Y+1, r24	; 0x01
    7d06:	9a 83       	std	Y+2, r25	; 0x02
    7d08:	ab 83       	std	Y+3, r26	; 0x03
    7d0a:	bc 83       	std	Y+4, r27	; 0x04

	if (usart_init_rs232(usart, &usart_rs232_options)) {
    7d0c:	88 85       	ldd	r24, Y+8	; 0x08
    7d0e:	99 85       	ldd	r25, Y+9	; 0x09
    7d10:	9e 01       	movw	r18, r28
    7d12:	2f 5f       	subi	r18, 0xFF	; 255
    7d14:	3f 4f       	sbci	r19, 0xFF	; 255
    7d16:	b9 01       	movw	r22, r18
    7d18:	0e 94 27 37 	call	0x6e4e	; 0x6e4e <usart_init_rs232>
    7d1c:	88 23       	and	r24, r24
    7d1e:	11 f0       	breq	.+4      	; 0x7d24 <usart_serial_init+0x68>
		return true;
    7d20:	81 e0       	ldi	r24, 0x01	; 1
    7d22:	01 c0       	rjmp	.+2      	; 0x7d26 <usart_serial_init+0x6a>
	} else {
		return false;
    7d24:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    7d26:	2b 96       	adiw	r28, 0x0b	; 11
    7d28:	0f b6       	in	r0, 0x3f	; 63
    7d2a:	f8 94       	cli
    7d2c:	de bf       	out	0x3e, r29	; 62
    7d2e:	0f be       	out	0x3f, r0	; 63
    7d30:	cd bf       	out	0x3d, r28	; 61
    7d32:	df 91       	pop	r29
    7d34:	cf 91       	pop	r28
    7d36:	08 95       	ret

00007d38 <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
    7d38:	cf 93       	push	r28
    7d3a:	df 93       	push	r29
    7d3c:	00 d0       	rcall	.+0      	; 0x7d3e <usart_serial_putchar+0x6>
    7d3e:	1f 92       	push	r1
    7d40:	cd b7       	in	r28, 0x3d	; 61
    7d42:	de b7       	in	r29, 0x3e	; 62
    7d44:	9a 83       	std	Y+2, r25	; 0x02
    7d46:	89 83       	std	Y+1, r24	; 0x01
    7d48:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
    7d4a:	89 81       	ldd	r24, Y+1	; 0x01
    7d4c:	9a 81       	ldd	r25, Y+2	; 0x02
    7d4e:	6b 81       	ldd	r22, Y+3	; 0x03
    7d50:	0e 94 35 39 	call	0x726a	; 0x726a <usart_putchar>
}
    7d54:	0f 90       	pop	r0
    7d56:	0f 90       	pop	r0
    7d58:	0f 90       	pop	r0
    7d5a:	df 91       	pop	r29
    7d5c:	cf 91       	pop	r28
    7d5e:	08 95       	ret

00007d60 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    7d60:	cf 93       	push	r28
    7d62:	df 93       	push	r29
    7d64:	00 d0       	rcall	.+0      	; 0x7d66 <usart_serial_getchar+0x6>
    7d66:	00 d0       	rcall	.+0      	; 0x7d68 <usart_serial_getchar+0x8>
    7d68:	cd b7       	in	r28, 0x3d	; 61
    7d6a:	de b7       	in	r29, 0x3e	; 62
    7d6c:	9a 83       	std	Y+2, r25	; 0x02
    7d6e:	89 83       	std	Y+1, r24	; 0x01
    7d70:	7c 83       	std	Y+4, r23	; 0x04
    7d72:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
    7d74:	89 81       	ldd	r24, Y+1	; 0x01
    7d76:	9a 81       	ldd	r25, Y+2	; 0x02
    7d78:	0e 94 54 39 	call	0x72a8	; 0x72a8 <usart_getchar>
    7d7c:	28 2f       	mov	r18, r24
    7d7e:	8b 81       	ldd	r24, Y+3	; 0x03
    7d80:	9c 81       	ldd	r25, Y+4	; 0x04
    7d82:	fc 01       	movw	r30, r24
    7d84:	20 83       	st	Z, r18
}
    7d86:	00 00       	nop
    7d88:	0f 90       	pop	r0
    7d8a:	0f 90       	pop	r0
    7d8c:	0f 90       	pop	r0
    7d8e:	0f 90       	pop	r0
    7d90:	df 91       	pop	r29
    7d92:	cf 91       	pop	r28
    7d94:	08 95       	ret

00007d96 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
    7d96:	cf 93       	push	r28
    7d98:	df 93       	push	r29
    7d9a:	00 d0       	rcall	.+0      	; 0x7d9c <stdio_serial_init+0x6>
    7d9c:	00 d0       	rcall	.+0      	; 0x7d9e <stdio_serial_init+0x8>
    7d9e:	cd b7       	in	r28, 0x3d	; 61
    7da0:	de b7       	in	r29, 0x3e	; 62
    7da2:	9a 83       	std	Y+2, r25	; 0x02
    7da4:	89 83       	std	Y+1, r24	; 0x01
    7da6:	7c 83       	std	Y+4, r23	; 0x04
    7da8:	6b 83       	std	Y+3, r22	; 0x03
	stdio_base = (void *)usart;
    7daa:	89 81       	ldd	r24, Y+1	; 0x01
    7dac:	9a 81       	ldd	r25, Y+2	; 0x02
    7dae:	90 93 1d 1d 	sts	0x1D1D, r25	; 0x801d1d <stdio_base+0x1>
    7db2:	80 93 1c 1d 	sts	0x1D1C, r24	; 0x801d1c <stdio_base>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    7db6:	8c e9       	ldi	r24, 0x9C	; 156
    7db8:	9e e3       	ldi	r25, 0x3E	; 62
    7dba:	90 93 1b 1d 	sts	0x1D1B, r25	; 0x801d1b <ptr_put+0x1>
    7dbe:	80 93 1a 1d 	sts	0x1D1A, r24	; 0x801d1a <ptr_put>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    7dc2:	80 eb       	ldi	r24, 0xB0	; 176
    7dc4:	9e e3       	ldi	r25, 0x3E	; 62
    7dc6:	90 93 19 1d 	sts	0x1D19, r25	; 0x801d19 <ptr_get+0x1>
    7dca:	80 93 18 1d 	sts	0x1D18, r24	; 0x801d18 <ptr_get>
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
    7dce:	2b 81       	ldd	r18, Y+3	; 0x03
    7dd0:	3c 81       	ldd	r19, Y+4	; 0x04
    7dd2:	89 81       	ldd	r24, Y+1	; 0x01
    7dd4:	9a 81       	ldd	r25, Y+2	; 0x02
    7dd6:	b9 01       	movw	r22, r18
    7dd8:	0e 94 5e 3e 	call	0x7cbc	; 0x7cbc <usart_serial_init>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    7ddc:	67 e0       	ldi	r22, 0x07	; 7
    7dde:	7e e3       	ldi	r23, 0x3E	; 62
    7de0:	86 e2       	ldi	r24, 0x26	; 38
    7de2:	9e e3       	ldi	r25, 0x3E	; 62
    7de4:	0e 94 00 4d 	call	0x9a00	; 0x9a00 <fdevopen>
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
    7de8:	00 00       	nop
    7dea:	0f 90       	pop	r0
    7dec:	0f 90       	pop	r0
    7dee:	0f 90       	pop	r0
    7df0:	0f 90       	pop	r0
    7df2:	df 91       	pop	r29
    7df4:	cf 91       	pop	r28
    7df6:	08 95       	ret

00007df8 <sio2host_init>:
static uint8_t serial_rx_count;

/* === IMPLEMENTATION ====================================================== */

void sio2host_init(void)
{
    7df8:	cf 93       	push	r28
    7dfa:	df 93       	push	r29
    7dfc:	cd b7       	in	r28, 0x3d	; 61
    7dfe:	de b7       	in	r29, 0x3e	; 62
	usart_enable(&cdc_uart_module);
	/* Enable transceivers */
	usart_enable_transceiver(&cdc_uart_module, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&cdc_uart_module, USART_TRANSCEIVER_RX);
#else
	stdio_serial_init(USART_HOST, &usart_serial_options);
    7e00:	6e e1       	ldi	r22, 0x1E	; 30
    7e02:	72 e0       	ldi	r23, 0x02	; 2
    7e04:	80 ec       	ldi	r24, 0xC0	; 192
    7e06:	90 e0       	ldi	r25, 0x00	; 0
    7e08:	0e 94 cb 3e 	call	0x7d96	; 0x7d96 <stdio_serial_init>
#endif
	USART_HOST_RX_ISR_ENABLE();
    7e0c:	80 ec       	ldi	r24, 0xC0	; 192
    7e0e:	90 e0       	ldi	r25, 0x00	; 0
    7e10:	0e 94 47 3e 	call	0x7c8e	; 0x7c8e <usart_rx_complete_interrupt_enable>
}
    7e14:	00 00       	nop
    7e16:	df 91       	pop	r29
    7e18:	cf 91       	pop	r28
    7e1a:	08 95       	ret

00007e1c <sio2host_tx>:

uint8_t sio2host_tx(uint8_t *data, uint8_t length)
{
    7e1c:	cf 93       	push	r28
    7e1e:	df 93       	push	r29
    7e20:	00 d0       	rcall	.+0      	; 0x7e22 <sio2host_tx+0x6>
    7e22:	00 d0       	rcall	.+0      	; 0x7e24 <sio2host_tx+0x8>
    7e24:	cd b7       	in	r28, 0x3d	; 61
    7e26:	de b7       	in	r29, 0x3e	; 62
    7e28:	9b 83       	std	Y+3, r25	; 0x03
    7e2a:	8a 83       	std	Y+2, r24	; 0x02
    7e2c:	6c 83       	std	Y+4, r22	; 0x04
#if SAMD || SAMR21
		status
			= usart_serial_write_packet(&cdc_uart_module,
				(const uint8_t *)data, length);
#else
		status = usart_serial_write_packet(USART_HOST,
    7e2e:	8c 81       	ldd	r24, Y+4	; 0x04
    7e30:	28 2f       	mov	r18, r24
    7e32:	30 e0       	ldi	r19, 0x00	; 0
    7e34:	8a 81       	ldd	r24, Y+2	; 0x02
    7e36:	9b 81       	ldd	r25, Y+3	; 0x03
    7e38:	a9 01       	movw	r20, r18
    7e3a:	bc 01       	movw	r22, r24
    7e3c:	80 ec       	ldi	r24, 0xC0	; 192
    7e3e:	90 e0       	ldi	r25, 0x00	; 0
    7e40:	0e 94 ab 3d 	call	0x7b56	; 0x7b56 <usart_serial_write_packet>
    7e44:	89 83       	std	Y+1, r24	; 0x01
				(const uint8_t *)data,
				length);
#endif
	} while (status != STATUS_OK);
    7e46:	89 81       	ldd	r24, Y+1	; 0x01
    7e48:	88 23       	and	r24, r24
    7e4a:	89 f7       	brne	.-30     	; 0x7e2e <sio2host_tx+0x12>
	return length;
    7e4c:	8c 81       	ldd	r24, Y+4	; 0x04
}
    7e4e:	0f 90       	pop	r0
    7e50:	0f 90       	pop	r0
    7e52:	0f 90       	pop	r0
    7e54:	0f 90       	pop	r0
    7e56:	df 91       	pop	r29
    7e58:	cf 91       	pop	r28
    7e5a:	08 95       	ret

00007e5c <sio2host_rx>:

uint8_t sio2host_rx(uint8_t *data, uint8_t max_length)
{
    7e5c:	cf 93       	push	r28
    7e5e:	df 93       	push	r29
    7e60:	00 d0       	rcall	.+0      	; 0x7e62 <sio2host_rx+0x6>
    7e62:	00 d0       	rcall	.+0      	; 0x7e64 <sio2host_rx+0x8>
    7e64:	cd b7       	in	r28, 0x3d	; 61
    7e66:	de b7       	in	r29, 0x3e	; 62
    7e68:	9b 83       	std	Y+3, r25	; 0x03
    7e6a:	8a 83       	std	Y+2, r24	; 0x02
    7e6c:	6c 83       	std	Y+4, r22	; 0x04
	uint8_t data_received = 0;
    7e6e:	19 82       	std	Y+1, r1	; 0x01
	if (0 == serial_rx_count) {
    7e70:	80 91 e7 1c 	lds	r24, 0x1CE7	; 0x801ce7 <serial_rx_count>
    7e74:	88 23       	and	r24, r24
    7e76:	11 f4       	brne	.+4      	; 0x7e7c <sio2host_rx+0x20>
		return 0;
    7e78:	80 e0       	ldi	r24, 0x00	; 0
    7e7a:	44 c0       	rjmp	.+136    	; 0x7f04 <sio2host_rx+0xa8>
	}

	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    7e7c:	80 91 e7 1c 	lds	r24, 0x1CE7	; 0x801ce7 <serial_rx_count>
    7e80:	8c 39       	cpi	r24, 0x9C	; 156
    7e82:	68 f0       	brcs	.+26     	; 0x7e9e <sio2host_rx+0x42>
		/*
		 * Bytes between head and tail are overwritten by new data.
		 * The oldest data in buffer is the one to which the tail is
		 * pointing. So reading operation should start from the tail.
		 */
		serial_rx_buf_head = serial_rx_buf_tail;
    7e84:	80 91 e6 1c 	lds	r24, 0x1CE6	; 0x801ce6 <serial_rx_buf_tail>
    7e88:	80 93 e5 1c 	sts	0x1CE5, r24	; 0x801ce5 <serial_rx_buf_head>
		/*
		 * This is a buffer overflow case. But still only the number of
		 * bytes equivalent to
		 * full buffer size are useful.
		 */
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    7e8c:	8c e9       	ldi	r24, 0x9C	; 156
    7e8e:	80 93 e7 1c 	sts	0x1CE7, r24	; 0x801ce7 <serial_rx_count>

		/* Bytes received is more than or equal to buffer. */
		if (SERIAL_RX_BUF_SIZE_HOST <= max_length) {
    7e92:	8c 81       	ldd	r24, Y+4	; 0x04
    7e94:	8c 39       	cpi	r24, 0x9C	; 156
    7e96:	58 f0       	brcs	.+22     	; 0x7eae <sio2host_rx+0x52>
			 * Requested receive length (max_length) is more than
			 * the
			 * max size of receive buffer, but at max the full
			 * buffer can be read.
			 */
			max_length = SERIAL_RX_BUF_SIZE_HOST;
    7e98:	8c e9       	ldi	r24, 0x9C	; 156
    7e9a:	8c 83       	std	Y+4, r24	; 0x04
    7e9c:	08 c0       	rjmp	.+16     	; 0x7eae <sio2host_rx+0x52>
		}
	} else {
		/* Bytes received is less than receive buffer maximum length. */
		if (max_length > serial_rx_count) {
    7e9e:	80 91 e7 1c 	lds	r24, 0x1CE7	; 0x801ce7 <serial_rx_count>
    7ea2:	9c 81       	ldd	r25, Y+4	; 0x04
    7ea4:	89 17       	cp	r24, r25
    7ea6:	18 f4       	brcc	.+6      	; 0x7eae <sio2host_rx+0x52>
			 * the data
			 * present in receive buffer. Hence only the number of
			 * bytes
			 * present in receive buffer are read.
			 */
			max_length = serial_rx_count;
    7ea8:	80 91 e7 1c 	lds	r24, 0x1CE7	; 0x801ce7 <serial_rx_count>
    7eac:	8c 83       	std	Y+4, r24	; 0x04
		}
	}

	data_received = max_length;
    7eae:	8c 81       	ldd	r24, Y+4	; 0x04
    7eb0:	89 83       	std	Y+1, r24	; 0x01
	while (max_length > 0) {
    7eb2:	24 c0       	rjmp	.+72     	; 0x7efc <sio2host_rx+0xa0>
		/* Start to copy from head. */
		*data = serial_rx_buf[serial_rx_buf_head];
    7eb4:	80 91 e5 1c 	lds	r24, 0x1CE5	; 0x801ce5 <serial_rx_buf_head>
    7eb8:	88 2f       	mov	r24, r24
    7eba:	90 e0       	ldi	r25, 0x00	; 0
    7ebc:	87 5b       	subi	r24, 0xB7	; 183
    7ebe:	93 4e       	sbci	r25, 0xE3	; 227
    7ec0:	fc 01       	movw	r30, r24
    7ec2:	20 81       	ld	r18, Z
    7ec4:	8a 81       	ldd	r24, Y+2	; 0x02
    7ec6:	9b 81       	ldd	r25, Y+3	; 0x03
    7ec8:	fc 01       	movw	r30, r24
    7eca:	20 83       	st	Z, r18
		serial_rx_buf_head++;
    7ecc:	80 91 e5 1c 	lds	r24, 0x1CE5	; 0x801ce5 <serial_rx_buf_head>
    7ed0:	8f 5f       	subi	r24, 0xFF	; 255
    7ed2:	80 93 e5 1c 	sts	0x1CE5, r24	; 0x801ce5 <serial_rx_buf_head>
		serial_rx_count--;
    7ed6:	80 91 e7 1c 	lds	r24, 0x1CE7	; 0x801ce7 <serial_rx_count>
    7eda:	81 50       	subi	r24, 0x01	; 1
    7edc:	80 93 e7 1c 	sts	0x1CE7, r24	; 0x801ce7 <serial_rx_count>
		data++;
    7ee0:	8a 81       	ldd	r24, Y+2	; 0x02
    7ee2:	9b 81       	ldd	r25, Y+3	; 0x03
    7ee4:	01 96       	adiw	r24, 0x01	; 1
    7ee6:	9b 83       	std	Y+3, r25	; 0x03
    7ee8:	8a 83       	std	Y+2, r24	; 0x02
		max_length--;
    7eea:	8c 81       	ldd	r24, Y+4	; 0x04
    7eec:	81 50       	subi	r24, 0x01	; 1
    7eee:	8c 83       	std	Y+4, r24	; 0x04
		if ((SERIAL_RX_BUF_SIZE_HOST) == serial_rx_buf_head) {
    7ef0:	80 91 e5 1c 	lds	r24, 0x1CE5	; 0x801ce5 <serial_rx_buf_head>
    7ef4:	8c 39       	cpi	r24, 0x9C	; 156
    7ef6:	11 f4       	brne	.+4      	; 0x7efc <sio2host_rx+0xa0>
			serial_rx_buf_head = 0;
    7ef8:	10 92 e5 1c 	sts	0x1CE5, r1	; 0x801ce5 <serial_rx_buf_head>
			max_length = serial_rx_count;
		}
	}

	data_received = max_length;
	while (max_length > 0) {
    7efc:	8c 81       	ldd	r24, Y+4	; 0x04
    7efe:	88 23       	and	r24, r24
    7f00:	c9 f6       	brne	.-78     	; 0x7eb4 <sio2host_rx+0x58>
		max_length--;
		if ((SERIAL_RX_BUF_SIZE_HOST) == serial_rx_buf_head) {
			serial_rx_buf_head = 0;
		}
	}
	return data_received;
    7f02:	89 81       	ldd	r24, Y+1	; 0x01
}
    7f04:	0f 90       	pop	r0
    7f06:	0f 90       	pop	r0
    7f08:	0f 90       	pop	r0
    7f0a:	0f 90       	pop	r0
    7f0c:	df 91       	pop	r29
    7f0e:	cf 91       	pop	r28
    7f10:	08 95       	ret

00007f12 <sio2host_getchar>:

uint8_t sio2host_getchar(void)
{
    7f12:	cf 93       	push	r28
    7f14:	df 93       	push	r29
    7f16:	1f 92       	push	r1
    7f18:	cd b7       	in	r28, 0x3d	; 61
    7f1a:	de b7       	in	r29, 0x3e	; 62
	uint8_t c;
	while (0 == sio2host_rx(&c, 1)) {
    7f1c:	00 00       	nop
    7f1e:	61 e0       	ldi	r22, 0x01	; 1
    7f20:	ce 01       	movw	r24, r28
    7f22:	01 96       	adiw	r24, 0x01	; 1
    7f24:	0e 94 2e 3f 	call	0x7e5c	; 0x7e5c <sio2host_rx>
    7f28:	88 23       	and	r24, r24
    7f2a:	c9 f3       	breq	.-14     	; 0x7f1e <sio2host_getchar+0xc>
	}
	return c;
    7f2c:	89 81       	ldd	r24, Y+1	; 0x01
}
    7f2e:	0f 90       	pop	r0
    7f30:	df 91       	pop	r29
    7f32:	cf 91       	pop	r28
    7f34:	08 95       	ret

00007f36 <sio2host_putchar>:

void sio2host_putchar(uint8_t ch)
{
    7f36:	cf 93       	push	r28
    7f38:	df 93       	push	r29
    7f3a:	1f 92       	push	r1
    7f3c:	cd b7       	in	r28, 0x3d	; 61
    7f3e:	de b7       	in	r29, 0x3e	; 62
    7f40:	89 83       	std	Y+1, r24	; 0x01
	sio2host_tx(&ch, 1);
    7f42:	61 e0       	ldi	r22, 0x01	; 1
    7f44:	ce 01       	movw	r24, r28
    7f46:	01 96       	adiw	r24, 0x01	; 1
    7f48:	0e 94 0e 3f 	call	0x7e1c	; 0x7e1c <sio2host_tx>
}
    7f4c:	00 00       	nop
    7f4e:	0f 90       	pop	r0
    7f50:	df 91       	pop	r29
    7f52:	cf 91       	pop	r28
    7f54:	08 95       	ret

00007f56 <sio2host_getchar_nowait>:

int sio2host_getchar_nowait(void)
{
    7f56:	cf 93       	push	r28
    7f58:	df 93       	push	r29
    7f5a:	00 d0       	rcall	.+0      	; 0x7f5c <sio2host_getchar_nowait+0x6>
    7f5c:	1f 92       	push	r1
    7f5e:	cd b7       	in	r28, 0x3d	; 61
    7f60:	de b7       	in	r29, 0x3e	; 62
	uint8_t c;
	int back = sio2host_rx(&c, 1);
    7f62:	ce 01       	movw	r24, r28
    7f64:	03 96       	adiw	r24, 0x03	; 3
    7f66:	61 e0       	ldi	r22, 0x01	; 1
    7f68:	0e 94 2e 3f 	call	0x7e5c	; 0x7e5c <sio2host_rx>
    7f6c:	88 2f       	mov	r24, r24
    7f6e:	90 e0       	ldi	r25, 0x00	; 0
    7f70:	9a 83       	std	Y+2, r25	; 0x02
    7f72:	89 83       	std	Y+1, r24	; 0x01
	if (back >= 1) {
    7f74:	89 81       	ldd	r24, Y+1	; 0x01
    7f76:	9a 81       	ldd	r25, Y+2	; 0x02
    7f78:	18 16       	cp	r1, r24
    7f7a:	19 06       	cpc	r1, r25
    7f7c:	24 f4       	brge	.+8      	; 0x7f86 <sio2host_getchar_nowait+0x30>
		return c;
    7f7e:	8b 81       	ldd	r24, Y+3	; 0x03
    7f80:	88 2f       	mov	r24, r24
    7f82:	90 e0       	ldi	r25, 0x00	; 0
    7f84:	02 c0       	rjmp	.+4      	; 0x7f8a <sio2host_getchar_nowait+0x34>
	} else {
		return (-1);
    7f86:	8f ef       	ldi	r24, 0xFF	; 255
    7f88:	9f ef       	ldi	r25, 0xFF	; 255
	}
}
    7f8a:	0f 90       	pop	r0
    7f8c:	0f 90       	pop	r0
    7f8e:	0f 90       	pop	r0
    7f90:	df 91       	pop	r29
    7f92:	cf 91       	pop	r28
    7f94:	08 95       	ret

00007f96 <__vector_25>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    7f96:	1f 92       	push	r1
    7f98:	0f 92       	push	r0
    7f9a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    7f9e:	0f 92       	push	r0
    7fa0:	11 24       	eor	r1, r1
    7fa2:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    7fa6:	0f 92       	push	r0
    7fa8:	2f 93       	push	r18
    7faa:	3f 93       	push	r19
    7fac:	4f 93       	push	r20
    7fae:	5f 93       	push	r21
    7fb0:	6f 93       	push	r22
    7fb2:	7f 93       	push	r23
    7fb4:	8f 93       	push	r24
    7fb6:	9f 93       	push	r25
    7fb8:	af 93       	push	r26
    7fba:	bf 93       	push	r27
    7fbc:	ef 93       	push	r30
    7fbe:	ff 93       	push	r31
    7fc0:	cf 93       	push	r28
    7fc2:	df 93       	push	r29
    7fc4:	1f 92       	push	r1
    7fc6:	cd b7       	in	r28, 0x3d	; 61
    7fc8:	de b7       	in	r29, 0x3e	; 62
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&cdc_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
    7fca:	41 e0       	ldi	r20, 0x01	; 1
    7fcc:	50 e0       	ldi	r21, 0x00	; 0
    7fce:	ce 01       	movw	r24, r28
    7fd0:	01 96       	adiw	r24, 0x01	; 1
    7fd2:	bc 01       	movw	r22, r24
    7fd4:	80 ec       	ldi	r24, 0xC0	; 192
    7fd6:	90 e0       	ldi	r25, 0x00	; 0
    7fd8:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <usart_serial_read_packet>
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    7fdc:	f8 94       	cli

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
    7fde:	80 91 e7 1c 	lds	r24, 0x1CE7	; 0x801ce7 <serial_rx_count>
    7fe2:	8f 5f       	subi	r24, 0xFF	; 255
    7fe4:	80 93 e7 1c 	sts	0x1CE7, r24	; 0x801ce7 <serial_rx_count>

	serial_rx_buf[serial_rx_buf_tail] = temp;
    7fe8:	80 91 e6 1c 	lds	r24, 0x1CE6	; 0x801ce6 <serial_rx_buf_tail>
    7fec:	88 2f       	mov	r24, r24
    7fee:	90 e0       	ldi	r25, 0x00	; 0
    7ff0:	29 81       	ldd	r18, Y+1	; 0x01
    7ff2:	87 5b       	subi	r24, 0xB7	; 183
    7ff4:	93 4e       	sbci	r25, 0xE3	; 227
    7ff6:	fc 01       	movw	r30, r24
    7ff8:	20 83       	st	Z, r18

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    7ffa:	80 91 e6 1c 	lds	r24, 0x1CE6	; 0x801ce6 <serial_rx_buf_tail>
    7ffe:	8b 39       	cpi	r24, 0x9B	; 155
    8000:	19 f4       	brne	.+6      	; 0x8008 <__vector_25+0x72>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
    8002:	10 92 e6 1c 	sts	0x1CE6, r1	; 0x801ce6 <serial_rx_buf_tail>
    8006:	05 c0       	rjmp	.+10     	; 0x8012 <__vector_25+0x7c>
	} else {
		serial_rx_buf_tail++;
    8008:	80 91 e6 1c 	lds	r24, 0x1CE6	; 0x801ce6 <serial_rx_buf_tail>
    800c:	8f 5f       	subi	r24, 0xFF	; 255
    800e:	80 93 e6 1c 	sts	0x1CE6, r24	; 0x801ce6 <serial_rx_buf_tail>
	}

	cpu_irq_enable();
    8012:	78 94       	sei
}
    8014:	00 00       	nop
    8016:	0f 90       	pop	r0
    8018:	df 91       	pop	r29
    801a:	cf 91       	pop	r28
    801c:	ff 91       	pop	r31
    801e:	ef 91       	pop	r30
    8020:	bf 91       	pop	r27
    8022:	af 91       	pop	r26
    8024:	9f 91       	pop	r25
    8026:	8f 91       	pop	r24
    8028:	7f 91       	pop	r23
    802a:	6f 91       	pop	r22
    802c:	5f 91       	pop	r21
    802e:	4f 91       	pop	r20
    8030:	3f 91       	pop	r19
    8032:	2f 91       	pop	r18
    8034:	0f 90       	pop	r0
    8036:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    803a:	0f 90       	pop	r0
    803c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    8040:	0f 90       	pop	r0
    8042:	1f 90       	pop	r1
    8044:	18 95       	reti

00008046 <board_init>:
#include <conf_board.h>
#include <board.h>
#include <ioport.h>

void board_init(void)
{
    8046:	cf 93       	push	r28
    8048:	df 93       	push	r29
    804a:	cd b7       	in	r28, 0x3d	; 61
    804c:	de b7       	in	r29, 0x3e	; 62
    804e:	ac 97       	sbiw	r28, 0x2c	; 44
    8050:	0f b6       	in	r0, 0x3f	; 63
    8052:	f8 94       	cli
    8054:	de bf       	out	0x3e, r29	; 62
    8056:	0f be       	out	0x3f, r0	; 63
    8058:	cd bf       	out	0x3d, r28	; 61
    805a:	80 e3       	ldi	r24, 0x30	; 48
    805c:	89 83       	std	Y+1, r24	; 0x01
    805e:	83 e0       	ldi	r24, 0x03	; 3
    8060:	90 e0       	ldi	r25, 0x00	; 0
    8062:	9c a3       	std	Y+36, r25	; 0x24
    8064:	8b a3       	std	Y+35, r24	; 0x23
    8066:	89 81       	ldd	r24, Y+1	; 0x01
    8068:	8d a3       	std	Y+37, r24	; 0x25
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    806a:	8d a1       	ldd	r24, Y+37	; 0x25
    806c:	88 2f       	mov	r24, r24
    806e:	90 e0       	ldi	r25, 0x00	; 0
    8070:	9c 01       	movw	r18, r24
    8072:	27 70       	andi	r18, 0x07	; 7
    8074:	33 27       	eor	r19, r19
    8076:	81 e0       	ldi	r24, 0x01	; 1
    8078:	90 e0       	ldi	r25, 0x00	; 0
    807a:	02 c0       	rjmp	.+4      	; 0x8080 <board_init+0x3a>
    807c:	88 0f       	add	r24, r24
    807e:	99 1f       	adc	r25, r25
    8080:	2a 95       	dec	r18
    8082:	e2 f7       	brpl	.-8      	; 0x807c <board_init+0x36>
    8084:	48 2f       	mov	r20, r24
    8086:	89 81       	ldd	r24, Y+1	; 0x01
    8088:	8e a3       	std	Y+38, r24	; 0x26
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    808a:	8e a1       	ldd	r24, Y+38	; 0x26
    808c:	86 95       	lsr	r24
    808e:	86 95       	lsr	r24
    8090:	86 95       	lsr	r24
    8092:	8f a3       	std	Y+39, r24	; 0x27
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    8094:	8f a1       	ldd	r24, Y+39	; 0x27
    8096:	28 2f       	mov	r18, r24
    8098:	30 e0       	ldi	r19, 0x00	; 0
    809a:	c9 01       	movw	r24, r18
    809c:	88 0f       	add	r24, r24
    809e:	99 1f       	adc	r25, r25
    80a0:	82 0f       	add	r24, r18
    80a2:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    80a4:	80 96       	adiw	r24, 0x20	; 32
    80a6:	99 a7       	std	Y+41, r25	; 0x29
    80a8:	88 a7       	std	Y+40, r24	; 0x28
    80aa:	4a a7       	std	Y+42, r20	; 0x2a
    80ac:	8b a1       	ldd	r24, Y+35	; 0x23
    80ae:	9c a1       	ldd	r25, Y+36	; 0x24
    80b0:	9c a7       	std	Y+44, r25	; 0x2c
    80b2:	8b a7       	std	Y+43, r24	; 0x2b
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    80b4:	8b a5       	ldd	r24, Y+43	; 0x2b
    80b6:	9c a5       	ldd	r25, Y+44	; 0x2c
    80b8:	81 70       	andi	r24, 0x01	; 1
    80ba:	99 27       	eor	r25, r25
    80bc:	89 2b       	or	r24, r25
    80be:	89 f1       	breq	.+98     	; 0x8122 <board_init+0xdc>
		if (flags & IOPORT_INIT_HIGH) {
    80c0:	8b a5       	ldd	r24, Y+43	; 0x2b
    80c2:	9c a5       	ldd	r25, Y+44	; 0x2c
    80c4:	82 70       	andi	r24, 0x02	; 2
    80c6:	99 27       	eor	r25, r25
    80c8:	89 2b       	or	r24, r25
    80ca:	71 f0       	breq	.+28     	; 0x80e8 <board_init+0xa2>
			*((uint8_t *)port + 2) |= pin_mask;
    80cc:	88 a5       	ldd	r24, Y+40	; 0x28
    80ce:	99 a5       	ldd	r25, Y+41	; 0x29
    80d0:	02 96       	adiw	r24, 0x02	; 2
    80d2:	28 a5       	ldd	r18, Y+40	; 0x28
    80d4:	39 a5       	ldd	r19, Y+41	; 0x29
    80d6:	2e 5f       	subi	r18, 0xFE	; 254
    80d8:	3f 4f       	sbci	r19, 0xFF	; 255
    80da:	f9 01       	movw	r30, r18
    80dc:	30 81       	ld	r19, Z
    80de:	2a a5       	ldd	r18, Y+42	; 0x2a
    80e0:	23 2b       	or	r18, r19
    80e2:	fc 01       	movw	r30, r24
    80e4:	20 83       	st	Z, r18
    80e6:	0f c0       	rjmp	.+30     	; 0x8106 <board_init+0xc0>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    80e8:	88 a5       	ldd	r24, Y+40	; 0x28
    80ea:	99 a5       	ldd	r25, Y+41	; 0x29
    80ec:	02 96       	adiw	r24, 0x02	; 2
    80ee:	28 a5       	ldd	r18, Y+40	; 0x28
    80f0:	39 a5       	ldd	r19, Y+41	; 0x29
    80f2:	2e 5f       	subi	r18, 0xFE	; 254
    80f4:	3f 4f       	sbci	r19, 0xFF	; 255
    80f6:	f9 01       	movw	r30, r18
    80f8:	20 81       	ld	r18, Z
    80fa:	32 2f       	mov	r19, r18
    80fc:	2a a5       	ldd	r18, Y+42	; 0x2a
    80fe:	20 95       	com	r18
    8100:	23 23       	and	r18, r19
    8102:	fc 01       	movw	r30, r24
    8104:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    8106:	88 a5       	ldd	r24, Y+40	; 0x28
    8108:	99 a5       	ldd	r25, Y+41	; 0x29
    810a:	01 96       	adiw	r24, 0x01	; 1
    810c:	28 a5       	ldd	r18, Y+40	; 0x28
    810e:	39 a5       	ldd	r19, Y+41	; 0x29
    8110:	2f 5f       	subi	r18, 0xFF	; 255
    8112:	3f 4f       	sbci	r19, 0xFF	; 255
    8114:	f9 01       	movw	r30, r18
    8116:	30 81       	ld	r19, Z
    8118:	2a a5       	ldd	r18, Y+42	; 0x2a
    811a:	23 2b       	or	r18, r19
    811c:	fc 01       	movw	r30, r24
    811e:	20 83       	st	Z, r18
    8120:	32 c0       	rjmp	.+100    	; 0x8186 <board_init+0x140>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    8122:	88 a5       	ldd	r24, Y+40	; 0x28
    8124:	99 a5       	ldd	r25, Y+41	; 0x29
    8126:	01 96       	adiw	r24, 0x01	; 1
    8128:	28 a5       	ldd	r18, Y+40	; 0x28
    812a:	39 a5       	ldd	r19, Y+41	; 0x29
    812c:	2f 5f       	subi	r18, 0xFF	; 255
    812e:	3f 4f       	sbci	r19, 0xFF	; 255
    8130:	f9 01       	movw	r30, r18
    8132:	20 81       	ld	r18, Z
    8134:	32 2f       	mov	r19, r18
    8136:	2a a5       	ldd	r18, Y+42	; 0x2a
    8138:	20 95       	com	r18
    813a:	23 23       	and	r18, r19
    813c:	fc 01       	movw	r30, r24
    813e:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    8140:	8b a5       	ldd	r24, Y+43	; 0x2b
    8142:	9c a5       	ldd	r25, Y+44	; 0x2c
    8144:	84 70       	andi	r24, 0x04	; 4
    8146:	99 27       	eor	r25, r25
    8148:	89 2b       	or	r24, r25
    814a:	71 f0       	breq	.+28     	; 0x8168 <board_init+0x122>
			*((uint8_t *)port + 2) |= pin_mask;
    814c:	88 a5       	ldd	r24, Y+40	; 0x28
    814e:	99 a5       	ldd	r25, Y+41	; 0x29
    8150:	02 96       	adiw	r24, 0x02	; 2
    8152:	28 a5       	ldd	r18, Y+40	; 0x28
    8154:	39 a5       	ldd	r19, Y+41	; 0x29
    8156:	2e 5f       	subi	r18, 0xFE	; 254
    8158:	3f 4f       	sbci	r19, 0xFF	; 255
    815a:	f9 01       	movw	r30, r18
    815c:	30 81       	ld	r19, Z
    815e:	2a a5       	ldd	r18, Y+42	; 0x2a
    8160:	23 2b       	or	r18, r19
    8162:	fc 01       	movw	r30, r24
    8164:	20 83       	st	Z, r18
    8166:	0f c0       	rjmp	.+30     	; 0x8186 <board_init+0x140>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    8168:	88 a5       	ldd	r24, Y+40	; 0x28
    816a:	99 a5       	ldd	r25, Y+41	; 0x29
    816c:	02 96       	adiw	r24, 0x02	; 2
    816e:	28 a5       	ldd	r18, Y+40	; 0x28
    8170:	39 a5       	ldd	r19, Y+41	; 0x29
    8172:	2e 5f       	subi	r18, 0xFE	; 254
    8174:	3f 4f       	sbci	r19, 0xFF	; 255
    8176:	f9 01       	movw	r30, r18
    8178:	20 81       	ld	r18, Z
    817a:	32 2f       	mov	r19, r18
    817c:	2a a5       	ldd	r18, Y+42	; 0x2a
    817e:	20 95       	com	r18
    8180:	23 23       	and	r18, r19
    8182:	fc 01       	movw	r30, r24
    8184:	20 83       	st	Z, r18
    8186:	81 e3       	ldi	r24, 0x31	; 49
    8188:	8a 83       	std	Y+2, r24	; 0x02
    818a:	83 e0       	ldi	r24, 0x03	; 3
    818c:	90 e0       	ldi	r25, 0x00	; 0
    818e:	9a 8f       	std	Y+26, r25	; 0x1a
    8190:	89 8f       	std	Y+25, r24	; 0x19
    8192:	8a 81       	ldd	r24, Y+2	; 0x02
    8194:	8b 8f       	std	Y+27, r24	; 0x1b
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    8196:	8b 8d       	ldd	r24, Y+27	; 0x1b
    8198:	88 2f       	mov	r24, r24
    819a:	90 e0       	ldi	r25, 0x00	; 0
    819c:	9c 01       	movw	r18, r24
    819e:	27 70       	andi	r18, 0x07	; 7
    81a0:	33 27       	eor	r19, r19
    81a2:	81 e0       	ldi	r24, 0x01	; 1
    81a4:	90 e0       	ldi	r25, 0x00	; 0
    81a6:	02 c0       	rjmp	.+4      	; 0x81ac <board_init+0x166>
    81a8:	88 0f       	add	r24, r24
    81aa:	99 1f       	adc	r25, r25
    81ac:	2a 95       	dec	r18
    81ae:	e2 f7       	brpl	.-8      	; 0x81a8 <board_init+0x162>
    81b0:	48 2f       	mov	r20, r24
    81b2:	8a 81       	ldd	r24, Y+2	; 0x02
    81b4:	8c 8f       	std	Y+28, r24	; 0x1c
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    81b6:	8c 8d       	ldd	r24, Y+28	; 0x1c
    81b8:	86 95       	lsr	r24
    81ba:	86 95       	lsr	r24
    81bc:	86 95       	lsr	r24
    81be:	8d 8f       	std	Y+29, r24	; 0x1d
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    81c0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    81c2:	28 2f       	mov	r18, r24
    81c4:	30 e0       	ldi	r19, 0x00	; 0
    81c6:	c9 01       	movw	r24, r18
    81c8:	88 0f       	add	r24, r24
    81ca:	99 1f       	adc	r25, r25
    81cc:	82 0f       	add	r24, r18
    81ce:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    81d0:	80 96       	adiw	r24, 0x20	; 32
    81d2:	9f 8f       	std	Y+31, r25	; 0x1f
    81d4:	8e 8f       	std	Y+30, r24	; 0x1e
    81d6:	48 a3       	std	Y+32, r20	; 0x20
    81d8:	89 8d       	ldd	r24, Y+25	; 0x19
    81da:	9a 8d       	ldd	r25, Y+26	; 0x1a
    81dc:	9a a3       	std	Y+34, r25	; 0x22
    81de:	89 a3       	std	Y+33, r24	; 0x21
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    81e0:	89 a1       	ldd	r24, Y+33	; 0x21
    81e2:	9a a1       	ldd	r25, Y+34	; 0x22
    81e4:	81 70       	andi	r24, 0x01	; 1
    81e6:	99 27       	eor	r25, r25
    81e8:	89 2b       	or	r24, r25
    81ea:	89 f1       	breq	.+98     	; 0x824e <board_init+0x208>
		if (flags & IOPORT_INIT_HIGH) {
    81ec:	89 a1       	ldd	r24, Y+33	; 0x21
    81ee:	9a a1       	ldd	r25, Y+34	; 0x22
    81f0:	82 70       	andi	r24, 0x02	; 2
    81f2:	99 27       	eor	r25, r25
    81f4:	89 2b       	or	r24, r25
    81f6:	71 f0       	breq	.+28     	; 0x8214 <board_init+0x1ce>
			*((uint8_t *)port + 2) |= pin_mask;
    81f8:	8e 8d       	ldd	r24, Y+30	; 0x1e
    81fa:	9f 8d       	ldd	r25, Y+31	; 0x1f
    81fc:	02 96       	adiw	r24, 0x02	; 2
    81fe:	2e 8d       	ldd	r18, Y+30	; 0x1e
    8200:	3f 8d       	ldd	r19, Y+31	; 0x1f
    8202:	2e 5f       	subi	r18, 0xFE	; 254
    8204:	3f 4f       	sbci	r19, 0xFF	; 255
    8206:	f9 01       	movw	r30, r18
    8208:	30 81       	ld	r19, Z
    820a:	28 a1       	ldd	r18, Y+32	; 0x20
    820c:	23 2b       	or	r18, r19
    820e:	fc 01       	movw	r30, r24
    8210:	20 83       	st	Z, r18
    8212:	0f c0       	rjmp	.+30     	; 0x8232 <board_init+0x1ec>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    8214:	8e 8d       	ldd	r24, Y+30	; 0x1e
    8216:	9f 8d       	ldd	r25, Y+31	; 0x1f
    8218:	02 96       	adiw	r24, 0x02	; 2
    821a:	2e 8d       	ldd	r18, Y+30	; 0x1e
    821c:	3f 8d       	ldd	r19, Y+31	; 0x1f
    821e:	2e 5f       	subi	r18, 0xFE	; 254
    8220:	3f 4f       	sbci	r19, 0xFF	; 255
    8222:	f9 01       	movw	r30, r18
    8224:	20 81       	ld	r18, Z
    8226:	32 2f       	mov	r19, r18
    8228:	28 a1       	ldd	r18, Y+32	; 0x20
    822a:	20 95       	com	r18
    822c:	23 23       	and	r18, r19
    822e:	fc 01       	movw	r30, r24
    8230:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    8232:	8e 8d       	ldd	r24, Y+30	; 0x1e
    8234:	9f 8d       	ldd	r25, Y+31	; 0x1f
    8236:	01 96       	adiw	r24, 0x01	; 1
    8238:	2e 8d       	ldd	r18, Y+30	; 0x1e
    823a:	3f 8d       	ldd	r19, Y+31	; 0x1f
    823c:	2f 5f       	subi	r18, 0xFF	; 255
    823e:	3f 4f       	sbci	r19, 0xFF	; 255
    8240:	f9 01       	movw	r30, r18
    8242:	30 81       	ld	r19, Z
    8244:	28 a1       	ldd	r18, Y+32	; 0x20
    8246:	23 2b       	or	r18, r19
    8248:	fc 01       	movw	r30, r24
    824a:	20 83       	st	Z, r18
    824c:	32 c0       	rjmp	.+100    	; 0x82b2 <board_init+0x26c>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    824e:	8e 8d       	ldd	r24, Y+30	; 0x1e
    8250:	9f 8d       	ldd	r25, Y+31	; 0x1f
    8252:	01 96       	adiw	r24, 0x01	; 1
    8254:	2e 8d       	ldd	r18, Y+30	; 0x1e
    8256:	3f 8d       	ldd	r19, Y+31	; 0x1f
    8258:	2f 5f       	subi	r18, 0xFF	; 255
    825a:	3f 4f       	sbci	r19, 0xFF	; 255
    825c:	f9 01       	movw	r30, r18
    825e:	20 81       	ld	r18, Z
    8260:	32 2f       	mov	r19, r18
    8262:	28 a1       	ldd	r18, Y+32	; 0x20
    8264:	20 95       	com	r18
    8266:	23 23       	and	r18, r19
    8268:	fc 01       	movw	r30, r24
    826a:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    826c:	89 a1       	ldd	r24, Y+33	; 0x21
    826e:	9a a1       	ldd	r25, Y+34	; 0x22
    8270:	84 70       	andi	r24, 0x04	; 4
    8272:	99 27       	eor	r25, r25
    8274:	89 2b       	or	r24, r25
    8276:	71 f0       	breq	.+28     	; 0x8294 <board_init+0x24e>
			*((uint8_t *)port + 2) |= pin_mask;
    8278:	8e 8d       	ldd	r24, Y+30	; 0x1e
    827a:	9f 8d       	ldd	r25, Y+31	; 0x1f
    827c:	02 96       	adiw	r24, 0x02	; 2
    827e:	2e 8d       	ldd	r18, Y+30	; 0x1e
    8280:	3f 8d       	ldd	r19, Y+31	; 0x1f
    8282:	2e 5f       	subi	r18, 0xFE	; 254
    8284:	3f 4f       	sbci	r19, 0xFF	; 255
    8286:	f9 01       	movw	r30, r18
    8288:	30 81       	ld	r19, Z
    828a:	28 a1       	ldd	r18, Y+32	; 0x20
    828c:	23 2b       	or	r18, r19
    828e:	fc 01       	movw	r30, r24
    8290:	20 83       	st	Z, r18
    8292:	0f c0       	rjmp	.+30     	; 0x82b2 <board_init+0x26c>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    8294:	8e 8d       	ldd	r24, Y+30	; 0x1e
    8296:	9f 8d       	ldd	r25, Y+31	; 0x1f
    8298:	02 96       	adiw	r24, 0x02	; 2
    829a:	2e 8d       	ldd	r18, Y+30	; 0x1e
    829c:	3f 8d       	ldd	r19, Y+31	; 0x1f
    829e:	2e 5f       	subi	r18, 0xFE	; 254
    82a0:	3f 4f       	sbci	r19, 0xFF	; 255
    82a2:	f9 01       	movw	r30, r18
    82a4:	20 81       	ld	r18, Z
    82a6:	32 2f       	mov	r19, r18
    82a8:	28 a1       	ldd	r18, Y+32	; 0x20
    82aa:	20 95       	com	r18
    82ac:	23 23       	and	r18, r19
    82ae:	fc 01       	movw	r30, r24
    82b0:	20 83       	st	Z, r18
    82b2:	85 e3       	ldi	r24, 0x35	; 53
    82b4:	8b 83       	std	Y+3, r24	; 0x03
    82b6:	83 e0       	ldi	r24, 0x03	; 3
    82b8:	90 e0       	ldi	r25, 0x00	; 0
    82ba:	98 8b       	std	Y+16, r25	; 0x10
    82bc:	8f 87       	std	Y+15, r24	; 0x0f
    82be:	8b 81       	ldd	r24, Y+3	; 0x03
    82c0:	89 8b       	std	Y+17, r24	; 0x11
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    82c2:	89 89       	ldd	r24, Y+17	; 0x11
    82c4:	88 2f       	mov	r24, r24
    82c6:	90 e0       	ldi	r25, 0x00	; 0
    82c8:	9c 01       	movw	r18, r24
    82ca:	27 70       	andi	r18, 0x07	; 7
    82cc:	33 27       	eor	r19, r19
    82ce:	81 e0       	ldi	r24, 0x01	; 1
    82d0:	90 e0       	ldi	r25, 0x00	; 0
    82d2:	02 c0       	rjmp	.+4      	; 0x82d8 <board_init+0x292>
    82d4:	88 0f       	add	r24, r24
    82d6:	99 1f       	adc	r25, r25
    82d8:	2a 95       	dec	r18
    82da:	e2 f7       	brpl	.-8      	; 0x82d4 <board_init+0x28e>
    82dc:	48 2f       	mov	r20, r24
    82de:	8b 81       	ldd	r24, Y+3	; 0x03
    82e0:	8a 8b       	std	Y+18, r24	; 0x12
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    82e2:	8a 89       	ldd	r24, Y+18	; 0x12
    82e4:	86 95       	lsr	r24
    82e6:	86 95       	lsr	r24
    82e8:	86 95       	lsr	r24
    82ea:	8b 8b       	std	Y+19, r24	; 0x13
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    82ec:	8b 89       	ldd	r24, Y+19	; 0x13
    82ee:	28 2f       	mov	r18, r24
    82f0:	30 e0       	ldi	r19, 0x00	; 0
    82f2:	c9 01       	movw	r24, r18
    82f4:	88 0f       	add	r24, r24
    82f6:	99 1f       	adc	r25, r25
    82f8:	82 0f       	add	r24, r18
    82fa:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    82fc:	80 96       	adiw	r24, 0x20	; 32
    82fe:	9d 8b       	std	Y+21, r25	; 0x15
    8300:	8c 8b       	std	Y+20, r24	; 0x14
    8302:	4e 8b       	std	Y+22, r20	; 0x16
    8304:	8f 85       	ldd	r24, Y+15	; 0x0f
    8306:	98 89       	ldd	r25, Y+16	; 0x10
    8308:	98 8f       	std	Y+24, r25	; 0x18
    830a:	8f 8b       	std	Y+23, r24	; 0x17
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    830c:	8f 89       	ldd	r24, Y+23	; 0x17
    830e:	98 8d       	ldd	r25, Y+24	; 0x18
    8310:	81 70       	andi	r24, 0x01	; 1
    8312:	99 27       	eor	r25, r25
    8314:	89 2b       	or	r24, r25
    8316:	89 f1       	breq	.+98     	; 0x837a <board_init+0x334>
		if (flags & IOPORT_INIT_HIGH) {
    8318:	8f 89       	ldd	r24, Y+23	; 0x17
    831a:	98 8d       	ldd	r25, Y+24	; 0x18
    831c:	82 70       	andi	r24, 0x02	; 2
    831e:	99 27       	eor	r25, r25
    8320:	89 2b       	or	r24, r25
    8322:	71 f0       	breq	.+28     	; 0x8340 <board_init+0x2fa>
			*((uint8_t *)port + 2) |= pin_mask;
    8324:	8c 89       	ldd	r24, Y+20	; 0x14
    8326:	9d 89       	ldd	r25, Y+21	; 0x15
    8328:	02 96       	adiw	r24, 0x02	; 2
    832a:	2c 89       	ldd	r18, Y+20	; 0x14
    832c:	3d 89       	ldd	r19, Y+21	; 0x15
    832e:	2e 5f       	subi	r18, 0xFE	; 254
    8330:	3f 4f       	sbci	r19, 0xFF	; 255
    8332:	f9 01       	movw	r30, r18
    8334:	30 81       	ld	r19, Z
    8336:	2e 89       	ldd	r18, Y+22	; 0x16
    8338:	23 2b       	or	r18, r19
    833a:	fc 01       	movw	r30, r24
    833c:	20 83       	st	Z, r18
    833e:	0f c0       	rjmp	.+30     	; 0x835e <board_init+0x318>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    8340:	8c 89       	ldd	r24, Y+20	; 0x14
    8342:	9d 89       	ldd	r25, Y+21	; 0x15
    8344:	02 96       	adiw	r24, 0x02	; 2
    8346:	2c 89       	ldd	r18, Y+20	; 0x14
    8348:	3d 89       	ldd	r19, Y+21	; 0x15
    834a:	2e 5f       	subi	r18, 0xFE	; 254
    834c:	3f 4f       	sbci	r19, 0xFF	; 255
    834e:	f9 01       	movw	r30, r18
    8350:	20 81       	ld	r18, Z
    8352:	32 2f       	mov	r19, r18
    8354:	2e 89       	ldd	r18, Y+22	; 0x16
    8356:	20 95       	com	r18
    8358:	23 23       	and	r18, r19
    835a:	fc 01       	movw	r30, r24
    835c:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    835e:	8c 89       	ldd	r24, Y+20	; 0x14
    8360:	9d 89       	ldd	r25, Y+21	; 0x15
    8362:	01 96       	adiw	r24, 0x01	; 1
    8364:	2c 89       	ldd	r18, Y+20	; 0x14
    8366:	3d 89       	ldd	r19, Y+21	; 0x15
    8368:	2f 5f       	subi	r18, 0xFF	; 255
    836a:	3f 4f       	sbci	r19, 0xFF	; 255
    836c:	f9 01       	movw	r30, r18
    836e:	30 81       	ld	r19, Z
    8370:	2e 89       	ldd	r18, Y+22	; 0x16
    8372:	23 2b       	or	r18, r19
    8374:	fc 01       	movw	r30, r24
    8376:	20 83       	st	Z, r18
    8378:	32 c0       	rjmp	.+100    	; 0x83de <board_init+0x398>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    837a:	8c 89       	ldd	r24, Y+20	; 0x14
    837c:	9d 89       	ldd	r25, Y+21	; 0x15
    837e:	01 96       	adiw	r24, 0x01	; 1
    8380:	2c 89       	ldd	r18, Y+20	; 0x14
    8382:	3d 89       	ldd	r19, Y+21	; 0x15
    8384:	2f 5f       	subi	r18, 0xFF	; 255
    8386:	3f 4f       	sbci	r19, 0xFF	; 255
    8388:	f9 01       	movw	r30, r18
    838a:	20 81       	ld	r18, Z
    838c:	32 2f       	mov	r19, r18
    838e:	2e 89       	ldd	r18, Y+22	; 0x16
    8390:	20 95       	com	r18
    8392:	23 23       	and	r18, r19
    8394:	fc 01       	movw	r30, r24
    8396:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    8398:	8f 89       	ldd	r24, Y+23	; 0x17
    839a:	98 8d       	ldd	r25, Y+24	; 0x18
    839c:	84 70       	andi	r24, 0x04	; 4
    839e:	99 27       	eor	r25, r25
    83a0:	89 2b       	or	r24, r25
    83a2:	71 f0       	breq	.+28     	; 0x83c0 <board_init+0x37a>
			*((uint8_t *)port + 2) |= pin_mask;
    83a4:	8c 89       	ldd	r24, Y+20	; 0x14
    83a6:	9d 89       	ldd	r25, Y+21	; 0x15
    83a8:	02 96       	adiw	r24, 0x02	; 2
    83aa:	2c 89       	ldd	r18, Y+20	; 0x14
    83ac:	3d 89       	ldd	r19, Y+21	; 0x15
    83ae:	2e 5f       	subi	r18, 0xFE	; 254
    83b0:	3f 4f       	sbci	r19, 0xFF	; 255
    83b2:	f9 01       	movw	r30, r18
    83b4:	30 81       	ld	r19, Z
    83b6:	2e 89       	ldd	r18, Y+22	; 0x16
    83b8:	23 2b       	or	r18, r19
    83ba:	fc 01       	movw	r30, r24
    83bc:	20 83       	st	Z, r18
    83be:	0f c0       	rjmp	.+30     	; 0x83de <board_init+0x398>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    83c0:	8c 89       	ldd	r24, Y+20	; 0x14
    83c2:	9d 89       	ldd	r25, Y+21	; 0x15
    83c4:	02 96       	adiw	r24, 0x02	; 2
    83c6:	2c 89       	ldd	r18, Y+20	; 0x14
    83c8:	3d 89       	ldd	r19, Y+21	; 0x15
    83ca:	2e 5f       	subi	r18, 0xFE	; 254
    83cc:	3f 4f       	sbci	r19, 0xFF	; 255
    83ce:	f9 01       	movw	r30, r18
    83d0:	20 81       	ld	r18, Z
    83d2:	32 2f       	mov	r19, r18
    83d4:	2e 89       	ldd	r18, Y+22	; 0x16
    83d6:	20 95       	com	r18
    83d8:	23 23       	and	r18, r19
    83da:	fc 01       	movw	r30, r24
    83dc:	20 83       	st	Z, r18
    83de:	82 e3       	ldi	r24, 0x32	; 50
    83e0:	8c 83       	std	Y+4, r24	; 0x04
    83e2:	84 e0       	ldi	r24, 0x04	; 4
    83e4:	90 e0       	ldi	r25, 0x00	; 0
    83e6:	9e 83       	std	Y+6, r25	; 0x06
    83e8:	8d 83       	std	Y+5, r24	; 0x05
    83ea:	8c 81       	ldd	r24, Y+4	; 0x04
    83ec:	8f 83       	std	Y+7, r24	; 0x07
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    83ee:	8f 81       	ldd	r24, Y+7	; 0x07
    83f0:	88 2f       	mov	r24, r24
    83f2:	90 e0       	ldi	r25, 0x00	; 0
    83f4:	9c 01       	movw	r18, r24
    83f6:	27 70       	andi	r18, 0x07	; 7
    83f8:	33 27       	eor	r19, r19
    83fa:	81 e0       	ldi	r24, 0x01	; 1
    83fc:	90 e0       	ldi	r25, 0x00	; 0
    83fe:	02 c0       	rjmp	.+4      	; 0x8404 <board_init+0x3be>
    8400:	88 0f       	add	r24, r24
    8402:	99 1f       	adc	r25, r25
    8404:	2a 95       	dec	r18
    8406:	e2 f7       	brpl	.-8      	; 0x8400 <board_init+0x3ba>
    8408:	48 2f       	mov	r20, r24
    840a:	8c 81       	ldd	r24, Y+4	; 0x04
    840c:	88 87       	std	Y+8, r24	; 0x08
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    840e:	88 85       	ldd	r24, Y+8	; 0x08
    8410:	86 95       	lsr	r24
    8412:	86 95       	lsr	r24
    8414:	86 95       	lsr	r24
    8416:	89 87       	std	Y+9, r24	; 0x09
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    8418:	89 85       	ldd	r24, Y+9	; 0x09
    841a:	28 2f       	mov	r18, r24
    841c:	30 e0       	ldi	r19, 0x00	; 0
    841e:	c9 01       	movw	r24, r18
    8420:	88 0f       	add	r24, r24
    8422:	99 1f       	adc	r25, r25
    8424:	82 0f       	add	r24, r18
    8426:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    8428:	80 96       	adiw	r24, 0x20	; 32
    842a:	9b 87       	std	Y+11, r25	; 0x0b
    842c:	8a 87       	std	Y+10, r24	; 0x0a
    842e:	4c 87       	std	Y+12, r20	; 0x0c
    8430:	8d 81       	ldd	r24, Y+5	; 0x05
    8432:	9e 81       	ldd	r25, Y+6	; 0x06
    8434:	9e 87       	std	Y+14, r25	; 0x0e
    8436:	8d 87       	std	Y+13, r24	; 0x0d
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    8438:	8d 85       	ldd	r24, Y+13	; 0x0d
    843a:	9e 85       	ldd	r25, Y+14	; 0x0e
    843c:	81 70       	andi	r24, 0x01	; 1
    843e:	99 27       	eor	r25, r25
    8440:	89 2b       	or	r24, r25
    8442:	89 f1       	breq	.+98     	; 0x84a6 <board_init+0x460>
		if (flags & IOPORT_INIT_HIGH) {
    8444:	8d 85       	ldd	r24, Y+13	; 0x0d
    8446:	9e 85       	ldd	r25, Y+14	; 0x0e
    8448:	82 70       	andi	r24, 0x02	; 2
    844a:	99 27       	eor	r25, r25
    844c:	89 2b       	or	r24, r25
    844e:	71 f0       	breq	.+28     	; 0x846c <board_init+0x426>
			*((uint8_t *)port + 2) |= pin_mask;
    8450:	8a 85       	ldd	r24, Y+10	; 0x0a
    8452:	9b 85       	ldd	r25, Y+11	; 0x0b
    8454:	02 96       	adiw	r24, 0x02	; 2
    8456:	2a 85       	ldd	r18, Y+10	; 0x0a
    8458:	3b 85       	ldd	r19, Y+11	; 0x0b
    845a:	2e 5f       	subi	r18, 0xFE	; 254
    845c:	3f 4f       	sbci	r19, 0xFF	; 255
    845e:	f9 01       	movw	r30, r18
    8460:	30 81       	ld	r19, Z
    8462:	2c 85       	ldd	r18, Y+12	; 0x0c
    8464:	23 2b       	or	r18, r19
    8466:	fc 01       	movw	r30, r24
    8468:	20 83       	st	Z, r18
    846a:	0f c0       	rjmp	.+30     	; 0x848a <board_init+0x444>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    846c:	8a 85       	ldd	r24, Y+10	; 0x0a
    846e:	9b 85       	ldd	r25, Y+11	; 0x0b
    8470:	02 96       	adiw	r24, 0x02	; 2
    8472:	2a 85       	ldd	r18, Y+10	; 0x0a
    8474:	3b 85       	ldd	r19, Y+11	; 0x0b
    8476:	2e 5f       	subi	r18, 0xFE	; 254
    8478:	3f 4f       	sbci	r19, 0xFF	; 255
    847a:	f9 01       	movw	r30, r18
    847c:	20 81       	ld	r18, Z
    847e:	32 2f       	mov	r19, r18
    8480:	2c 85       	ldd	r18, Y+12	; 0x0c
    8482:	20 95       	com	r18
    8484:	23 23       	and	r18, r19
    8486:	fc 01       	movw	r30, r24
    8488:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    848a:	8a 85       	ldd	r24, Y+10	; 0x0a
    848c:	9b 85       	ldd	r25, Y+11	; 0x0b
    848e:	01 96       	adiw	r24, 0x01	; 1
    8490:	2a 85       	ldd	r18, Y+10	; 0x0a
    8492:	3b 85       	ldd	r19, Y+11	; 0x0b
    8494:	2f 5f       	subi	r18, 0xFF	; 255
    8496:	3f 4f       	sbci	r19, 0xFF	; 255
    8498:	f9 01       	movw	r30, r18
    849a:	30 81       	ld	r19, Z
    849c:	2c 85       	ldd	r18, Y+12	; 0x0c
    849e:	23 2b       	or	r18, r19
    84a0:	fc 01       	movw	r30, r24
    84a2:	20 83       	st	Z, r18
#endif
#ifdef CONF_BOARD_ENABLE_USARTA1
	ioport_configure_pin(USARTA1_TXD, IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH);
	ioport_configure_pin(USARTA1_RXD, IOPORT_DIR_INPUT);
#endif
    84a4:	32 c0       	rjmp	.+100    	; 0x850a <board_init+0x4c4>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    84a6:	8a 85       	ldd	r24, Y+10	; 0x0a
    84a8:	9b 85       	ldd	r25, Y+11	; 0x0b
    84aa:	01 96       	adiw	r24, 0x01	; 1
    84ac:	2a 85       	ldd	r18, Y+10	; 0x0a
    84ae:	3b 85       	ldd	r19, Y+11	; 0x0b
    84b0:	2f 5f       	subi	r18, 0xFF	; 255
    84b2:	3f 4f       	sbci	r19, 0xFF	; 255
    84b4:	f9 01       	movw	r30, r18
    84b6:	20 81       	ld	r18, Z
    84b8:	32 2f       	mov	r19, r18
    84ba:	2c 85       	ldd	r18, Y+12	; 0x0c
    84bc:	20 95       	com	r18
    84be:	23 23       	and	r18, r19
    84c0:	fc 01       	movw	r30, r24
    84c2:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    84c4:	8d 85       	ldd	r24, Y+13	; 0x0d
    84c6:	9e 85       	ldd	r25, Y+14	; 0x0e
    84c8:	84 70       	andi	r24, 0x04	; 4
    84ca:	99 27       	eor	r25, r25
    84cc:	89 2b       	or	r24, r25
    84ce:	71 f0       	breq	.+28     	; 0x84ec <board_init+0x4a6>
			*((uint8_t *)port + 2) |= pin_mask;
    84d0:	8a 85       	ldd	r24, Y+10	; 0x0a
    84d2:	9b 85       	ldd	r25, Y+11	; 0x0b
    84d4:	02 96       	adiw	r24, 0x02	; 2
    84d6:	2a 85       	ldd	r18, Y+10	; 0x0a
    84d8:	3b 85       	ldd	r19, Y+11	; 0x0b
    84da:	2e 5f       	subi	r18, 0xFE	; 254
    84dc:	3f 4f       	sbci	r19, 0xFF	; 255
    84de:	f9 01       	movw	r30, r18
    84e0:	30 81       	ld	r19, Z
    84e2:	2c 85       	ldd	r18, Y+12	; 0x0c
    84e4:	23 2b       	or	r18, r19
    84e6:	fc 01       	movw	r30, r24
    84e8:	20 83       	st	Z, r18
    84ea:	0f c0       	rjmp	.+30     	; 0x850a <board_init+0x4c4>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    84ec:	8a 85       	ldd	r24, Y+10	; 0x0a
    84ee:	9b 85       	ldd	r25, Y+11	; 0x0b
    84f0:	02 96       	adiw	r24, 0x02	; 2
    84f2:	2a 85       	ldd	r18, Y+10	; 0x0a
    84f4:	3b 85       	ldd	r19, Y+11	; 0x0b
    84f6:	2e 5f       	subi	r18, 0xFE	; 254
    84f8:	3f 4f       	sbci	r19, 0xFF	; 255
    84fa:	f9 01       	movw	r30, r18
    84fc:	20 81       	ld	r18, Z
    84fe:	32 2f       	mov	r19, r18
    8500:	2c 85       	ldd	r18, Y+12	; 0x0c
    8502:	20 95       	com	r18
    8504:	23 23       	and	r18, r19
    8506:	fc 01       	movw	r30, r24
    8508:	20 83       	st	Z, r18
    850a:	00 00       	nop
    850c:	ac 96       	adiw	r28, 0x2c	; 44
    850e:	0f b6       	in	r0, 0x3f	; 63
    8510:	f8 94       	cli
    8512:	de bf       	out	0x3e, r29	; 62
    8514:	0f be       	out	0x3f, r0	; 63
    8516:	cd bf       	out	0x3d, r28	; 61
    8518:	df 91       	pop	r29
    851a:	cf 91       	pop	r28
    851c:	08 95       	ret

0000851e <common_tc_read_count>:
    851e:	0e 94 2b 27 	call	0x4e56	; 0x4e56 <tmr_read_count>
    8522:	20 91 32 02 	lds	r18, 0x0232	; 0x800232 <timer_mul_var>
    8526:	22 23       	and	r18, r18
    8528:	c9 f0       	breq	.+50     	; 0x855c <common_tc_read_count+0x3e>
    852a:	e0 91 1e 1d 	lds	r30, 0x1D1E	; 0x801d1e <timer_multiplier>
    852e:	40 e0       	ldi	r20, 0x00	; 0
    8530:	f0 91 32 02 	lds	r31, 0x0232	; 0x800232 <timer_mul_var>
    8534:	6e 2f       	mov	r22, r30
    8536:	74 2f       	mov	r23, r20
    8538:	0e 94 2e 49 	call	0x925c	; 0x925c <__udivmodhi4>
    853c:	9b 01       	movw	r18, r22
    853e:	8f ef       	ldi	r24, 0xFF	; 255
    8540:	9f ef       	ldi	r25, 0xFF	; 255
    8542:	6e 2f       	mov	r22, r30
    8544:	74 2f       	mov	r23, r20
    8546:	0e 94 2e 49 	call	0x925c	; 0x925c <__udivmodhi4>
    854a:	f6 9f       	mul	r31, r22
    854c:	c0 01       	movw	r24, r0
    854e:	f7 9f       	mul	r31, r23
    8550:	90 0d       	add	r25, r0
    8552:	11 24       	eor	r1, r1
    8554:	b9 01       	movw	r22, r18
    8556:	68 0f       	add	r22, r24
    8558:	79 1f       	adc	r23, r25
    855a:	05 c0       	rjmp	.+10     	; 0x8566 <common_tc_read_count+0x48>
    855c:	60 91 1e 1d 	lds	r22, 0x1D1E	; 0x801d1e <timer_multiplier>
    8560:	70 e0       	ldi	r23, 0x00	; 0
    8562:	0e 94 2e 49 	call	0x925c	; 0x925c <__udivmodhi4>
    8566:	86 2f       	mov	r24, r22
    8568:	97 2f       	mov	r25, r23
    856a:	08 95       	ret

0000856c <common_tc_compare_stop>:
    856c:	0e 94 36 27 	call	0x4e6c	; 0x4e6c <tmr_disable_cc_interrupt>
    8570:	0e 94 87 27 	call	0x4f0e	; 0x4f0e <save_cpu_interrupt>
    8574:	10 92 2e 02 	sts	0x022E, r1	; 0x80022e <__data_end>
    8578:	10 92 2f 02 	sts	0x022F, r1	; 0x80022f <__data_end+0x1>
    857c:	10 92 30 02 	sts	0x0230, r1	; 0x800230 <__data_end+0x2>
    8580:	10 92 31 02 	sts	0x0231, r1	; 0x800231 <__data_end+0x3>
    8584:	10 92 34 02 	sts	0x0234, r1	; 0x800234 <compare_value+0x1>
    8588:	10 92 33 02 	sts	0x0233, r1	; 0x800233 <compare_value>
    858c:	0e 94 90 27 	call	0x4f20	; 0x4f20 <restore_cpu_interrupt>
    8590:	08 95       	ret

00008592 <common_tc_overflow_stop>:
    8592:	0e 94 56 27 	call	0x4eac	; 0x4eac <tmr_disable_ovf_interrupt>
    8596:	10 92 32 02 	sts	0x0232, r1	; 0x800232 <timer_mul_var>
    859a:	08 95       	ret

0000859c <common_tc_stop>:
    859c:	0e 94 b6 42 	call	0x856c	; 0x856c <common_tc_compare_stop>
    85a0:	0e 94 c9 42 	call	0x8592	; 0x8592 <common_tc_overflow_stop>
    85a4:	0e 94 66 27 	call	0x4ecc	; 0x4ecc <tmr_stop>
    85a8:	08 95       	ret

000085aa <common_tc_delay>:
    85aa:	0f 93       	push	r16
    85ac:	1f 93       	push	r17
    85ae:	8c 01       	movw	r16, r24
    85b0:	0e 94 2b 27 	call	0x4e56	; 0x4e56 <tmr_read_count>
    85b4:	ac 01       	movw	r20, r24
    85b6:	a0 91 1e 1d 	lds	r26, 0x1D1E	; 0x801d1e <timer_multiplier>
    85ba:	98 01       	movw	r18, r16
    85bc:	b0 e0       	ldi	r27, 0x00	; 0
    85be:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__umulhisi3>
    85c2:	8b 01       	movw	r16, r22
    85c4:	9c 01       	movw	r18, r24
    85c6:	04 0f       	add	r16, r20
    85c8:	15 1f       	adc	r17, r21
    85ca:	21 1d       	adc	r18, r1
    85cc:	31 1d       	adc	r19, r1
    85ce:	00 93 2e 02 	sts	0x022E, r16	; 0x80022e <__data_end>
    85d2:	10 93 2f 02 	sts	0x022F, r17	; 0x80022f <__data_end+0x1>
    85d6:	20 93 30 02 	sts	0x0230, r18	; 0x800230 <__data_end+0x2>
    85da:	30 93 31 02 	sts	0x0231, r19	; 0x800231 <__data_end+0x3>
    85de:	00 91 2e 02 	lds	r16, 0x022E	; 0x80022e <__data_end>
    85e2:	10 91 2f 02 	lds	r17, 0x022F	; 0x80022f <__data_end+0x1>
    85e6:	20 91 30 02 	lds	r18, 0x0230	; 0x800230 <__data_end+0x2>
    85ea:	30 91 31 02 	lds	r19, 0x0231	; 0x800231 <__data_end+0x3>
    85ee:	89 01       	movw	r16, r18
    85f0:	22 27       	eor	r18, r18
    85f2:	33 27       	eor	r19, r19
    85f4:	00 93 2e 02 	sts	0x022E, r16	; 0x80022e <__data_end>
    85f8:	10 93 2f 02 	sts	0x022F, r17	; 0x80022f <__data_end+0x1>
    85fc:	20 93 30 02 	sts	0x0230, r18	; 0x800230 <__data_end+0x2>
    8600:	30 93 31 02 	sts	0x0231, r19	; 0x800231 <__data_end+0x3>
    8604:	00 91 2e 02 	lds	r16, 0x022E	; 0x80022e <__data_end>
    8608:	10 91 2f 02 	lds	r17, 0x022F	; 0x80022f <__data_end+0x1>
    860c:	20 91 30 02 	lds	r18, 0x0230	; 0x800230 <__data_end+0x2>
    8610:	30 91 31 02 	lds	r19, 0x0231	; 0x800231 <__data_end+0x3>
    8614:	01 2b       	or	r16, r17
    8616:	02 2b       	or	r16, r18
    8618:	03 2b       	or	r16, r19
    861a:	99 f0       	breq	.+38     	; 0x8642 <common_tc_delay+0x98>
    861c:	00 91 2e 02 	lds	r16, 0x022E	; 0x80022e <__data_end>
    8620:	10 91 2f 02 	lds	r17, 0x022F	; 0x80022f <__data_end+0x1>
    8624:	20 91 30 02 	lds	r18, 0x0230	; 0x800230 <__data_end+0x2>
    8628:	30 91 31 02 	lds	r19, 0x0231	; 0x800231 <__data_end+0x3>
    862c:	6f 5f       	subi	r22, 0xFF	; 255
    862e:	7f 4f       	sbci	r23, 0xFF	; 255
    8630:	46 0f       	add	r20, r22
    8632:	57 1f       	adc	r21, r23
    8634:	50 93 34 02 	sts	0x0234, r21	; 0x800234 <compare_value+0x1>
    8638:	40 93 33 02 	sts	0x0233, r20	; 0x800233 <compare_value>
    863c:	0e 94 36 27 	call	0x4e6c	; 0x4e6c <tmr_disable_cc_interrupt>
    8640:	08 c0       	rjmp	.+16     	; 0x8652 <common_tc_delay+0xa8>
    8642:	64 0f       	add	r22, r20
    8644:	75 1f       	adc	r23, r21
    8646:	70 93 34 02 	sts	0x0234, r23	; 0x800234 <compare_value+0x1>
    864a:	60 93 33 02 	sts	0x0233, r22	; 0x800233 <compare_value>
    864e:	0e 94 46 27 	call	0x4e8c	; 0x4e8c <tmr_enable_cc_interrupt>
    8652:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <compare_value>
    8656:	90 91 34 02 	lds	r25, 0x0234	; 0x800234 <compare_value+0x1>
    865a:	84 36       	cpi	r24, 0x64	; 100
    865c:	91 05       	cpc	r25, r1
    865e:	30 f4       	brcc	.+12     	; 0x866c <common_tc_delay+0xc2>
    8660:	8c 59       	subi	r24, 0x9C	; 156
    8662:	9f 4f       	sbci	r25, 0xFF	; 255
    8664:	90 93 34 02 	sts	0x0234, r25	; 0x800234 <compare_value+0x1>
    8668:	80 93 33 02 	sts	0x0233, r24	; 0x800233 <compare_value>
    866c:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <compare_value>
    8670:	90 91 34 02 	lds	r25, 0x0234	; 0x800234 <compare_value+0x1>
    8674:	0e 94 72 27 	call	0x4ee4	; 0x4ee4 <tmr_write_cmpreg>
    8678:	1f 91       	pop	r17
    867a:	0f 91       	pop	r16
    867c:	08 95       	ret

0000867e <common_tc_init>:
    867e:	10 92 32 02 	sts	0x0232, r1	; 0x800232 <timer_mul_var>
    8682:	0e 94 9e 27 	call	0x4f3c	; 0x4f3c <tmr_init>
    8686:	80 93 1e 1d 	sts	0x1D1E, r24	; 0x801d1e <timer_multiplier>
    868a:	08 95       	ret

0000868c <tmr_ovf_callback>:
    868c:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <__data_end>
    8690:	90 91 2f 02 	lds	r25, 0x022F	; 0x80022f <__data_end+0x1>
    8694:	a0 91 30 02 	lds	r26, 0x0230	; 0x800230 <__data_end+0x2>
    8698:	b0 91 31 02 	lds	r27, 0x0231	; 0x800231 <__data_end+0x3>
    869c:	89 2b       	or	r24, r25
    869e:	8a 2b       	or	r24, r26
    86a0:	8b 2b       	or	r24, r27
    86a2:	c9 f0       	breq	.+50     	; 0x86d6 <tmr_ovf_callback+0x4a>
    86a4:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <__data_end>
    86a8:	90 91 2f 02 	lds	r25, 0x022F	; 0x80022f <__data_end+0x1>
    86ac:	a0 91 30 02 	lds	r26, 0x0230	; 0x800230 <__data_end+0x2>
    86b0:	b0 91 31 02 	lds	r27, 0x0231	; 0x800231 <__data_end+0x3>
    86b4:	01 97       	sbiw	r24, 0x01	; 1
    86b6:	a1 09       	sbc	r26, r1
    86b8:	b1 09       	sbc	r27, r1
    86ba:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <__data_end>
    86be:	90 93 2f 02 	sts	0x022F, r25	; 0x80022f <__data_end+0x1>
    86c2:	a0 93 30 02 	sts	0x0230, r26	; 0x800230 <__data_end+0x2>
    86c6:	b0 93 31 02 	sts	0x0231, r27	; 0x800231 <__data_end+0x3>
    86ca:	89 2b       	or	r24, r25
    86cc:	8a 2b       	or	r24, r26
    86ce:	8b 2b       	or	r24, r27
    86d0:	11 f4       	brne	.+4      	; 0x86d6 <tmr_ovf_callback+0x4a>
    86d2:	0e 94 46 27 	call	0x4e8c	; 0x4e8c <tmr_enable_cc_interrupt>
    86d6:	80 91 32 02 	lds	r24, 0x0232	; 0x800232 <timer_mul_var>
    86da:	8f 5f       	subi	r24, 0xFF	; 255
    86dc:	80 93 32 02 	sts	0x0232, r24	; 0x800232 <timer_mul_var>
    86e0:	90 91 1e 1d 	lds	r25, 0x1D1E	; 0x801d1e <timer_multiplier>
    86e4:	89 17       	cp	r24, r25
    86e6:	48 f0       	brcs	.+18     	; 0x86fa <tmr_ovf_callback+0x6e>
    86e8:	10 92 32 02 	sts	0x0232, r1	; 0x800232 <timer_mul_var>
    86ec:	e0 91 35 02 	lds	r30, 0x0235	; 0x800235 <common_tc_ovf_callback>
    86f0:	f0 91 36 02 	lds	r31, 0x0236	; 0x800236 <common_tc_ovf_callback+0x1>
    86f4:	30 97       	sbiw	r30, 0x00	; 0
    86f6:	09 f0       	breq	.+2      	; 0x86fa <tmr_ovf_callback+0x6e>
    86f8:	09 95       	icall
    86fa:	08 95       	ret

000086fc <tmr_cca_callback>:
    86fc:	0e 94 36 27 	call	0x4e6c	; 0x4e6c <tmr_disable_cc_interrupt>
    8700:	e0 91 37 02 	lds	r30, 0x0237	; 0x800237 <common_tc_cca_callback>
    8704:	f0 91 38 02 	lds	r31, 0x0238	; 0x800238 <common_tc_cca_callback+0x1>
    8708:	30 97       	sbiw	r30, 0x00	; 0
    870a:	09 f0       	breq	.+2      	; 0x870e <tmr_cca_callback+0x12>
    870c:	09 95       	icall
    870e:	08 95       	ret

00008710 <set_common_tc_overflow_callback>:
    8710:	90 93 36 02 	sts	0x0236, r25	; 0x800236 <common_tc_ovf_callback+0x1>
    8714:	80 93 35 02 	sts	0x0235, r24	; 0x800235 <common_tc_ovf_callback>
    8718:	08 95       	ret

0000871a <set_common_tc_expiry_callback>:
    871a:	90 93 38 02 	sts	0x0238, r25	; 0x800238 <common_tc_cca_callback+0x1>
    871e:	80 93 37 02 	sts	0x0237, r24	; 0x800237 <common_tc_cca_callback>
    8722:	08 95       	ret

00008724 <vfprintf>:
    8724:	2f 92       	push	r2
    8726:	3f 92       	push	r3
    8728:	4f 92       	push	r4
    872a:	5f 92       	push	r5
    872c:	6f 92       	push	r6
    872e:	7f 92       	push	r7
    8730:	8f 92       	push	r8
    8732:	9f 92       	push	r9
    8734:	af 92       	push	r10
    8736:	bf 92       	push	r11
    8738:	cf 92       	push	r12
    873a:	df 92       	push	r13
    873c:	ef 92       	push	r14
    873e:	ff 92       	push	r15
    8740:	0f 93       	push	r16
    8742:	1f 93       	push	r17
    8744:	cf 93       	push	r28
    8746:	df 93       	push	r29
    8748:	cd b7       	in	r28, 0x3d	; 61
    874a:	de b7       	in	r29, 0x3e	; 62
    874c:	60 97       	sbiw	r28, 0x10	; 16
    874e:	0f b6       	in	r0, 0x3f	; 63
    8750:	f8 94       	cli
    8752:	de bf       	out	0x3e, r29	; 62
    8754:	0f be       	out	0x3f, r0	; 63
    8756:	cd bf       	out	0x3d, r28	; 61
    8758:	7c 01       	movw	r14, r24
    875a:	1b 01       	movw	r2, r22
    875c:	6a 01       	movw	r12, r20
    875e:	fc 01       	movw	r30, r24
    8760:	17 82       	std	Z+7, r1	; 0x07
    8762:	16 82       	std	Z+6, r1	; 0x06
    8764:	83 81       	ldd	r24, Z+3	; 0x03
    8766:	81 ff       	sbrs	r24, 1
    8768:	44 c3       	rjmp	.+1672   	; 0x8df2 <vfprintf+0x6ce>
    876a:	9e 01       	movw	r18, r28
    876c:	2f 5f       	subi	r18, 0xFF	; 255
    876e:	3f 4f       	sbci	r19, 0xFF	; 255
    8770:	39 01       	movw	r6, r18
    8772:	f7 01       	movw	r30, r14
    8774:	93 81       	ldd	r25, Z+3	; 0x03
    8776:	f1 01       	movw	r30, r2
    8778:	93 fd       	sbrc	r25, 3
    877a:	85 91       	lpm	r24, Z+
    877c:	93 ff       	sbrs	r25, 3
    877e:	81 91       	ld	r24, Z+
    8780:	1f 01       	movw	r2, r30
    8782:	88 23       	and	r24, r24
    8784:	09 f4       	brne	.+2      	; 0x8788 <vfprintf+0x64>
    8786:	31 c3       	rjmp	.+1634   	; 0x8dea <vfprintf+0x6c6>
    8788:	85 32       	cpi	r24, 0x25	; 37
    878a:	39 f4       	brne	.+14     	; 0x879a <vfprintf+0x76>
    878c:	93 fd       	sbrc	r25, 3
    878e:	85 91       	lpm	r24, Z+
    8790:	93 ff       	sbrs	r25, 3
    8792:	81 91       	ld	r24, Z+
    8794:	1f 01       	movw	r2, r30
    8796:	85 32       	cpi	r24, 0x25	; 37
    8798:	39 f4       	brne	.+14     	; 0x87a8 <vfprintf+0x84>
    879a:	b7 01       	movw	r22, r14
    879c:	90 e0       	ldi	r25, 0x00	; 0
    879e:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    87a2:	56 01       	movw	r10, r12
    87a4:	65 01       	movw	r12, r10
    87a6:	e5 cf       	rjmp	.-54     	; 0x8772 <vfprintf+0x4e>
    87a8:	10 e0       	ldi	r17, 0x00	; 0
    87aa:	51 2c       	mov	r5, r1
    87ac:	91 2c       	mov	r9, r1
    87ae:	ff e1       	ldi	r31, 0x1F	; 31
    87b0:	f9 15       	cp	r31, r9
    87b2:	d8 f0       	brcs	.+54     	; 0x87ea <vfprintf+0xc6>
    87b4:	8b 32       	cpi	r24, 0x2B	; 43
    87b6:	79 f0       	breq	.+30     	; 0x87d6 <vfprintf+0xb2>
    87b8:	38 f4       	brcc	.+14     	; 0x87c8 <vfprintf+0xa4>
    87ba:	80 32       	cpi	r24, 0x20	; 32
    87bc:	79 f0       	breq	.+30     	; 0x87dc <vfprintf+0xb8>
    87be:	83 32       	cpi	r24, 0x23	; 35
    87c0:	a1 f4       	brne	.+40     	; 0x87ea <vfprintf+0xc6>
    87c2:	f9 2d       	mov	r31, r9
    87c4:	f0 61       	ori	r31, 0x10	; 16
    87c6:	2e c0       	rjmp	.+92     	; 0x8824 <vfprintf+0x100>
    87c8:	8d 32       	cpi	r24, 0x2D	; 45
    87ca:	61 f0       	breq	.+24     	; 0x87e4 <vfprintf+0xc0>
    87cc:	80 33       	cpi	r24, 0x30	; 48
    87ce:	69 f4       	brne	.+26     	; 0x87ea <vfprintf+0xc6>
    87d0:	29 2d       	mov	r18, r9
    87d2:	21 60       	ori	r18, 0x01	; 1
    87d4:	2d c0       	rjmp	.+90     	; 0x8830 <vfprintf+0x10c>
    87d6:	39 2d       	mov	r19, r9
    87d8:	32 60       	ori	r19, 0x02	; 2
    87da:	93 2e       	mov	r9, r19
    87dc:	89 2d       	mov	r24, r9
    87de:	84 60       	ori	r24, 0x04	; 4
    87e0:	98 2e       	mov	r9, r24
    87e2:	2a c0       	rjmp	.+84     	; 0x8838 <vfprintf+0x114>
    87e4:	e9 2d       	mov	r30, r9
    87e6:	e8 60       	ori	r30, 0x08	; 8
    87e8:	15 c0       	rjmp	.+42     	; 0x8814 <vfprintf+0xf0>
    87ea:	97 fc       	sbrc	r9, 7
    87ec:	2d c0       	rjmp	.+90     	; 0x8848 <vfprintf+0x124>
    87ee:	20 ed       	ldi	r18, 0xD0	; 208
    87f0:	28 0f       	add	r18, r24
    87f2:	2a 30       	cpi	r18, 0x0A	; 10
    87f4:	88 f4       	brcc	.+34     	; 0x8818 <vfprintf+0xf4>
    87f6:	96 fe       	sbrs	r9, 6
    87f8:	06 c0       	rjmp	.+12     	; 0x8806 <vfprintf+0xe2>
    87fa:	3a e0       	ldi	r19, 0x0A	; 10
    87fc:	13 9f       	mul	r17, r19
    87fe:	20 0d       	add	r18, r0
    8800:	11 24       	eor	r1, r1
    8802:	12 2f       	mov	r17, r18
    8804:	19 c0       	rjmp	.+50     	; 0x8838 <vfprintf+0x114>
    8806:	8a e0       	ldi	r24, 0x0A	; 10
    8808:	58 9e       	mul	r5, r24
    880a:	20 0d       	add	r18, r0
    880c:	11 24       	eor	r1, r1
    880e:	52 2e       	mov	r5, r18
    8810:	e9 2d       	mov	r30, r9
    8812:	e0 62       	ori	r30, 0x20	; 32
    8814:	9e 2e       	mov	r9, r30
    8816:	10 c0       	rjmp	.+32     	; 0x8838 <vfprintf+0x114>
    8818:	8e 32       	cpi	r24, 0x2E	; 46
    881a:	31 f4       	brne	.+12     	; 0x8828 <vfprintf+0x104>
    881c:	96 fc       	sbrc	r9, 6
    881e:	e5 c2       	rjmp	.+1482   	; 0x8dea <vfprintf+0x6c6>
    8820:	f9 2d       	mov	r31, r9
    8822:	f0 64       	ori	r31, 0x40	; 64
    8824:	9f 2e       	mov	r9, r31
    8826:	08 c0       	rjmp	.+16     	; 0x8838 <vfprintf+0x114>
    8828:	8c 36       	cpi	r24, 0x6C	; 108
    882a:	21 f4       	brne	.+8      	; 0x8834 <vfprintf+0x110>
    882c:	29 2d       	mov	r18, r9
    882e:	20 68       	ori	r18, 0x80	; 128
    8830:	92 2e       	mov	r9, r18
    8832:	02 c0       	rjmp	.+4      	; 0x8838 <vfprintf+0x114>
    8834:	88 36       	cpi	r24, 0x68	; 104
    8836:	41 f4       	brne	.+16     	; 0x8848 <vfprintf+0x124>
    8838:	f1 01       	movw	r30, r2
    883a:	93 fd       	sbrc	r25, 3
    883c:	85 91       	lpm	r24, Z+
    883e:	93 ff       	sbrs	r25, 3
    8840:	81 91       	ld	r24, Z+
    8842:	1f 01       	movw	r2, r30
    8844:	81 11       	cpse	r24, r1
    8846:	b3 cf       	rjmp	.-154    	; 0x87ae <vfprintf+0x8a>
    8848:	9b eb       	ldi	r25, 0xBB	; 187
    884a:	98 0f       	add	r25, r24
    884c:	93 30       	cpi	r25, 0x03	; 3
    884e:	20 f4       	brcc	.+8      	; 0x8858 <vfprintf+0x134>
    8850:	99 2d       	mov	r25, r9
    8852:	90 61       	ori	r25, 0x10	; 16
    8854:	80 5e       	subi	r24, 0xE0	; 224
    8856:	07 c0       	rjmp	.+14     	; 0x8866 <vfprintf+0x142>
    8858:	9b e9       	ldi	r25, 0x9B	; 155
    885a:	98 0f       	add	r25, r24
    885c:	93 30       	cpi	r25, 0x03	; 3
    885e:	08 f0       	brcs	.+2      	; 0x8862 <vfprintf+0x13e>
    8860:	66 c1       	rjmp	.+716    	; 0x8b2e <vfprintf+0x40a>
    8862:	99 2d       	mov	r25, r9
    8864:	9f 7e       	andi	r25, 0xEF	; 239
    8866:	96 ff       	sbrs	r25, 6
    8868:	16 e0       	ldi	r17, 0x06	; 6
    886a:	9f 73       	andi	r25, 0x3F	; 63
    886c:	99 2e       	mov	r9, r25
    886e:	85 36       	cpi	r24, 0x65	; 101
    8870:	19 f4       	brne	.+6      	; 0x8878 <vfprintf+0x154>
    8872:	90 64       	ori	r25, 0x40	; 64
    8874:	99 2e       	mov	r9, r25
    8876:	08 c0       	rjmp	.+16     	; 0x8888 <vfprintf+0x164>
    8878:	86 36       	cpi	r24, 0x66	; 102
    887a:	21 f4       	brne	.+8      	; 0x8884 <vfprintf+0x160>
    887c:	39 2f       	mov	r19, r25
    887e:	30 68       	ori	r19, 0x80	; 128
    8880:	93 2e       	mov	r9, r19
    8882:	02 c0       	rjmp	.+4      	; 0x8888 <vfprintf+0x164>
    8884:	11 11       	cpse	r17, r1
    8886:	11 50       	subi	r17, 0x01	; 1
    8888:	97 fe       	sbrs	r9, 7
    888a:	07 c0       	rjmp	.+14     	; 0x889a <vfprintf+0x176>
    888c:	1c 33       	cpi	r17, 0x3C	; 60
    888e:	50 f4       	brcc	.+20     	; 0x88a4 <vfprintf+0x180>
    8890:	44 24       	eor	r4, r4
    8892:	43 94       	inc	r4
    8894:	41 0e       	add	r4, r17
    8896:	27 e0       	ldi	r18, 0x07	; 7
    8898:	0b c0       	rjmp	.+22     	; 0x88b0 <vfprintf+0x18c>
    889a:	18 30       	cpi	r17, 0x08	; 8
    889c:	38 f0       	brcs	.+14     	; 0x88ac <vfprintf+0x188>
    889e:	27 e0       	ldi	r18, 0x07	; 7
    88a0:	17 e0       	ldi	r17, 0x07	; 7
    88a2:	05 c0       	rjmp	.+10     	; 0x88ae <vfprintf+0x18a>
    88a4:	27 e0       	ldi	r18, 0x07	; 7
    88a6:	9c e3       	ldi	r25, 0x3C	; 60
    88a8:	49 2e       	mov	r4, r25
    88aa:	02 c0       	rjmp	.+4      	; 0x88b0 <vfprintf+0x18c>
    88ac:	21 2f       	mov	r18, r17
    88ae:	41 2c       	mov	r4, r1
    88b0:	56 01       	movw	r10, r12
    88b2:	84 e0       	ldi	r24, 0x04	; 4
    88b4:	a8 0e       	add	r10, r24
    88b6:	b1 1c       	adc	r11, r1
    88b8:	f6 01       	movw	r30, r12
    88ba:	60 81       	ld	r22, Z
    88bc:	71 81       	ldd	r23, Z+1	; 0x01
    88be:	82 81       	ldd	r24, Z+2	; 0x02
    88c0:	93 81       	ldd	r25, Z+3	; 0x03
    88c2:	04 2d       	mov	r16, r4
    88c4:	a3 01       	movw	r20, r6
    88c6:	0e 94 02 4c 	call	0x9804	; 0x9804 <__ftoa_engine>
    88ca:	6c 01       	movw	r12, r24
    88cc:	f9 81       	ldd	r31, Y+1	; 0x01
    88ce:	fc 87       	std	Y+12, r31	; 0x0c
    88d0:	f0 ff       	sbrs	r31, 0
    88d2:	02 c0       	rjmp	.+4      	; 0x88d8 <vfprintf+0x1b4>
    88d4:	f3 ff       	sbrs	r31, 3
    88d6:	06 c0       	rjmp	.+12     	; 0x88e4 <vfprintf+0x1c0>
    88d8:	91 fc       	sbrc	r9, 1
    88da:	06 c0       	rjmp	.+12     	; 0x88e8 <vfprintf+0x1c4>
    88dc:	92 fe       	sbrs	r9, 2
    88de:	06 c0       	rjmp	.+12     	; 0x88ec <vfprintf+0x1c8>
    88e0:	00 e2       	ldi	r16, 0x20	; 32
    88e2:	05 c0       	rjmp	.+10     	; 0x88ee <vfprintf+0x1ca>
    88e4:	0d e2       	ldi	r16, 0x2D	; 45
    88e6:	03 c0       	rjmp	.+6      	; 0x88ee <vfprintf+0x1ca>
    88e8:	0b e2       	ldi	r16, 0x2B	; 43
    88ea:	01 c0       	rjmp	.+2      	; 0x88ee <vfprintf+0x1ca>
    88ec:	00 e0       	ldi	r16, 0x00	; 0
    88ee:	8c 85       	ldd	r24, Y+12	; 0x0c
    88f0:	8c 70       	andi	r24, 0x0C	; 12
    88f2:	19 f0       	breq	.+6      	; 0x88fa <vfprintf+0x1d6>
    88f4:	01 11       	cpse	r16, r1
    88f6:	5a c2       	rjmp	.+1204   	; 0x8dac <vfprintf+0x688>
    88f8:	9b c2       	rjmp	.+1334   	; 0x8e30 <vfprintf+0x70c>
    88fa:	97 fe       	sbrs	r9, 7
    88fc:	10 c0       	rjmp	.+32     	; 0x891e <vfprintf+0x1fa>
    88fe:	4c 0c       	add	r4, r12
    8900:	fc 85       	ldd	r31, Y+12	; 0x0c
    8902:	f4 ff       	sbrs	r31, 4
    8904:	04 c0       	rjmp	.+8      	; 0x890e <vfprintf+0x1ea>
    8906:	8a 81       	ldd	r24, Y+2	; 0x02
    8908:	81 33       	cpi	r24, 0x31	; 49
    890a:	09 f4       	brne	.+2      	; 0x890e <vfprintf+0x1ea>
    890c:	4a 94       	dec	r4
    890e:	14 14       	cp	r1, r4
    8910:	74 f5       	brge	.+92     	; 0x896e <vfprintf+0x24a>
    8912:	28 e0       	ldi	r18, 0x08	; 8
    8914:	24 15       	cp	r18, r4
    8916:	78 f5       	brcc	.+94     	; 0x8976 <vfprintf+0x252>
    8918:	88 e0       	ldi	r24, 0x08	; 8
    891a:	48 2e       	mov	r4, r24
    891c:	2c c0       	rjmp	.+88     	; 0x8976 <vfprintf+0x252>
    891e:	96 fc       	sbrc	r9, 6
    8920:	2a c0       	rjmp	.+84     	; 0x8976 <vfprintf+0x252>
    8922:	81 2f       	mov	r24, r17
    8924:	90 e0       	ldi	r25, 0x00	; 0
    8926:	8c 15       	cp	r24, r12
    8928:	9d 05       	cpc	r25, r13
    892a:	9c f0       	brlt	.+38     	; 0x8952 <vfprintf+0x22e>
    892c:	3c ef       	ldi	r19, 0xFC	; 252
    892e:	c3 16       	cp	r12, r19
    8930:	3f ef       	ldi	r19, 0xFF	; 255
    8932:	d3 06       	cpc	r13, r19
    8934:	74 f0       	brlt	.+28     	; 0x8952 <vfprintf+0x22e>
    8936:	89 2d       	mov	r24, r9
    8938:	80 68       	ori	r24, 0x80	; 128
    893a:	98 2e       	mov	r9, r24
    893c:	0a c0       	rjmp	.+20     	; 0x8952 <vfprintf+0x22e>
    893e:	e2 e0       	ldi	r30, 0x02	; 2
    8940:	f0 e0       	ldi	r31, 0x00	; 0
    8942:	ec 0f       	add	r30, r28
    8944:	fd 1f       	adc	r31, r29
    8946:	e1 0f       	add	r30, r17
    8948:	f1 1d       	adc	r31, r1
    894a:	80 81       	ld	r24, Z
    894c:	80 33       	cpi	r24, 0x30	; 48
    894e:	19 f4       	brne	.+6      	; 0x8956 <vfprintf+0x232>
    8950:	11 50       	subi	r17, 0x01	; 1
    8952:	11 11       	cpse	r17, r1
    8954:	f4 cf       	rjmp	.-24     	; 0x893e <vfprintf+0x21a>
    8956:	97 fe       	sbrs	r9, 7
    8958:	0e c0       	rjmp	.+28     	; 0x8976 <vfprintf+0x252>
    895a:	44 24       	eor	r4, r4
    895c:	43 94       	inc	r4
    895e:	41 0e       	add	r4, r17
    8960:	81 2f       	mov	r24, r17
    8962:	90 e0       	ldi	r25, 0x00	; 0
    8964:	c8 16       	cp	r12, r24
    8966:	d9 06       	cpc	r13, r25
    8968:	2c f4       	brge	.+10     	; 0x8974 <vfprintf+0x250>
    896a:	1c 19       	sub	r17, r12
    896c:	04 c0       	rjmp	.+8      	; 0x8976 <vfprintf+0x252>
    896e:	44 24       	eor	r4, r4
    8970:	43 94       	inc	r4
    8972:	01 c0       	rjmp	.+2      	; 0x8976 <vfprintf+0x252>
    8974:	10 e0       	ldi	r17, 0x00	; 0
    8976:	97 fe       	sbrs	r9, 7
    8978:	06 c0       	rjmp	.+12     	; 0x8986 <vfprintf+0x262>
    897a:	1c 14       	cp	r1, r12
    897c:	1d 04       	cpc	r1, r13
    897e:	34 f4       	brge	.+12     	; 0x898c <vfprintf+0x268>
    8980:	c6 01       	movw	r24, r12
    8982:	01 96       	adiw	r24, 0x01	; 1
    8984:	05 c0       	rjmp	.+10     	; 0x8990 <vfprintf+0x26c>
    8986:	85 e0       	ldi	r24, 0x05	; 5
    8988:	90 e0       	ldi	r25, 0x00	; 0
    898a:	02 c0       	rjmp	.+4      	; 0x8990 <vfprintf+0x26c>
    898c:	81 e0       	ldi	r24, 0x01	; 1
    898e:	90 e0       	ldi	r25, 0x00	; 0
    8990:	01 11       	cpse	r16, r1
    8992:	01 96       	adiw	r24, 0x01	; 1
    8994:	11 23       	and	r17, r17
    8996:	31 f0       	breq	.+12     	; 0x89a4 <vfprintf+0x280>
    8998:	21 2f       	mov	r18, r17
    899a:	30 e0       	ldi	r19, 0x00	; 0
    899c:	2f 5f       	subi	r18, 0xFF	; 255
    899e:	3f 4f       	sbci	r19, 0xFF	; 255
    89a0:	82 0f       	add	r24, r18
    89a2:	93 1f       	adc	r25, r19
    89a4:	25 2d       	mov	r18, r5
    89a6:	30 e0       	ldi	r19, 0x00	; 0
    89a8:	82 17       	cp	r24, r18
    89aa:	93 07       	cpc	r25, r19
    89ac:	14 f4       	brge	.+4      	; 0x89b2 <vfprintf+0x28e>
    89ae:	58 1a       	sub	r5, r24
    89b0:	01 c0       	rjmp	.+2      	; 0x89b4 <vfprintf+0x290>
    89b2:	51 2c       	mov	r5, r1
    89b4:	89 2d       	mov	r24, r9
    89b6:	89 70       	andi	r24, 0x09	; 9
    89b8:	49 f4       	brne	.+18     	; 0x89cc <vfprintf+0x2a8>
    89ba:	55 20       	and	r5, r5
    89bc:	39 f0       	breq	.+14     	; 0x89cc <vfprintf+0x2a8>
    89be:	b7 01       	movw	r22, r14
    89c0:	80 e2       	ldi	r24, 0x20	; 32
    89c2:	90 e0       	ldi	r25, 0x00	; 0
    89c4:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    89c8:	5a 94       	dec	r5
    89ca:	f7 cf       	rjmp	.-18     	; 0x89ba <vfprintf+0x296>
    89cc:	00 23       	and	r16, r16
    89ce:	29 f0       	breq	.+10     	; 0x89da <vfprintf+0x2b6>
    89d0:	b7 01       	movw	r22, r14
    89d2:	80 2f       	mov	r24, r16
    89d4:	90 e0       	ldi	r25, 0x00	; 0
    89d6:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    89da:	93 fc       	sbrc	r9, 3
    89dc:	09 c0       	rjmp	.+18     	; 0x89f0 <vfprintf+0x2cc>
    89de:	55 20       	and	r5, r5
    89e0:	39 f0       	breq	.+14     	; 0x89f0 <vfprintf+0x2cc>
    89e2:	b7 01       	movw	r22, r14
    89e4:	80 e3       	ldi	r24, 0x30	; 48
    89e6:	90 e0       	ldi	r25, 0x00	; 0
    89e8:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    89ec:	5a 94       	dec	r5
    89ee:	f7 cf       	rjmp	.-18     	; 0x89de <vfprintf+0x2ba>
    89f0:	97 fe       	sbrs	r9, 7
    89f2:	4c c0       	rjmp	.+152    	; 0x8a8c <vfprintf+0x368>
    89f4:	46 01       	movw	r8, r12
    89f6:	d7 fe       	sbrs	r13, 7
    89f8:	02 c0       	rjmp	.+4      	; 0x89fe <vfprintf+0x2da>
    89fa:	81 2c       	mov	r8, r1
    89fc:	91 2c       	mov	r9, r1
    89fe:	c6 01       	movw	r24, r12
    8a00:	88 19       	sub	r24, r8
    8a02:	99 09       	sbc	r25, r9
    8a04:	f3 01       	movw	r30, r6
    8a06:	e8 0f       	add	r30, r24
    8a08:	f9 1f       	adc	r31, r25
    8a0a:	fe 87       	std	Y+14, r31	; 0x0e
    8a0c:	ed 87       	std	Y+13, r30	; 0x0d
    8a0e:	96 01       	movw	r18, r12
    8a10:	24 19       	sub	r18, r4
    8a12:	31 09       	sbc	r19, r1
    8a14:	38 8b       	std	Y+16, r19	; 0x10
    8a16:	2f 87       	std	Y+15, r18	; 0x0f
    8a18:	01 2f       	mov	r16, r17
    8a1a:	10 e0       	ldi	r17, 0x00	; 0
    8a1c:	11 95       	neg	r17
    8a1e:	01 95       	neg	r16
    8a20:	11 09       	sbc	r17, r1
    8a22:	3f ef       	ldi	r19, 0xFF	; 255
    8a24:	83 16       	cp	r8, r19
    8a26:	93 06       	cpc	r9, r19
    8a28:	29 f4       	brne	.+10     	; 0x8a34 <vfprintf+0x310>
    8a2a:	b7 01       	movw	r22, r14
    8a2c:	8e e2       	ldi	r24, 0x2E	; 46
    8a2e:	90 e0       	ldi	r25, 0x00	; 0
    8a30:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8a34:	c8 14       	cp	r12, r8
    8a36:	d9 04       	cpc	r13, r9
    8a38:	4c f0       	brlt	.+18     	; 0x8a4c <vfprintf+0x328>
    8a3a:	8f 85       	ldd	r24, Y+15	; 0x0f
    8a3c:	98 89       	ldd	r25, Y+16	; 0x10
    8a3e:	88 15       	cp	r24, r8
    8a40:	99 05       	cpc	r25, r9
    8a42:	24 f4       	brge	.+8      	; 0x8a4c <vfprintf+0x328>
    8a44:	ed 85       	ldd	r30, Y+13	; 0x0d
    8a46:	fe 85       	ldd	r31, Y+14	; 0x0e
    8a48:	81 81       	ldd	r24, Z+1	; 0x01
    8a4a:	01 c0       	rjmp	.+2      	; 0x8a4e <vfprintf+0x32a>
    8a4c:	80 e3       	ldi	r24, 0x30	; 48
    8a4e:	f1 e0       	ldi	r31, 0x01	; 1
    8a50:	8f 1a       	sub	r8, r31
    8a52:	91 08       	sbc	r9, r1
    8a54:	2d 85       	ldd	r18, Y+13	; 0x0d
    8a56:	3e 85       	ldd	r19, Y+14	; 0x0e
    8a58:	2f 5f       	subi	r18, 0xFF	; 255
    8a5a:	3f 4f       	sbci	r19, 0xFF	; 255
    8a5c:	3e 87       	std	Y+14, r19	; 0x0e
    8a5e:	2d 87       	std	Y+13, r18	; 0x0d
    8a60:	80 16       	cp	r8, r16
    8a62:	91 06       	cpc	r9, r17
    8a64:	2c f0       	brlt	.+10     	; 0x8a70 <vfprintf+0x34c>
    8a66:	b7 01       	movw	r22, r14
    8a68:	90 e0       	ldi	r25, 0x00	; 0
    8a6a:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8a6e:	d9 cf       	rjmp	.-78     	; 0x8a22 <vfprintf+0x2fe>
    8a70:	c8 14       	cp	r12, r8
    8a72:	d9 04       	cpc	r13, r9
    8a74:	41 f4       	brne	.+16     	; 0x8a86 <vfprintf+0x362>
    8a76:	9a 81       	ldd	r25, Y+2	; 0x02
    8a78:	96 33       	cpi	r25, 0x36	; 54
    8a7a:	20 f4       	brcc	.+8      	; 0x8a84 <vfprintf+0x360>
    8a7c:	95 33       	cpi	r25, 0x35	; 53
    8a7e:	19 f4       	brne	.+6      	; 0x8a86 <vfprintf+0x362>
    8a80:	3c 85       	ldd	r19, Y+12	; 0x0c
    8a82:	34 ff       	sbrs	r19, 4
    8a84:	81 e3       	ldi	r24, 0x31	; 49
    8a86:	b7 01       	movw	r22, r14
    8a88:	90 e0       	ldi	r25, 0x00	; 0
    8a8a:	4e c0       	rjmp	.+156    	; 0x8b28 <vfprintf+0x404>
    8a8c:	8a 81       	ldd	r24, Y+2	; 0x02
    8a8e:	81 33       	cpi	r24, 0x31	; 49
    8a90:	19 f0       	breq	.+6      	; 0x8a98 <vfprintf+0x374>
    8a92:	9c 85       	ldd	r25, Y+12	; 0x0c
    8a94:	9f 7e       	andi	r25, 0xEF	; 239
    8a96:	9c 87       	std	Y+12, r25	; 0x0c
    8a98:	b7 01       	movw	r22, r14
    8a9a:	90 e0       	ldi	r25, 0x00	; 0
    8a9c:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8aa0:	11 11       	cpse	r17, r1
    8aa2:	05 c0       	rjmp	.+10     	; 0x8aae <vfprintf+0x38a>
    8aa4:	94 fc       	sbrc	r9, 4
    8aa6:	18 c0       	rjmp	.+48     	; 0x8ad8 <vfprintf+0x3b4>
    8aa8:	85 e6       	ldi	r24, 0x65	; 101
    8aaa:	90 e0       	ldi	r25, 0x00	; 0
    8aac:	17 c0       	rjmp	.+46     	; 0x8adc <vfprintf+0x3b8>
    8aae:	b7 01       	movw	r22, r14
    8ab0:	8e e2       	ldi	r24, 0x2E	; 46
    8ab2:	90 e0       	ldi	r25, 0x00	; 0
    8ab4:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8ab8:	1e 5f       	subi	r17, 0xFE	; 254
    8aba:	82 e0       	ldi	r24, 0x02	; 2
    8abc:	01 e0       	ldi	r16, 0x01	; 1
    8abe:	08 0f       	add	r16, r24
    8ac0:	f3 01       	movw	r30, r6
    8ac2:	e8 0f       	add	r30, r24
    8ac4:	f1 1d       	adc	r31, r1
    8ac6:	80 81       	ld	r24, Z
    8ac8:	b7 01       	movw	r22, r14
    8aca:	90 e0       	ldi	r25, 0x00	; 0
    8acc:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8ad0:	80 2f       	mov	r24, r16
    8ad2:	01 13       	cpse	r16, r17
    8ad4:	f3 cf       	rjmp	.-26     	; 0x8abc <vfprintf+0x398>
    8ad6:	e6 cf       	rjmp	.-52     	; 0x8aa4 <vfprintf+0x380>
    8ad8:	85 e4       	ldi	r24, 0x45	; 69
    8ada:	90 e0       	ldi	r25, 0x00	; 0
    8adc:	b7 01       	movw	r22, r14
    8ade:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8ae2:	d7 fc       	sbrc	r13, 7
    8ae4:	06 c0       	rjmp	.+12     	; 0x8af2 <vfprintf+0x3ce>
    8ae6:	c1 14       	cp	r12, r1
    8ae8:	d1 04       	cpc	r13, r1
    8aea:	41 f4       	brne	.+16     	; 0x8afc <vfprintf+0x3d8>
    8aec:	ec 85       	ldd	r30, Y+12	; 0x0c
    8aee:	e4 ff       	sbrs	r30, 4
    8af0:	05 c0       	rjmp	.+10     	; 0x8afc <vfprintf+0x3d8>
    8af2:	d1 94       	neg	r13
    8af4:	c1 94       	neg	r12
    8af6:	d1 08       	sbc	r13, r1
    8af8:	8d e2       	ldi	r24, 0x2D	; 45
    8afa:	01 c0       	rjmp	.+2      	; 0x8afe <vfprintf+0x3da>
    8afc:	8b e2       	ldi	r24, 0x2B	; 43
    8afe:	b7 01       	movw	r22, r14
    8b00:	90 e0       	ldi	r25, 0x00	; 0
    8b02:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8b06:	80 e3       	ldi	r24, 0x30	; 48
    8b08:	2a e0       	ldi	r18, 0x0A	; 10
    8b0a:	c2 16       	cp	r12, r18
    8b0c:	d1 04       	cpc	r13, r1
    8b0e:	2c f0       	brlt	.+10     	; 0x8b1a <vfprintf+0x3f6>
    8b10:	8f 5f       	subi	r24, 0xFF	; 255
    8b12:	fa e0       	ldi	r31, 0x0A	; 10
    8b14:	cf 1a       	sub	r12, r31
    8b16:	d1 08       	sbc	r13, r1
    8b18:	f7 cf       	rjmp	.-18     	; 0x8b08 <vfprintf+0x3e4>
    8b1a:	b7 01       	movw	r22, r14
    8b1c:	90 e0       	ldi	r25, 0x00	; 0
    8b1e:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8b22:	b7 01       	movw	r22, r14
    8b24:	c6 01       	movw	r24, r12
    8b26:	c0 96       	adiw	r24, 0x30	; 48
    8b28:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8b2c:	54 c1       	rjmp	.+680    	; 0x8dd6 <vfprintf+0x6b2>
    8b2e:	83 36       	cpi	r24, 0x63	; 99
    8b30:	31 f0       	breq	.+12     	; 0x8b3e <vfprintf+0x41a>
    8b32:	83 37       	cpi	r24, 0x73	; 115
    8b34:	79 f0       	breq	.+30     	; 0x8b54 <vfprintf+0x430>
    8b36:	83 35       	cpi	r24, 0x53	; 83
    8b38:	09 f0       	breq	.+2      	; 0x8b3c <vfprintf+0x418>
    8b3a:	56 c0       	rjmp	.+172    	; 0x8be8 <vfprintf+0x4c4>
    8b3c:	20 c0       	rjmp	.+64     	; 0x8b7e <vfprintf+0x45a>
    8b3e:	56 01       	movw	r10, r12
    8b40:	32 e0       	ldi	r19, 0x02	; 2
    8b42:	a3 0e       	add	r10, r19
    8b44:	b1 1c       	adc	r11, r1
    8b46:	f6 01       	movw	r30, r12
    8b48:	80 81       	ld	r24, Z
    8b4a:	89 83       	std	Y+1, r24	; 0x01
    8b4c:	01 e0       	ldi	r16, 0x01	; 1
    8b4e:	10 e0       	ldi	r17, 0x00	; 0
    8b50:	63 01       	movw	r12, r6
    8b52:	12 c0       	rjmp	.+36     	; 0x8b78 <vfprintf+0x454>
    8b54:	56 01       	movw	r10, r12
    8b56:	f2 e0       	ldi	r31, 0x02	; 2
    8b58:	af 0e       	add	r10, r31
    8b5a:	b1 1c       	adc	r11, r1
    8b5c:	f6 01       	movw	r30, r12
    8b5e:	c0 80       	ld	r12, Z
    8b60:	d1 80       	ldd	r13, Z+1	; 0x01
    8b62:	96 fe       	sbrs	r9, 6
    8b64:	03 c0       	rjmp	.+6      	; 0x8b6c <vfprintf+0x448>
    8b66:	61 2f       	mov	r22, r17
    8b68:	70 e0       	ldi	r23, 0x00	; 0
    8b6a:	02 c0       	rjmp	.+4      	; 0x8b70 <vfprintf+0x44c>
    8b6c:	6f ef       	ldi	r22, 0xFF	; 255
    8b6e:	7f ef       	ldi	r23, 0xFF	; 255
    8b70:	c6 01       	movw	r24, r12
    8b72:	0e 94 f5 4c 	call	0x99ea	; 0x99ea <strnlen>
    8b76:	8c 01       	movw	r16, r24
    8b78:	f9 2d       	mov	r31, r9
    8b7a:	ff 77       	andi	r31, 0x7F	; 127
    8b7c:	14 c0       	rjmp	.+40     	; 0x8ba6 <vfprintf+0x482>
    8b7e:	56 01       	movw	r10, r12
    8b80:	22 e0       	ldi	r18, 0x02	; 2
    8b82:	a2 0e       	add	r10, r18
    8b84:	b1 1c       	adc	r11, r1
    8b86:	f6 01       	movw	r30, r12
    8b88:	c0 80       	ld	r12, Z
    8b8a:	d1 80       	ldd	r13, Z+1	; 0x01
    8b8c:	96 fe       	sbrs	r9, 6
    8b8e:	03 c0       	rjmp	.+6      	; 0x8b96 <vfprintf+0x472>
    8b90:	61 2f       	mov	r22, r17
    8b92:	70 e0       	ldi	r23, 0x00	; 0
    8b94:	02 c0       	rjmp	.+4      	; 0x8b9a <vfprintf+0x476>
    8b96:	6f ef       	ldi	r22, 0xFF	; 255
    8b98:	7f ef       	ldi	r23, 0xFF	; 255
    8b9a:	c6 01       	movw	r24, r12
    8b9c:	0e 94 da 4c 	call	0x99b4	; 0x99b4 <strnlen_P>
    8ba0:	8c 01       	movw	r16, r24
    8ba2:	f9 2d       	mov	r31, r9
    8ba4:	f0 68       	ori	r31, 0x80	; 128
    8ba6:	9f 2e       	mov	r9, r31
    8ba8:	f3 fd       	sbrc	r31, 3
    8baa:	1a c0       	rjmp	.+52     	; 0x8be0 <vfprintf+0x4bc>
    8bac:	85 2d       	mov	r24, r5
    8bae:	90 e0       	ldi	r25, 0x00	; 0
    8bb0:	08 17       	cp	r16, r24
    8bb2:	19 07       	cpc	r17, r25
    8bb4:	a8 f4       	brcc	.+42     	; 0x8be0 <vfprintf+0x4bc>
    8bb6:	b7 01       	movw	r22, r14
    8bb8:	80 e2       	ldi	r24, 0x20	; 32
    8bba:	90 e0       	ldi	r25, 0x00	; 0
    8bbc:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8bc0:	5a 94       	dec	r5
    8bc2:	f4 cf       	rjmp	.-24     	; 0x8bac <vfprintf+0x488>
    8bc4:	f6 01       	movw	r30, r12
    8bc6:	97 fc       	sbrc	r9, 7
    8bc8:	85 91       	lpm	r24, Z+
    8bca:	97 fe       	sbrs	r9, 7
    8bcc:	81 91       	ld	r24, Z+
    8bce:	6f 01       	movw	r12, r30
    8bd0:	b7 01       	movw	r22, r14
    8bd2:	90 e0       	ldi	r25, 0x00	; 0
    8bd4:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8bd8:	51 10       	cpse	r5, r1
    8bda:	5a 94       	dec	r5
    8bdc:	01 50       	subi	r16, 0x01	; 1
    8bde:	11 09       	sbc	r17, r1
    8be0:	01 15       	cp	r16, r1
    8be2:	11 05       	cpc	r17, r1
    8be4:	79 f7       	brne	.-34     	; 0x8bc4 <vfprintf+0x4a0>
    8be6:	f7 c0       	rjmp	.+494    	; 0x8dd6 <vfprintf+0x6b2>
    8be8:	84 36       	cpi	r24, 0x64	; 100
    8bea:	11 f0       	breq	.+4      	; 0x8bf0 <vfprintf+0x4cc>
    8bec:	89 36       	cpi	r24, 0x69	; 105
    8bee:	61 f5       	brne	.+88     	; 0x8c48 <vfprintf+0x524>
    8bf0:	56 01       	movw	r10, r12
    8bf2:	97 fe       	sbrs	r9, 7
    8bf4:	09 c0       	rjmp	.+18     	; 0x8c08 <vfprintf+0x4e4>
    8bf6:	24 e0       	ldi	r18, 0x04	; 4
    8bf8:	a2 0e       	add	r10, r18
    8bfa:	b1 1c       	adc	r11, r1
    8bfc:	f6 01       	movw	r30, r12
    8bfe:	60 81       	ld	r22, Z
    8c00:	71 81       	ldd	r23, Z+1	; 0x01
    8c02:	82 81       	ldd	r24, Z+2	; 0x02
    8c04:	93 81       	ldd	r25, Z+3	; 0x03
    8c06:	0a c0       	rjmp	.+20     	; 0x8c1c <vfprintf+0x4f8>
    8c08:	f2 e0       	ldi	r31, 0x02	; 2
    8c0a:	af 0e       	add	r10, r31
    8c0c:	b1 1c       	adc	r11, r1
    8c0e:	f6 01       	movw	r30, r12
    8c10:	60 81       	ld	r22, Z
    8c12:	71 81       	ldd	r23, Z+1	; 0x01
    8c14:	07 2e       	mov	r0, r23
    8c16:	00 0c       	add	r0, r0
    8c18:	88 0b       	sbc	r24, r24
    8c1a:	99 0b       	sbc	r25, r25
    8c1c:	f9 2d       	mov	r31, r9
    8c1e:	ff 76       	andi	r31, 0x6F	; 111
    8c20:	9f 2e       	mov	r9, r31
    8c22:	97 ff       	sbrs	r25, 7
    8c24:	09 c0       	rjmp	.+18     	; 0x8c38 <vfprintf+0x514>
    8c26:	90 95       	com	r25
    8c28:	80 95       	com	r24
    8c2a:	70 95       	com	r23
    8c2c:	61 95       	neg	r22
    8c2e:	7f 4f       	sbci	r23, 0xFF	; 255
    8c30:	8f 4f       	sbci	r24, 0xFF	; 255
    8c32:	9f 4f       	sbci	r25, 0xFF	; 255
    8c34:	f0 68       	ori	r31, 0x80	; 128
    8c36:	9f 2e       	mov	r9, r31
    8c38:	2a e0       	ldi	r18, 0x0A	; 10
    8c3a:	30 e0       	ldi	r19, 0x00	; 0
    8c3c:	a3 01       	movw	r20, r6
    8c3e:	0e 94 87 4d 	call	0x9b0e	; 0x9b0e <__ultoa_invert>
    8c42:	c8 2e       	mov	r12, r24
    8c44:	c6 18       	sub	r12, r6
    8c46:	3f c0       	rjmp	.+126    	; 0x8cc6 <vfprintf+0x5a2>
    8c48:	09 2d       	mov	r16, r9
    8c4a:	85 37       	cpi	r24, 0x75	; 117
    8c4c:	21 f4       	brne	.+8      	; 0x8c56 <vfprintf+0x532>
    8c4e:	0f 7e       	andi	r16, 0xEF	; 239
    8c50:	2a e0       	ldi	r18, 0x0A	; 10
    8c52:	30 e0       	ldi	r19, 0x00	; 0
    8c54:	1d c0       	rjmp	.+58     	; 0x8c90 <vfprintf+0x56c>
    8c56:	09 7f       	andi	r16, 0xF9	; 249
    8c58:	8f 36       	cpi	r24, 0x6F	; 111
    8c5a:	91 f0       	breq	.+36     	; 0x8c80 <vfprintf+0x55c>
    8c5c:	18 f4       	brcc	.+6      	; 0x8c64 <vfprintf+0x540>
    8c5e:	88 35       	cpi	r24, 0x58	; 88
    8c60:	59 f0       	breq	.+22     	; 0x8c78 <vfprintf+0x554>
    8c62:	c3 c0       	rjmp	.+390    	; 0x8dea <vfprintf+0x6c6>
    8c64:	80 37       	cpi	r24, 0x70	; 112
    8c66:	19 f0       	breq	.+6      	; 0x8c6e <vfprintf+0x54a>
    8c68:	88 37       	cpi	r24, 0x78	; 120
    8c6a:	11 f0       	breq	.+4      	; 0x8c70 <vfprintf+0x54c>
    8c6c:	be c0       	rjmp	.+380    	; 0x8dea <vfprintf+0x6c6>
    8c6e:	00 61       	ori	r16, 0x10	; 16
    8c70:	04 ff       	sbrs	r16, 4
    8c72:	09 c0       	rjmp	.+18     	; 0x8c86 <vfprintf+0x562>
    8c74:	04 60       	ori	r16, 0x04	; 4
    8c76:	07 c0       	rjmp	.+14     	; 0x8c86 <vfprintf+0x562>
    8c78:	94 fe       	sbrs	r9, 4
    8c7a:	08 c0       	rjmp	.+16     	; 0x8c8c <vfprintf+0x568>
    8c7c:	06 60       	ori	r16, 0x06	; 6
    8c7e:	06 c0       	rjmp	.+12     	; 0x8c8c <vfprintf+0x568>
    8c80:	28 e0       	ldi	r18, 0x08	; 8
    8c82:	30 e0       	ldi	r19, 0x00	; 0
    8c84:	05 c0       	rjmp	.+10     	; 0x8c90 <vfprintf+0x56c>
    8c86:	20 e1       	ldi	r18, 0x10	; 16
    8c88:	30 e0       	ldi	r19, 0x00	; 0
    8c8a:	02 c0       	rjmp	.+4      	; 0x8c90 <vfprintf+0x56c>
    8c8c:	20 e1       	ldi	r18, 0x10	; 16
    8c8e:	32 e0       	ldi	r19, 0x02	; 2
    8c90:	56 01       	movw	r10, r12
    8c92:	07 ff       	sbrs	r16, 7
    8c94:	09 c0       	rjmp	.+18     	; 0x8ca8 <vfprintf+0x584>
    8c96:	84 e0       	ldi	r24, 0x04	; 4
    8c98:	a8 0e       	add	r10, r24
    8c9a:	b1 1c       	adc	r11, r1
    8c9c:	f6 01       	movw	r30, r12
    8c9e:	60 81       	ld	r22, Z
    8ca0:	71 81       	ldd	r23, Z+1	; 0x01
    8ca2:	82 81       	ldd	r24, Z+2	; 0x02
    8ca4:	93 81       	ldd	r25, Z+3	; 0x03
    8ca6:	08 c0       	rjmp	.+16     	; 0x8cb8 <vfprintf+0x594>
    8ca8:	f2 e0       	ldi	r31, 0x02	; 2
    8caa:	af 0e       	add	r10, r31
    8cac:	b1 1c       	adc	r11, r1
    8cae:	f6 01       	movw	r30, r12
    8cb0:	60 81       	ld	r22, Z
    8cb2:	71 81       	ldd	r23, Z+1	; 0x01
    8cb4:	80 e0       	ldi	r24, 0x00	; 0
    8cb6:	90 e0       	ldi	r25, 0x00	; 0
    8cb8:	a3 01       	movw	r20, r6
    8cba:	0e 94 87 4d 	call	0x9b0e	; 0x9b0e <__ultoa_invert>
    8cbe:	c8 2e       	mov	r12, r24
    8cc0:	c6 18       	sub	r12, r6
    8cc2:	0f 77       	andi	r16, 0x7F	; 127
    8cc4:	90 2e       	mov	r9, r16
    8cc6:	96 fe       	sbrs	r9, 6
    8cc8:	0b c0       	rjmp	.+22     	; 0x8ce0 <vfprintf+0x5bc>
    8cca:	09 2d       	mov	r16, r9
    8ccc:	0e 7f       	andi	r16, 0xFE	; 254
    8cce:	c1 16       	cp	r12, r17
    8cd0:	50 f4       	brcc	.+20     	; 0x8ce6 <vfprintf+0x5c2>
    8cd2:	94 fe       	sbrs	r9, 4
    8cd4:	0a c0       	rjmp	.+20     	; 0x8cea <vfprintf+0x5c6>
    8cd6:	92 fc       	sbrc	r9, 2
    8cd8:	08 c0       	rjmp	.+16     	; 0x8cea <vfprintf+0x5c6>
    8cda:	09 2d       	mov	r16, r9
    8cdc:	0e 7e       	andi	r16, 0xEE	; 238
    8cde:	05 c0       	rjmp	.+10     	; 0x8cea <vfprintf+0x5c6>
    8ce0:	dc 2c       	mov	r13, r12
    8ce2:	09 2d       	mov	r16, r9
    8ce4:	03 c0       	rjmp	.+6      	; 0x8cec <vfprintf+0x5c8>
    8ce6:	dc 2c       	mov	r13, r12
    8ce8:	01 c0       	rjmp	.+2      	; 0x8cec <vfprintf+0x5c8>
    8cea:	d1 2e       	mov	r13, r17
    8cec:	04 ff       	sbrs	r16, 4
    8cee:	0d c0       	rjmp	.+26     	; 0x8d0a <vfprintf+0x5e6>
    8cf0:	fe 01       	movw	r30, r28
    8cf2:	ec 0d       	add	r30, r12
    8cf4:	f1 1d       	adc	r31, r1
    8cf6:	80 81       	ld	r24, Z
    8cf8:	80 33       	cpi	r24, 0x30	; 48
    8cfa:	11 f4       	brne	.+4      	; 0x8d00 <vfprintf+0x5dc>
    8cfc:	09 7e       	andi	r16, 0xE9	; 233
    8cfe:	09 c0       	rjmp	.+18     	; 0x8d12 <vfprintf+0x5ee>
    8d00:	02 ff       	sbrs	r16, 2
    8d02:	06 c0       	rjmp	.+12     	; 0x8d10 <vfprintf+0x5ec>
    8d04:	d3 94       	inc	r13
    8d06:	d3 94       	inc	r13
    8d08:	04 c0       	rjmp	.+8      	; 0x8d12 <vfprintf+0x5ee>
    8d0a:	80 2f       	mov	r24, r16
    8d0c:	86 78       	andi	r24, 0x86	; 134
    8d0e:	09 f0       	breq	.+2      	; 0x8d12 <vfprintf+0x5ee>
    8d10:	d3 94       	inc	r13
    8d12:	03 fd       	sbrc	r16, 3
    8d14:	11 c0       	rjmp	.+34     	; 0x8d38 <vfprintf+0x614>
    8d16:	00 ff       	sbrs	r16, 0
    8d18:	06 c0       	rjmp	.+12     	; 0x8d26 <vfprintf+0x602>
    8d1a:	1c 2d       	mov	r17, r12
    8d1c:	d5 14       	cp	r13, r5
    8d1e:	80 f4       	brcc	.+32     	; 0x8d40 <vfprintf+0x61c>
    8d20:	15 0d       	add	r17, r5
    8d22:	1d 19       	sub	r17, r13
    8d24:	0d c0       	rjmp	.+26     	; 0x8d40 <vfprintf+0x61c>
    8d26:	d5 14       	cp	r13, r5
    8d28:	58 f4       	brcc	.+22     	; 0x8d40 <vfprintf+0x61c>
    8d2a:	b7 01       	movw	r22, r14
    8d2c:	80 e2       	ldi	r24, 0x20	; 32
    8d2e:	90 e0       	ldi	r25, 0x00	; 0
    8d30:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8d34:	d3 94       	inc	r13
    8d36:	f7 cf       	rjmp	.-18     	; 0x8d26 <vfprintf+0x602>
    8d38:	d5 14       	cp	r13, r5
    8d3a:	10 f4       	brcc	.+4      	; 0x8d40 <vfprintf+0x61c>
    8d3c:	5d 18       	sub	r5, r13
    8d3e:	01 c0       	rjmp	.+2      	; 0x8d42 <vfprintf+0x61e>
    8d40:	51 2c       	mov	r5, r1
    8d42:	04 ff       	sbrs	r16, 4
    8d44:	10 c0       	rjmp	.+32     	; 0x8d66 <vfprintf+0x642>
    8d46:	b7 01       	movw	r22, r14
    8d48:	80 e3       	ldi	r24, 0x30	; 48
    8d4a:	90 e0       	ldi	r25, 0x00	; 0
    8d4c:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8d50:	02 ff       	sbrs	r16, 2
    8d52:	17 c0       	rjmp	.+46     	; 0x8d82 <vfprintf+0x65e>
    8d54:	01 fd       	sbrc	r16, 1
    8d56:	03 c0       	rjmp	.+6      	; 0x8d5e <vfprintf+0x63a>
    8d58:	88 e7       	ldi	r24, 0x78	; 120
    8d5a:	90 e0       	ldi	r25, 0x00	; 0
    8d5c:	02 c0       	rjmp	.+4      	; 0x8d62 <vfprintf+0x63e>
    8d5e:	88 e5       	ldi	r24, 0x58	; 88
    8d60:	90 e0       	ldi	r25, 0x00	; 0
    8d62:	b7 01       	movw	r22, r14
    8d64:	0c c0       	rjmp	.+24     	; 0x8d7e <vfprintf+0x65a>
    8d66:	80 2f       	mov	r24, r16
    8d68:	86 78       	andi	r24, 0x86	; 134
    8d6a:	59 f0       	breq	.+22     	; 0x8d82 <vfprintf+0x65e>
    8d6c:	01 ff       	sbrs	r16, 1
    8d6e:	02 c0       	rjmp	.+4      	; 0x8d74 <vfprintf+0x650>
    8d70:	8b e2       	ldi	r24, 0x2B	; 43
    8d72:	01 c0       	rjmp	.+2      	; 0x8d76 <vfprintf+0x652>
    8d74:	80 e2       	ldi	r24, 0x20	; 32
    8d76:	07 fd       	sbrc	r16, 7
    8d78:	8d e2       	ldi	r24, 0x2D	; 45
    8d7a:	b7 01       	movw	r22, r14
    8d7c:	90 e0       	ldi	r25, 0x00	; 0
    8d7e:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8d82:	c1 16       	cp	r12, r17
    8d84:	38 f4       	brcc	.+14     	; 0x8d94 <vfprintf+0x670>
    8d86:	b7 01       	movw	r22, r14
    8d88:	80 e3       	ldi	r24, 0x30	; 48
    8d8a:	90 e0       	ldi	r25, 0x00	; 0
    8d8c:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8d90:	11 50       	subi	r17, 0x01	; 1
    8d92:	f7 cf       	rjmp	.-18     	; 0x8d82 <vfprintf+0x65e>
    8d94:	ca 94       	dec	r12
    8d96:	f3 01       	movw	r30, r6
    8d98:	ec 0d       	add	r30, r12
    8d9a:	f1 1d       	adc	r31, r1
    8d9c:	80 81       	ld	r24, Z
    8d9e:	b7 01       	movw	r22, r14
    8da0:	90 e0       	ldi	r25, 0x00	; 0
    8da2:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8da6:	c1 10       	cpse	r12, r1
    8da8:	f5 cf       	rjmp	.-22     	; 0x8d94 <vfprintf+0x670>
    8daa:	15 c0       	rjmp	.+42     	; 0x8dd6 <vfprintf+0x6b2>
    8dac:	f4 e0       	ldi	r31, 0x04	; 4
    8dae:	f5 15       	cp	r31, r5
    8db0:	60 f5       	brcc	.+88     	; 0x8e0a <vfprintf+0x6e6>
    8db2:	84 e0       	ldi	r24, 0x04	; 4
    8db4:	58 1a       	sub	r5, r24
    8db6:	93 fe       	sbrs	r9, 3
    8db8:	1f c0       	rjmp	.+62     	; 0x8df8 <vfprintf+0x6d4>
    8dba:	01 11       	cpse	r16, r1
    8dbc:	27 c0       	rjmp	.+78     	; 0x8e0c <vfprintf+0x6e8>
    8dbe:	2c 85       	ldd	r18, Y+12	; 0x0c
    8dc0:	23 ff       	sbrs	r18, 3
    8dc2:	2a c0       	rjmp	.+84     	; 0x8e18 <vfprintf+0x6f4>
    8dc4:	00 e2       	ldi	r16, 0x20	; 32
    8dc6:	11 e0       	ldi	r17, 0x01	; 1
    8dc8:	39 2d       	mov	r19, r9
    8dca:	30 71       	andi	r19, 0x10	; 16
    8dcc:	93 2e       	mov	r9, r19
    8dce:	f8 01       	movw	r30, r16
    8dd0:	84 91       	lpm	r24, Z
    8dd2:	81 11       	cpse	r24, r1
    8dd4:	24 c0       	rjmp	.+72     	; 0x8e1e <vfprintf+0x6fa>
    8dd6:	55 20       	and	r5, r5
    8dd8:	09 f4       	brne	.+2      	; 0x8ddc <vfprintf+0x6b8>
    8dda:	e4 cc       	rjmp	.-1592   	; 0x87a4 <vfprintf+0x80>
    8ddc:	b7 01       	movw	r22, r14
    8dde:	80 e2       	ldi	r24, 0x20	; 32
    8de0:	90 e0       	ldi	r25, 0x00	; 0
    8de2:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8de6:	5a 94       	dec	r5
    8de8:	f6 cf       	rjmp	.-20     	; 0x8dd6 <vfprintf+0x6b2>
    8dea:	f7 01       	movw	r30, r14
    8dec:	86 81       	ldd	r24, Z+6	; 0x06
    8dee:	97 81       	ldd	r25, Z+7	; 0x07
    8df0:	26 c0       	rjmp	.+76     	; 0x8e3e <vfprintf+0x71a>
    8df2:	8f ef       	ldi	r24, 0xFF	; 255
    8df4:	9f ef       	ldi	r25, 0xFF	; 255
    8df6:	23 c0       	rjmp	.+70     	; 0x8e3e <vfprintf+0x71a>
    8df8:	b7 01       	movw	r22, r14
    8dfa:	80 e2       	ldi	r24, 0x20	; 32
    8dfc:	90 e0       	ldi	r25, 0x00	; 0
    8dfe:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8e02:	5a 94       	dec	r5
    8e04:	51 10       	cpse	r5, r1
    8e06:	f8 cf       	rjmp	.-16     	; 0x8df8 <vfprintf+0x6d4>
    8e08:	d8 cf       	rjmp	.-80     	; 0x8dba <vfprintf+0x696>
    8e0a:	51 2c       	mov	r5, r1
    8e0c:	b7 01       	movw	r22, r14
    8e0e:	80 2f       	mov	r24, r16
    8e10:	90 e0       	ldi	r25, 0x00	; 0
    8e12:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8e16:	d3 cf       	rjmp	.-90     	; 0x8dbe <vfprintf+0x69a>
    8e18:	04 e2       	ldi	r16, 0x24	; 36
    8e1a:	11 e0       	ldi	r17, 0x01	; 1
    8e1c:	d5 cf       	rjmp	.-86     	; 0x8dc8 <vfprintf+0x6a4>
    8e1e:	91 10       	cpse	r9, r1
    8e20:	80 52       	subi	r24, 0x20	; 32
    8e22:	b7 01       	movw	r22, r14
    8e24:	90 e0       	ldi	r25, 0x00	; 0
    8e26:	0e 94 4b 4d 	call	0x9a96	; 0x9a96 <fputc>
    8e2a:	0f 5f       	subi	r16, 0xFF	; 255
    8e2c:	1f 4f       	sbci	r17, 0xFF	; 255
    8e2e:	cf cf       	rjmp	.-98     	; 0x8dce <vfprintf+0x6aa>
    8e30:	23 e0       	ldi	r18, 0x03	; 3
    8e32:	25 15       	cp	r18, r5
    8e34:	10 f4       	brcc	.+4      	; 0x8e3a <vfprintf+0x716>
    8e36:	83 e0       	ldi	r24, 0x03	; 3
    8e38:	bd cf       	rjmp	.-134    	; 0x8db4 <vfprintf+0x690>
    8e3a:	51 2c       	mov	r5, r1
    8e3c:	c0 cf       	rjmp	.-128    	; 0x8dbe <vfprintf+0x69a>
    8e3e:	60 96       	adiw	r28, 0x10	; 16
    8e40:	0f b6       	in	r0, 0x3f	; 63
    8e42:	f8 94       	cli
    8e44:	de bf       	out	0x3e, r29	; 62
    8e46:	0f be       	out	0x3f, r0	; 63
    8e48:	cd bf       	out	0x3d, r28	; 61
    8e4a:	df 91       	pop	r29
    8e4c:	cf 91       	pop	r28
    8e4e:	1f 91       	pop	r17
    8e50:	0f 91       	pop	r16
    8e52:	ff 90       	pop	r15
    8e54:	ef 90       	pop	r14
    8e56:	df 90       	pop	r13
    8e58:	cf 90       	pop	r12
    8e5a:	bf 90       	pop	r11
    8e5c:	af 90       	pop	r10
    8e5e:	9f 90       	pop	r9
    8e60:	8f 90       	pop	r8
    8e62:	7f 90       	pop	r7
    8e64:	6f 90       	pop	r6
    8e66:	5f 90       	pop	r5
    8e68:	4f 90       	pop	r4
    8e6a:	3f 90       	pop	r3
    8e6c:	2f 90       	pop	r2
    8e6e:	08 95       	ret

00008e70 <__subsf3>:
    8e70:	50 58       	subi	r21, 0x80	; 128

00008e72 <__addsf3>:
    8e72:	bb 27       	eor	r27, r27
    8e74:	aa 27       	eor	r26, r26
    8e76:	0e 94 50 47 	call	0x8ea0	; 0x8ea0 <__addsf3x>
    8e7a:	0c 94 6f 48 	jmp	0x90de	; 0x90de <__fp_round>
    8e7e:	0e 94 61 48 	call	0x90c2	; 0x90c2 <__fp_pscA>
    8e82:	38 f0       	brcs	.+14     	; 0x8e92 <__addsf3+0x20>
    8e84:	0e 94 68 48 	call	0x90d0	; 0x90d0 <__fp_pscB>
    8e88:	20 f0       	brcs	.+8      	; 0x8e92 <__addsf3+0x20>
    8e8a:	39 f4       	brne	.+14     	; 0x8e9a <__addsf3+0x28>
    8e8c:	9f 3f       	cpi	r25, 0xFF	; 255
    8e8e:	19 f4       	brne	.+6      	; 0x8e96 <__addsf3+0x24>
    8e90:	26 f4       	brtc	.+8      	; 0x8e9a <__addsf3+0x28>
    8e92:	0c 94 5e 48 	jmp	0x90bc	; 0x90bc <__fp_nan>
    8e96:	0e f4       	brtc	.+2      	; 0x8e9a <__addsf3+0x28>
    8e98:	e0 95       	com	r30
    8e9a:	e7 fb       	bst	r30, 7
    8e9c:	0c 94 2f 48 	jmp	0x905e	; 0x905e <__fp_inf>

00008ea0 <__addsf3x>:
    8ea0:	e9 2f       	mov	r30, r25
    8ea2:	0e 94 80 48 	call	0x9100	; 0x9100 <__fp_split3>
    8ea6:	58 f3       	brcs	.-42     	; 0x8e7e <__addsf3+0xc>
    8ea8:	ba 17       	cp	r27, r26
    8eaa:	62 07       	cpc	r22, r18
    8eac:	73 07       	cpc	r23, r19
    8eae:	84 07       	cpc	r24, r20
    8eb0:	95 07       	cpc	r25, r21
    8eb2:	20 f0       	brcs	.+8      	; 0x8ebc <__addsf3x+0x1c>
    8eb4:	79 f4       	brne	.+30     	; 0x8ed4 <__addsf3x+0x34>
    8eb6:	a6 f5       	brtc	.+104    	; 0x8f20 <__addsf3x+0x80>
    8eb8:	0c 94 ba 48 	jmp	0x9174	; 0x9174 <__fp_zero>
    8ebc:	0e f4       	brtc	.+2      	; 0x8ec0 <__addsf3x+0x20>
    8ebe:	e0 95       	com	r30
    8ec0:	0b 2e       	mov	r0, r27
    8ec2:	ba 2f       	mov	r27, r26
    8ec4:	a0 2d       	mov	r26, r0
    8ec6:	0b 01       	movw	r0, r22
    8ec8:	b9 01       	movw	r22, r18
    8eca:	90 01       	movw	r18, r0
    8ecc:	0c 01       	movw	r0, r24
    8ece:	ca 01       	movw	r24, r20
    8ed0:	a0 01       	movw	r20, r0
    8ed2:	11 24       	eor	r1, r1
    8ed4:	ff 27       	eor	r31, r31
    8ed6:	59 1b       	sub	r21, r25
    8ed8:	99 f0       	breq	.+38     	; 0x8f00 <__addsf3x+0x60>
    8eda:	59 3f       	cpi	r21, 0xF9	; 249
    8edc:	50 f4       	brcc	.+20     	; 0x8ef2 <__addsf3x+0x52>
    8ede:	50 3e       	cpi	r21, 0xE0	; 224
    8ee0:	68 f1       	brcs	.+90     	; 0x8f3c <__addsf3x+0x9c>
    8ee2:	1a 16       	cp	r1, r26
    8ee4:	f0 40       	sbci	r31, 0x00	; 0
    8ee6:	a2 2f       	mov	r26, r18
    8ee8:	23 2f       	mov	r18, r19
    8eea:	34 2f       	mov	r19, r20
    8eec:	44 27       	eor	r20, r20
    8eee:	58 5f       	subi	r21, 0xF8	; 248
    8ef0:	f3 cf       	rjmp	.-26     	; 0x8ed8 <__addsf3x+0x38>
    8ef2:	46 95       	lsr	r20
    8ef4:	37 95       	ror	r19
    8ef6:	27 95       	ror	r18
    8ef8:	a7 95       	ror	r26
    8efa:	f0 40       	sbci	r31, 0x00	; 0
    8efc:	53 95       	inc	r21
    8efe:	c9 f7       	brne	.-14     	; 0x8ef2 <__addsf3x+0x52>
    8f00:	7e f4       	brtc	.+30     	; 0x8f20 <__addsf3x+0x80>
    8f02:	1f 16       	cp	r1, r31
    8f04:	ba 0b       	sbc	r27, r26
    8f06:	62 0b       	sbc	r22, r18
    8f08:	73 0b       	sbc	r23, r19
    8f0a:	84 0b       	sbc	r24, r20
    8f0c:	ba f0       	brmi	.+46     	; 0x8f3c <__addsf3x+0x9c>
    8f0e:	91 50       	subi	r25, 0x01	; 1
    8f10:	a1 f0       	breq	.+40     	; 0x8f3a <__addsf3x+0x9a>
    8f12:	ff 0f       	add	r31, r31
    8f14:	bb 1f       	adc	r27, r27
    8f16:	66 1f       	adc	r22, r22
    8f18:	77 1f       	adc	r23, r23
    8f1a:	88 1f       	adc	r24, r24
    8f1c:	c2 f7       	brpl	.-16     	; 0x8f0e <__addsf3x+0x6e>
    8f1e:	0e c0       	rjmp	.+28     	; 0x8f3c <__addsf3x+0x9c>
    8f20:	ba 0f       	add	r27, r26
    8f22:	62 1f       	adc	r22, r18
    8f24:	73 1f       	adc	r23, r19
    8f26:	84 1f       	adc	r24, r20
    8f28:	48 f4       	brcc	.+18     	; 0x8f3c <__addsf3x+0x9c>
    8f2a:	87 95       	ror	r24
    8f2c:	77 95       	ror	r23
    8f2e:	67 95       	ror	r22
    8f30:	b7 95       	ror	r27
    8f32:	f7 95       	ror	r31
    8f34:	9e 3f       	cpi	r25, 0xFE	; 254
    8f36:	08 f0       	brcs	.+2      	; 0x8f3a <__addsf3x+0x9a>
    8f38:	b0 cf       	rjmp	.-160    	; 0x8e9a <__addsf3+0x28>
    8f3a:	93 95       	inc	r25
    8f3c:	88 0f       	add	r24, r24
    8f3e:	08 f0       	brcs	.+2      	; 0x8f42 <__addsf3x+0xa2>
    8f40:	99 27       	eor	r25, r25
    8f42:	ee 0f       	add	r30, r30
    8f44:	97 95       	ror	r25
    8f46:	87 95       	ror	r24
    8f48:	08 95       	ret

00008f4a <ceil>:
    8f4a:	0e 94 a2 48 	call	0x9144	; 0x9144 <__fp_trunc>
    8f4e:	90 f0       	brcs	.+36     	; 0x8f74 <ceil+0x2a>
    8f50:	9f 37       	cpi	r25, 0x7F	; 127
    8f52:	48 f4       	brcc	.+18     	; 0x8f66 <ceil+0x1c>
    8f54:	91 11       	cpse	r25, r1
    8f56:	16 f4       	brtc	.+4      	; 0x8f5c <ceil+0x12>
    8f58:	0c 94 bb 48 	jmp	0x9176	; 0x9176 <__fp_szero>
    8f5c:	60 e0       	ldi	r22, 0x00	; 0
    8f5e:	70 e0       	ldi	r23, 0x00	; 0
    8f60:	80 e8       	ldi	r24, 0x80	; 128
    8f62:	9f e3       	ldi	r25, 0x3F	; 63
    8f64:	08 95       	ret
    8f66:	26 f0       	brts	.+8      	; 0x8f70 <ceil+0x26>
    8f68:	1b 16       	cp	r1, r27
    8f6a:	61 1d       	adc	r22, r1
    8f6c:	71 1d       	adc	r23, r1
    8f6e:	81 1d       	adc	r24, r1
    8f70:	0c 94 35 48 	jmp	0x906a	; 0x906a <__fp_mintl>
    8f74:	0c 94 50 48 	jmp	0x90a0	; 0x90a0 <__fp_mpack>

00008f78 <__fixsfsi>:
    8f78:	0e 94 c3 47 	call	0x8f86	; 0x8f86 <__fixunssfsi>
    8f7c:	68 94       	set
    8f7e:	b1 11       	cpse	r27, r1
    8f80:	0c 94 bb 48 	jmp	0x9176	; 0x9176 <__fp_szero>
    8f84:	08 95       	ret

00008f86 <__fixunssfsi>:
    8f86:	0e 94 88 48 	call	0x9110	; 0x9110 <__fp_splitA>
    8f8a:	88 f0       	brcs	.+34     	; 0x8fae <__fixunssfsi+0x28>
    8f8c:	9f 57       	subi	r25, 0x7F	; 127
    8f8e:	98 f0       	brcs	.+38     	; 0x8fb6 <__fixunssfsi+0x30>
    8f90:	b9 2f       	mov	r27, r25
    8f92:	99 27       	eor	r25, r25
    8f94:	b7 51       	subi	r27, 0x17	; 23
    8f96:	b0 f0       	brcs	.+44     	; 0x8fc4 <__fixunssfsi+0x3e>
    8f98:	e1 f0       	breq	.+56     	; 0x8fd2 <__fixunssfsi+0x4c>
    8f9a:	66 0f       	add	r22, r22
    8f9c:	77 1f       	adc	r23, r23
    8f9e:	88 1f       	adc	r24, r24
    8fa0:	99 1f       	adc	r25, r25
    8fa2:	1a f0       	brmi	.+6      	; 0x8faa <__fixunssfsi+0x24>
    8fa4:	ba 95       	dec	r27
    8fa6:	c9 f7       	brne	.-14     	; 0x8f9a <__fixunssfsi+0x14>
    8fa8:	14 c0       	rjmp	.+40     	; 0x8fd2 <__fixunssfsi+0x4c>
    8faa:	b1 30       	cpi	r27, 0x01	; 1
    8fac:	91 f0       	breq	.+36     	; 0x8fd2 <__fixunssfsi+0x4c>
    8fae:	0e 94 ba 48 	call	0x9174	; 0x9174 <__fp_zero>
    8fb2:	b1 e0       	ldi	r27, 0x01	; 1
    8fb4:	08 95       	ret
    8fb6:	0c 94 ba 48 	jmp	0x9174	; 0x9174 <__fp_zero>
    8fba:	67 2f       	mov	r22, r23
    8fbc:	78 2f       	mov	r23, r24
    8fbe:	88 27       	eor	r24, r24
    8fc0:	b8 5f       	subi	r27, 0xF8	; 248
    8fc2:	39 f0       	breq	.+14     	; 0x8fd2 <__fixunssfsi+0x4c>
    8fc4:	b9 3f       	cpi	r27, 0xF9	; 249
    8fc6:	cc f3       	brlt	.-14     	; 0x8fba <__fixunssfsi+0x34>
    8fc8:	86 95       	lsr	r24
    8fca:	77 95       	ror	r23
    8fcc:	67 95       	ror	r22
    8fce:	b3 95       	inc	r27
    8fd0:	d9 f7       	brne	.-10     	; 0x8fc8 <__fixunssfsi+0x42>
    8fd2:	3e f4       	brtc	.+14     	; 0x8fe2 <__fixunssfsi+0x5c>
    8fd4:	90 95       	com	r25
    8fd6:	80 95       	com	r24
    8fd8:	70 95       	com	r23
    8fda:	61 95       	neg	r22
    8fdc:	7f 4f       	sbci	r23, 0xFF	; 255
    8fde:	8f 4f       	sbci	r24, 0xFF	; 255
    8fe0:	9f 4f       	sbci	r25, 0xFF	; 255
    8fe2:	08 95       	ret

00008fe4 <__floatunsisf>:
    8fe4:	e8 94       	clt
    8fe6:	09 c0       	rjmp	.+18     	; 0x8ffa <__floatsisf+0x12>

00008fe8 <__floatsisf>:
    8fe8:	97 fb       	bst	r25, 7
    8fea:	3e f4       	brtc	.+14     	; 0x8ffa <__floatsisf+0x12>
    8fec:	90 95       	com	r25
    8fee:	80 95       	com	r24
    8ff0:	70 95       	com	r23
    8ff2:	61 95       	neg	r22
    8ff4:	7f 4f       	sbci	r23, 0xFF	; 255
    8ff6:	8f 4f       	sbci	r24, 0xFF	; 255
    8ff8:	9f 4f       	sbci	r25, 0xFF	; 255
    8ffa:	99 23       	and	r25, r25
    8ffc:	a9 f0       	breq	.+42     	; 0x9028 <__floatsisf+0x40>
    8ffe:	f9 2f       	mov	r31, r25
    9000:	96 e9       	ldi	r25, 0x96	; 150
    9002:	bb 27       	eor	r27, r27
    9004:	93 95       	inc	r25
    9006:	f6 95       	lsr	r31
    9008:	87 95       	ror	r24
    900a:	77 95       	ror	r23
    900c:	67 95       	ror	r22
    900e:	b7 95       	ror	r27
    9010:	f1 11       	cpse	r31, r1
    9012:	f8 cf       	rjmp	.-16     	; 0x9004 <__floatsisf+0x1c>
    9014:	fa f4       	brpl	.+62     	; 0x9054 <__floatsisf+0x6c>
    9016:	bb 0f       	add	r27, r27
    9018:	11 f4       	brne	.+4      	; 0x901e <__floatsisf+0x36>
    901a:	60 ff       	sbrs	r22, 0
    901c:	1b c0       	rjmp	.+54     	; 0x9054 <__floatsisf+0x6c>
    901e:	6f 5f       	subi	r22, 0xFF	; 255
    9020:	7f 4f       	sbci	r23, 0xFF	; 255
    9022:	8f 4f       	sbci	r24, 0xFF	; 255
    9024:	9f 4f       	sbci	r25, 0xFF	; 255
    9026:	16 c0       	rjmp	.+44     	; 0x9054 <__floatsisf+0x6c>
    9028:	88 23       	and	r24, r24
    902a:	11 f0       	breq	.+4      	; 0x9030 <__floatsisf+0x48>
    902c:	96 e9       	ldi	r25, 0x96	; 150
    902e:	11 c0       	rjmp	.+34     	; 0x9052 <__floatsisf+0x6a>
    9030:	77 23       	and	r23, r23
    9032:	21 f0       	breq	.+8      	; 0x903c <__floatsisf+0x54>
    9034:	9e e8       	ldi	r25, 0x8E	; 142
    9036:	87 2f       	mov	r24, r23
    9038:	76 2f       	mov	r23, r22
    903a:	05 c0       	rjmp	.+10     	; 0x9046 <__floatsisf+0x5e>
    903c:	66 23       	and	r22, r22
    903e:	71 f0       	breq	.+28     	; 0x905c <__floatsisf+0x74>
    9040:	96 e8       	ldi	r25, 0x86	; 134
    9042:	86 2f       	mov	r24, r22
    9044:	70 e0       	ldi	r23, 0x00	; 0
    9046:	60 e0       	ldi	r22, 0x00	; 0
    9048:	2a f0       	brmi	.+10     	; 0x9054 <__floatsisf+0x6c>
    904a:	9a 95       	dec	r25
    904c:	66 0f       	add	r22, r22
    904e:	77 1f       	adc	r23, r23
    9050:	88 1f       	adc	r24, r24
    9052:	da f7       	brpl	.-10     	; 0x904a <__floatsisf+0x62>
    9054:	88 0f       	add	r24, r24
    9056:	96 95       	lsr	r25
    9058:	87 95       	ror	r24
    905a:	97 f9       	bld	r25, 7
    905c:	08 95       	ret

0000905e <__fp_inf>:
    905e:	97 f9       	bld	r25, 7
    9060:	9f 67       	ori	r25, 0x7F	; 127
    9062:	80 e8       	ldi	r24, 0x80	; 128
    9064:	70 e0       	ldi	r23, 0x00	; 0
    9066:	60 e0       	ldi	r22, 0x00	; 0
    9068:	08 95       	ret

0000906a <__fp_mintl>:
    906a:	88 23       	and	r24, r24
    906c:	71 f4       	brne	.+28     	; 0x908a <__fp_mintl+0x20>
    906e:	77 23       	and	r23, r23
    9070:	21 f0       	breq	.+8      	; 0x907a <__fp_mintl+0x10>
    9072:	98 50       	subi	r25, 0x08	; 8
    9074:	87 2b       	or	r24, r23
    9076:	76 2f       	mov	r23, r22
    9078:	07 c0       	rjmp	.+14     	; 0x9088 <__fp_mintl+0x1e>
    907a:	66 23       	and	r22, r22
    907c:	11 f4       	brne	.+4      	; 0x9082 <__fp_mintl+0x18>
    907e:	99 27       	eor	r25, r25
    9080:	0d c0       	rjmp	.+26     	; 0x909c <__fp_mintl+0x32>
    9082:	90 51       	subi	r25, 0x10	; 16
    9084:	86 2b       	or	r24, r22
    9086:	70 e0       	ldi	r23, 0x00	; 0
    9088:	60 e0       	ldi	r22, 0x00	; 0
    908a:	2a f0       	brmi	.+10     	; 0x9096 <__fp_mintl+0x2c>
    908c:	9a 95       	dec	r25
    908e:	66 0f       	add	r22, r22
    9090:	77 1f       	adc	r23, r23
    9092:	88 1f       	adc	r24, r24
    9094:	da f7       	brpl	.-10     	; 0x908c <__fp_mintl+0x22>
    9096:	88 0f       	add	r24, r24
    9098:	96 95       	lsr	r25
    909a:	87 95       	ror	r24
    909c:	97 f9       	bld	r25, 7
    909e:	08 95       	ret

000090a0 <__fp_mpack>:
    90a0:	9f 3f       	cpi	r25, 0xFF	; 255
    90a2:	31 f0       	breq	.+12     	; 0x90b0 <__fp_mpack_finite+0xc>

000090a4 <__fp_mpack_finite>:
    90a4:	91 50       	subi	r25, 0x01	; 1
    90a6:	20 f4       	brcc	.+8      	; 0x90b0 <__fp_mpack_finite+0xc>
    90a8:	87 95       	ror	r24
    90aa:	77 95       	ror	r23
    90ac:	67 95       	ror	r22
    90ae:	b7 95       	ror	r27
    90b0:	88 0f       	add	r24, r24
    90b2:	91 1d       	adc	r25, r1
    90b4:	96 95       	lsr	r25
    90b6:	87 95       	ror	r24
    90b8:	97 f9       	bld	r25, 7
    90ba:	08 95       	ret

000090bc <__fp_nan>:
    90bc:	9f ef       	ldi	r25, 0xFF	; 255
    90be:	80 ec       	ldi	r24, 0xC0	; 192
    90c0:	08 95       	ret

000090c2 <__fp_pscA>:
    90c2:	00 24       	eor	r0, r0
    90c4:	0a 94       	dec	r0
    90c6:	16 16       	cp	r1, r22
    90c8:	17 06       	cpc	r1, r23
    90ca:	18 06       	cpc	r1, r24
    90cc:	09 06       	cpc	r0, r25
    90ce:	08 95       	ret

000090d0 <__fp_pscB>:
    90d0:	00 24       	eor	r0, r0
    90d2:	0a 94       	dec	r0
    90d4:	12 16       	cp	r1, r18
    90d6:	13 06       	cpc	r1, r19
    90d8:	14 06       	cpc	r1, r20
    90da:	05 06       	cpc	r0, r21
    90dc:	08 95       	ret

000090de <__fp_round>:
    90de:	09 2e       	mov	r0, r25
    90e0:	03 94       	inc	r0
    90e2:	00 0c       	add	r0, r0
    90e4:	11 f4       	brne	.+4      	; 0x90ea <__fp_round+0xc>
    90e6:	88 23       	and	r24, r24
    90e8:	52 f0       	brmi	.+20     	; 0x90fe <__fp_round+0x20>
    90ea:	bb 0f       	add	r27, r27
    90ec:	40 f4       	brcc	.+16     	; 0x90fe <__fp_round+0x20>
    90ee:	bf 2b       	or	r27, r31
    90f0:	11 f4       	brne	.+4      	; 0x90f6 <__fp_round+0x18>
    90f2:	60 ff       	sbrs	r22, 0
    90f4:	04 c0       	rjmp	.+8      	; 0x90fe <__fp_round+0x20>
    90f6:	6f 5f       	subi	r22, 0xFF	; 255
    90f8:	7f 4f       	sbci	r23, 0xFF	; 255
    90fa:	8f 4f       	sbci	r24, 0xFF	; 255
    90fc:	9f 4f       	sbci	r25, 0xFF	; 255
    90fe:	08 95       	ret

00009100 <__fp_split3>:
    9100:	57 fd       	sbrc	r21, 7
    9102:	90 58       	subi	r25, 0x80	; 128
    9104:	44 0f       	add	r20, r20
    9106:	55 1f       	adc	r21, r21
    9108:	59 f0       	breq	.+22     	; 0x9120 <__fp_splitA+0x10>
    910a:	5f 3f       	cpi	r21, 0xFF	; 255
    910c:	71 f0       	breq	.+28     	; 0x912a <__fp_splitA+0x1a>
    910e:	47 95       	ror	r20

00009110 <__fp_splitA>:
    9110:	88 0f       	add	r24, r24
    9112:	97 fb       	bst	r25, 7
    9114:	99 1f       	adc	r25, r25
    9116:	61 f0       	breq	.+24     	; 0x9130 <__fp_splitA+0x20>
    9118:	9f 3f       	cpi	r25, 0xFF	; 255
    911a:	79 f0       	breq	.+30     	; 0x913a <__fp_splitA+0x2a>
    911c:	87 95       	ror	r24
    911e:	08 95       	ret
    9120:	12 16       	cp	r1, r18
    9122:	13 06       	cpc	r1, r19
    9124:	14 06       	cpc	r1, r20
    9126:	55 1f       	adc	r21, r21
    9128:	f2 cf       	rjmp	.-28     	; 0x910e <__fp_split3+0xe>
    912a:	46 95       	lsr	r20
    912c:	f1 df       	rcall	.-30     	; 0x9110 <__fp_splitA>
    912e:	08 c0       	rjmp	.+16     	; 0x9140 <__fp_splitA+0x30>
    9130:	16 16       	cp	r1, r22
    9132:	17 06       	cpc	r1, r23
    9134:	18 06       	cpc	r1, r24
    9136:	99 1f       	adc	r25, r25
    9138:	f1 cf       	rjmp	.-30     	; 0x911c <__fp_splitA+0xc>
    913a:	86 95       	lsr	r24
    913c:	71 05       	cpc	r23, r1
    913e:	61 05       	cpc	r22, r1
    9140:	08 94       	sec
    9142:	08 95       	ret

00009144 <__fp_trunc>:
    9144:	0e 94 88 48 	call	0x9110	; 0x9110 <__fp_splitA>
    9148:	a0 f0       	brcs	.+40     	; 0x9172 <__fp_trunc+0x2e>
    914a:	be e7       	ldi	r27, 0x7E	; 126
    914c:	b9 17       	cp	r27, r25
    914e:	88 f4       	brcc	.+34     	; 0x9172 <__fp_trunc+0x2e>
    9150:	bb 27       	eor	r27, r27
    9152:	9f 38       	cpi	r25, 0x8F	; 143
    9154:	60 f4       	brcc	.+24     	; 0x916e <__fp_trunc+0x2a>
    9156:	16 16       	cp	r1, r22
    9158:	b1 1d       	adc	r27, r1
    915a:	67 2f       	mov	r22, r23
    915c:	78 2f       	mov	r23, r24
    915e:	88 27       	eor	r24, r24
    9160:	98 5f       	subi	r25, 0xF8	; 248
    9162:	f7 cf       	rjmp	.-18     	; 0x9152 <__fp_trunc+0xe>
    9164:	86 95       	lsr	r24
    9166:	77 95       	ror	r23
    9168:	67 95       	ror	r22
    916a:	b1 1d       	adc	r27, r1
    916c:	93 95       	inc	r25
    916e:	96 39       	cpi	r25, 0x96	; 150
    9170:	c8 f3       	brcs	.-14     	; 0x9164 <__fp_trunc+0x20>
    9172:	08 95       	ret

00009174 <__fp_zero>:
    9174:	e8 94       	clt

00009176 <__fp_szero>:
    9176:	bb 27       	eor	r27, r27
    9178:	66 27       	eor	r22, r22
    917a:	77 27       	eor	r23, r23
    917c:	cb 01       	movw	r24, r22
    917e:	97 f9       	bld	r25, 7
    9180:	08 95       	ret

00009182 <__mulsf3>:
    9182:	0e 94 d4 48 	call	0x91a8	; 0x91a8 <__mulsf3x>
    9186:	0c 94 6f 48 	jmp	0x90de	; 0x90de <__fp_round>
    918a:	0e 94 61 48 	call	0x90c2	; 0x90c2 <__fp_pscA>
    918e:	38 f0       	brcs	.+14     	; 0x919e <__mulsf3+0x1c>
    9190:	0e 94 68 48 	call	0x90d0	; 0x90d0 <__fp_pscB>
    9194:	20 f0       	brcs	.+8      	; 0x919e <__mulsf3+0x1c>
    9196:	95 23       	and	r25, r21
    9198:	11 f0       	breq	.+4      	; 0x919e <__mulsf3+0x1c>
    919a:	0c 94 2f 48 	jmp	0x905e	; 0x905e <__fp_inf>
    919e:	0c 94 5e 48 	jmp	0x90bc	; 0x90bc <__fp_nan>
    91a2:	11 24       	eor	r1, r1
    91a4:	0c 94 bb 48 	jmp	0x9176	; 0x9176 <__fp_szero>

000091a8 <__mulsf3x>:
    91a8:	0e 94 80 48 	call	0x9100	; 0x9100 <__fp_split3>
    91ac:	70 f3       	brcs	.-36     	; 0x918a <__mulsf3+0x8>

000091ae <__mulsf3_pse>:
    91ae:	95 9f       	mul	r25, r21
    91b0:	c1 f3       	breq	.-16     	; 0x91a2 <__mulsf3+0x20>
    91b2:	95 0f       	add	r25, r21
    91b4:	50 e0       	ldi	r21, 0x00	; 0
    91b6:	55 1f       	adc	r21, r21
    91b8:	62 9f       	mul	r22, r18
    91ba:	f0 01       	movw	r30, r0
    91bc:	72 9f       	mul	r23, r18
    91be:	bb 27       	eor	r27, r27
    91c0:	f0 0d       	add	r31, r0
    91c2:	b1 1d       	adc	r27, r1
    91c4:	63 9f       	mul	r22, r19
    91c6:	aa 27       	eor	r26, r26
    91c8:	f0 0d       	add	r31, r0
    91ca:	b1 1d       	adc	r27, r1
    91cc:	aa 1f       	adc	r26, r26
    91ce:	64 9f       	mul	r22, r20
    91d0:	66 27       	eor	r22, r22
    91d2:	b0 0d       	add	r27, r0
    91d4:	a1 1d       	adc	r26, r1
    91d6:	66 1f       	adc	r22, r22
    91d8:	82 9f       	mul	r24, r18
    91da:	22 27       	eor	r18, r18
    91dc:	b0 0d       	add	r27, r0
    91de:	a1 1d       	adc	r26, r1
    91e0:	62 1f       	adc	r22, r18
    91e2:	73 9f       	mul	r23, r19
    91e4:	b0 0d       	add	r27, r0
    91e6:	a1 1d       	adc	r26, r1
    91e8:	62 1f       	adc	r22, r18
    91ea:	83 9f       	mul	r24, r19
    91ec:	a0 0d       	add	r26, r0
    91ee:	61 1d       	adc	r22, r1
    91f0:	22 1f       	adc	r18, r18
    91f2:	74 9f       	mul	r23, r20
    91f4:	33 27       	eor	r19, r19
    91f6:	a0 0d       	add	r26, r0
    91f8:	61 1d       	adc	r22, r1
    91fa:	23 1f       	adc	r18, r19
    91fc:	84 9f       	mul	r24, r20
    91fe:	60 0d       	add	r22, r0
    9200:	21 1d       	adc	r18, r1
    9202:	82 2f       	mov	r24, r18
    9204:	76 2f       	mov	r23, r22
    9206:	6a 2f       	mov	r22, r26
    9208:	11 24       	eor	r1, r1
    920a:	9f 57       	subi	r25, 0x7F	; 127
    920c:	50 40       	sbci	r21, 0x00	; 0
    920e:	9a f0       	brmi	.+38     	; 0x9236 <__mulsf3_pse+0x88>
    9210:	f1 f0       	breq	.+60     	; 0x924e <__mulsf3_pse+0xa0>
    9212:	88 23       	and	r24, r24
    9214:	4a f0       	brmi	.+18     	; 0x9228 <__mulsf3_pse+0x7a>
    9216:	ee 0f       	add	r30, r30
    9218:	ff 1f       	adc	r31, r31
    921a:	bb 1f       	adc	r27, r27
    921c:	66 1f       	adc	r22, r22
    921e:	77 1f       	adc	r23, r23
    9220:	88 1f       	adc	r24, r24
    9222:	91 50       	subi	r25, 0x01	; 1
    9224:	50 40       	sbci	r21, 0x00	; 0
    9226:	a9 f7       	brne	.-22     	; 0x9212 <__mulsf3_pse+0x64>
    9228:	9e 3f       	cpi	r25, 0xFE	; 254
    922a:	51 05       	cpc	r21, r1
    922c:	80 f0       	brcs	.+32     	; 0x924e <__mulsf3_pse+0xa0>
    922e:	0c 94 2f 48 	jmp	0x905e	; 0x905e <__fp_inf>
    9232:	0c 94 bb 48 	jmp	0x9176	; 0x9176 <__fp_szero>
    9236:	5f 3f       	cpi	r21, 0xFF	; 255
    9238:	e4 f3       	brlt	.-8      	; 0x9232 <__mulsf3_pse+0x84>
    923a:	98 3e       	cpi	r25, 0xE8	; 232
    923c:	d4 f3       	brlt	.-12     	; 0x9232 <__mulsf3_pse+0x84>
    923e:	86 95       	lsr	r24
    9240:	77 95       	ror	r23
    9242:	67 95       	ror	r22
    9244:	b7 95       	ror	r27
    9246:	f7 95       	ror	r31
    9248:	e7 95       	ror	r30
    924a:	9f 5f       	subi	r25, 0xFF	; 255
    924c:	c1 f7       	brne	.-16     	; 0x923e <__mulsf3_pse+0x90>
    924e:	fe 2b       	or	r31, r30
    9250:	88 0f       	add	r24, r24
    9252:	91 1d       	adc	r25, r1
    9254:	96 95       	lsr	r25
    9256:	87 95       	ror	r24
    9258:	97 f9       	bld	r25, 7
    925a:	08 95       	ret

0000925c <__udivmodhi4>:
    925c:	aa 1b       	sub	r26, r26
    925e:	bb 1b       	sub	r27, r27
    9260:	51 e1       	ldi	r21, 0x11	; 17
    9262:	07 c0       	rjmp	.+14     	; 0x9272 <__udivmodhi4_ep>

00009264 <__udivmodhi4_loop>:
    9264:	aa 1f       	adc	r26, r26
    9266:	bb 1f       	adc	r27, r27
    9268:	a6 17       	cp	r26, r22
    926a:	b7 07       	cpc	r27, r23
    926c:	10 f0       	brcs	.+4      	; 0x9272 <__udivmodhi4_ep>
    926e:	a6 1b       	sub	r26, r22
    9270:	b7 0b       	sbc	r27, r23

00009272 <__udivmodhi4_ep>:
    9272:	88 1f       	adc	r24, r24
    9274:	99 1f       	adc	r25, r25
    9276:	5a 95       	dec	r21
    9278:	a9 f7       	brne	.-22     	; 0x9264 <__udivmodhi4_loop>
    927a:	80 95       	com	r24
    927c:	90 95       	com	r25
    927e:	bc 01       	movw	r22, r24
    9280:	cd 01       	movw	r24, r26
    9282:	08 95       	ret

00009284 <__udivmodsi4>:
    9284:	a1 e2       	ldi	r26, 0x21	; 33
    9286:	1a 2e       	mov	r1, r26
    9288:	aa 1b       	sub	r26, r26
    928a:	bb 1b       	sub	r27, r27
    928c:	fd 01       	movw	r30, r26
    928e:	0d c0       	rjmp	.+26     	; 0x92aa <__udivmodsi4_ep>

00009290 <__udivmodsi4_loop>:
    9290:	aa 1f       	adc	r26, r26
    9292:	bb 1f       	adc	r27, r27
    9294:	ee 1f       	adc	r30, r30
    9296:	ff 1f       	adc	r31, r31
    9298:	a2 17       	cp	r26, r18
    929a:	b3 07       	cpc	r27, r19
    929c:	e4 07       	cpc	r30, r20
    929e:	f5 07       	cpc	r31, r21
    92a0:	20 f0       	brcs	.+8      	; 0x92aa <__udivmodsi4_ep>
    92a2:	a2 1b       	sub	r26, r18
    92a4:	b3 0b       	sbc	r27, r19
    92a6:	e4 0b       	sbc	r30, r20
    92a8:	f5 0b       	sbc	r31, r21

000092aa <__udivmodsi4_ep>:
    92aa:	66 1f       	adc	r22, r22
    92ac:	77 1f       	adc	r23, r23
    92ae:	88 1f       	adc	r24, r24
    92b0:	99 1f       	adc	r25, r25
    92b2:	1a 94       	dec	r1
    92b4:	69 f7       	brne	.-38     	; 0x9290 <__udivmodsi4_loop>
    92b6:	60 95       	com	r22
    92b8:	70 95       	com	r23
    92ba:	80 95       	com	r24
    92bc:	90 95       	com	r25
    92be:	9b 01       	movw	r18, r22
    92c0:	ac 01       	movw	r20, r24
    92c2:	bd 01       	movw	r22, r26
    92c4:	cf 01       	movw	r24, r30
    92c6:	08 95       	ret

000092c8 <__umulhisi3>:
    92c8:	a2 9f       	mul	r26, r18
    92ca:	b0 01       	movw	r22, r0
    92cc:	b3 9f       	mul	r27, r19
    92ce:	c0 01       	movw	r24, r0
    92d0:	a3 9f       	mul	r26, r19
    92d2:	70 0d       	add	r23, r0
    92d4:	81 1d       	adc	r24, r1
    92d6:	11 24       	eor	r1, r1
    92d8:	91 1d       	adc	r25, r1
    92da:	b2 9f       	mul	r27, r18
    92dc:	70 0d       	add	r23, r0
    92de:	81 1d       	adc	r24, r1
    92e0:	11 24       	eor	r1, r1
    92e2:	91 1d       	adc	r25, r1
    92e4:	08 95       	ret

000092e6 <__adddi3_s8>:
    92e6:	00 24       	eor	r0, r0
    92e8:	a7 fd       	sbrc	r26, 7
    92ea:	00 94       	com	r0
    92ec:	2a 0f       	add	r18, r26
    92ee:	30 1d       	adc	r19, r0
    92f0:	40 1d       	adc	r20, r0
    92f2:	50 1d       	adc	r21, r0
    92f4:	60 1d       	adc	r22, r0
    92f6:	70 1d       	adc	r23, r0
    92f8:	80 1d       	adc	r24, r0
    92fa:	90 1d       	adc	r25, r0
    92fc:	08 95       	ret

000092fe <__subdi3>:
    92fe:	2a 19       	sub	r18, r10
    9300:	3b 09       	sbc	r19, r11
    9302:	4c 09       	sbc	r20, r12
    9304:	5d 09       	sbc	r21, r13
    9306:	6e 09       	sbc	r22, r14
    9308:	7f 09       	sbc	r23, r15
    930a:	80 0b       	sbc	r24, r16
    930c:	91 0b       	sbc	r25, r17
    930e:	08 95       	ret

00009310 <__cmpdi2_s8>:
    9310:	00 24       	eor	r0, r0
    9312:	a7 fd       	sbrc	r26, 7
    9314:	00 94       	com	r0
    9316:	2a 17       	cp	r18, r26
    9318:	30 05       	cpc	r19, r0
    931a:	40 05       	cpc	r20, r0
    931c:	50 05       	cpc	r21, r0
    931e:	60 05       	cpc	r22, r0
    9320:	70 05       	cpc	r23, r0
    9322:	80 05       	cpc	r24, r0
    9324:	90 05       	cpc	r25, r0
    9326:	08 95       	ret

00009328 <swapfunc>:
    9328:	dc 01       	movw	r26, r24
    932a:	fb 01       	movw	r30, r22
    932c:	8c 91       	ld	r24, X
    932e:	90 81       	ld	r25, Z
    9330:	9d 93       	st	X+, r25
    9332:	81 93       	st	Z+, r24
    9334:	41 50       	subi	r20, 0x01	; 1
    9336:	51 09       	sbc	r21, r1
    9338:	14 16       	cp	r1, r20
    933a:	15 06       	cpc	r1, r21
    933c:	bc f3       	brlt	.-18     	; 0x932c <swapfunc+0x4>
    933e:	08 95       	ret

00009340 <med3>:
    9340:	cf 92       	push	r12
    9342:	df 92       	push	r13
    9344:	ef 92       	push	r14
    9346:	ff 92       	push	r15
    9348:	0f 93       	push	r16
    934a:	1f 93       	push	r17
    934c:	cf 93       	push	r28
    934e:	df 93       	push	r29
    9350:	7c 01       	movw	r14, r24
    9352:	6b 01       	movw	r12, r22
    9354:	d4 2f       	mov	r29, r20
    9356:	c5 2f       	mov	r28, r21
    9358:	89 01       	movw	r16, r18
    935a:	f9 01       	movw	r30, r18
    935c:	09 95       	icall
    935e:	6d 2f       	mov	r22, r29
    9360:	7c 2f       	mov	r23, r28
    9362:	97 ff       	sbrs	r25, 7
    9364:	10 c0       	rjmp	.+32     	; 0x9386 <med3+0x46>
    9366:	c6 01       	movw	r24, r12
    9368:	f8 01       	movw	r30, r16
    936a:	09 95       	icall
    936c:	97 ff       	sbrs	r25, 7
    936e:	02 c0       	rjmp	.+4      	; 0x9374 <med3+0x34>
    9370:	c6 01       	movw	r24, r12
    9372:	18 c0       	rjmp	.+48     	; 0x93a4 <med3+0x64>
    9374:	6d 2f       	mov	r22, r29
    9376:	7c 2f       	mov	r23, r28
    9378:	c7 01       	movw	r24, r14
    937a:	f8 01       	movw	r30, r16
    937c:	09 95       	icall
    937e:	97 fd       	sbrc	r25, 7
    9380:	0f c0       	rjmp	.+30     	; 0x93a0 <med3+0x60>
    9382:	c7 01       	movw	r24, r14
    9384:	0f c0       	rjmp	.+30     	; 0x93a4 <med3+0x64>
    9386:	c6 01       	movw	r24, r12
    9388:	f8 01       	movw	r30, r16
    938a:	09 95       	icall
    938c:	18 16       	cp	r1, r24
    938e:	19 06       	cpc	r1, r25
    9390:	7c f3       	brlt	.-34     	; 0x9370 <med3+0x30>
    9392:	6d 2f       	mov	r22, r29
    9394:	7c 2f       	mov	r23, r28
    9396:	c7 01       	movw	r24, r14
    9398:	f8 01       	movw	r30, r16
    939a:	09 95       	icall
    939c:	97 fd       	sbrc	r25, 7
    939e:	f1 cf       	rjmp	.-30     	; 0x9382 <med3+0x42>
    93a0:	8d 2f       	mov	r24, r29
    93a2:	9c 2f       	mov	r25, r28
    93a4:	df 91       	pop	r29
    93a6:	cf 91       	pop	r28
    93a8:	1f 91       	pop	r17
    93aa:	0f 91       	pop	r16
    93ac:	ff 90       	pop	r15
    93ae:	ef 90       	pop	r14
    93b0:	df 90       	pop	r13
    93b2:	cf 90       	pop	r12
    93b4:	08 95       	ret

000093b6 <qsort>:
    93b6:	2f 92       	push	r2
    93b8:	3f 92       	push	r3
    93ba:	4f 92       	push	r4
    93bc:	5f 92       	push	r5
    93be:	6f 92       	push	r6
    93c0:	7f 92       	push	r7
    93c2:	8f 92       	push	r8
    93c4:	9f 92       	push	r9
    93c6:	af 92       	push	r10
    93c8:	bf 92       	push	r11
    93ca:	cf 92       	push	r12
    93cc:	df 92       	push	r13
    93ce:	ef 92       	push	r14
    93d0:	ff 92       	push	r15
    93d2:	0f 93       	push	r16
    93d4:	1f 93       	push	r17
    93d6:	cf 93       	push	r28
    93d8:	df 93       	push	r29
    93da:	cd b7       	in	r28, 0x3d	; 61
    93dc:	de b7       	in	r29, 0x3e	; 62
    93de:	2a 97       	sbiw	r28, 0x0a	; 10
    93e0:	0f b6       	in	r0, 0x3f	; 63
    93e2:	f8 94       	cli
    93e4:	de bf       	out	0x3e, r29	; 62
    93e6:	0f be       	out	0x3f, r0	; 63
    93e8:	cd bf       	out	0x3d, r28	; 61
    93ea:	8c 01       	movw	r16, r24
    93ec:	7b 01       	movw	r14, r22
    93ee:	5a 87       	std	Y+10, r21	; 0x0a
    93f0:	49 87       	std	Y+9, r20	; 0x09
    93f2:	69 01       	movw	r12, r18
    93f4:	29 85       	ldd	r18, Y+9	; 0x09
    93f6:	3a 85       	ldd	r19, Y+10	; 0x0a
    93f8:	20 0f       	add	r18, r16
    93fa:	31 1f       	adc	r19, r17
    93fc:	3a 83       	std	Y+2, r19	; 0x02
    93fe:	29 83       	std	Y+1, r18	; 0x01
    9400:	37 e0       	ldi	r19, 0x07	; 7
    9402:	e3 16       	cp	r14, r19
    9404:	f1 04       	cpc	r15, r1
    9406:	70 f5       	brcc	.+92     	; 0x9464 <qsort+0xae>
    9408:	69 80       	ldd	r6, Y+1	; 0x01
    940a:	7a 80       	ldd	r7, Y+2	; 0x02
    940c:	49 85       	ldd	r20, Y+9	; 0x09
    940e:	5a 85       	ldd	r21, Y+10	; 0x0a
    9410:	e4 9e       	mul	r14, r20
    9412:	50 01       	movw	r10, r0
    9414:	e5 9e       	mul	r14, r21
    9416:	b0 0c       	add	r11, r0
    9418:	f4 9e       	mul	r15, r20
    941a:	b0 0c       	add	r11, r0
    941c:	11 24       	eor	r1, r1
    941e:	a0 0e       	add	r10, r16
    9420:	b1 1e       	adc	r11, r17
    9422:	6a 14       	cp	r6, r10
    9424:	7b 04       	cpc	r7, r11
    9426:	08 f0       	brcs	.+2      	; 0x942a <qsort+0x74>
    9428:	7a c1       	rjmp	.+756    	; 0x971e <qsort+0x368>
    942a:	73 01       	movw	r14, r6
    942c:	0e 15       	cp	r16, r14
    942e:	1f 05       	cpc	r17, r15
    9430:	28 f0       	brcs	.+10     	; 0x943c <qsort+0x86>
    9432:	89 85       	ldd	r24, Y+9	; 0x09
    9434:	9a 85       	ldd	r25, Y+10	; 0x0a
    9436:	68 0e       	add	r6, r24
    9438:	79 1e       	adc	r7, r25
    943a:	f3 cf       	rjmp	.-26     	; 0x9422 <qsort+0x6c>
    943c:	47 01       	movw	r8, r14
    943e:	e9 85       	ldd	r30, Y+9	; 0x09
    9440:	fa 85       	ldd	r31, Y+10	; 0x0a
    9442:	8e 1a       	sub	r8, r30
    9444:	9f 0a       	sbc	r9, r31
    9446:	b7 01       	movw	r22, r14
    9448:	c4 01       	movw	r24, r8
    944a:	f6 01       	movw	r30, r12
    944c:	09 95       	icall
    944e:	18 16       	cp	r1, r24
    9450:	19 06       	cpc	r1, r25
    9452:	7c f7       	brge	.-34     	; 0x9432 <qsort+0x7c>
    9454:	49 85       	ldd	r20, Y+9	; 0x09
    9456:	5a 85       	ldd	r21, Y+10	; 0x0a
    9458:	b4 01       	movw	r22, r8
    945a:	c7 01       	movw	r24, r14
    945c:	0e 94 94 49 	call	0x9328	; 0x9328 <swapfunc>
    9460:	74 01       	movw	r14, r8
    9462:	e4 cf       	rjmp	.-56     	; 0x942c <qsort+0x76>
    9464:	c7 01       	movw	r24, r14
    9466:	96 95       	lsr	r25
    9468:	87 95       	ror	r24
    946a:	29 85       	ldd	r18, Y+9	; 0x09
    946c:	3a 85       	ldd	r19, Y+10	; 0x0a
    946e:	82 9f       	mul	r24, r18
    9470:	50 01       	movw	r10, r0
    9472:	83 9f       	mul	r24, r19
    9474:	b0 0c       	add	r11, r0
    9476:	92 9f       	mul	r25, r18
    9478:	b0 0c       	add	r11, r0
    947a:	11 24       	eor	r1, r1
    947c:	a0 0e       	add	r10, r16
    947e:	b1 1e       	adc	r11, r17
    9480:	a7 01       	movw	r20, r14
    9482:	41 50       	subi	r20, 0x01	; 1
    9484:	51 09       	sbc	r21, r1
    9486:	5c 83       	std	Y+4, r21	; 0x04
    9488:	4b 83       	std	Y+3, r20	; 0x03
    948a:	57 e0       	ldi	r21, 0x07	; 7
    948c:	e5 16       	cp	r14, r21
    948e:	f1 04       	cpc	r15, r1
    9490:	09 f4       	brne	.+2      	; 0x9494 <qsort+0xde>
    9492:	4c c0       	rjmp	.+152    	; 0x952c <qsort+0x176>
    9494:	8b 81       	ldd	r24, Y+3	; 0x03
    9496:	9c 81       	ldd	r25, Y+4	; 0x04
    9498:	82 9f       	mul	r24, r18
    949a:	30 01       	movw	r6, r0
    949c:	83 9f       	mul	r24, r19
    949e:	70 0c       	add	r7, r0
    94a0:	92 9f       	mul	r25, r18
    94a2:	70 0c       	add	r7, r0
    94a4:	11 24       	eor	r1, r1
    94a6:	60 0e       	add	r6, r16
    94a8:	71 1e       	adc	r7, r17
    94aa:	99 e2       	ldi	r25, 0x29	; 41
    94ac:	e9 16       	cp	r14, r25
    94ae:	f1 04       	cpc	r15, r1
    94b0:	a8 f1       	brcs	.+106    	; 0x951c <qsort+0x166>
    94b2:	c7 01       	movw	r24, r14
    94b4:	43 e0       	ldi	r20, 0x03	; 3
    94b6:	96 95       	lsr	r25
    94b8:	87 95       	ror	r24
    94ba:	4a 95       	dec	r20
    94bc:	e1 f7       	brne	.-8      	; 0x94b6 <qsort+0x100>
    94be:	82 9f       	mul	r24, r18
    94c0:	40 01       	movw	r8, r0
    94c2:	83 9f       	mul	r24, r19
    94c4:	90 0c       	add	r9, r0
    94c6:	92 9f       	mul	r25, r18
    94c8:	90 0c       	add	r9, r0
    94ca:	11 24       	eor	r1, r1
    94cc:	14 01       	movw	r2, r8
    94ce:	22 0c       	add	r2, r2
    94d0:	33 1c       	adc	r3, r3
    94d2:	a8 01       	movw	r20, r16
    94d4:	42 0d       	add	r20, r2
    94d6:	53 1d       	adc	r21, r3
    94d8:	b8 01       	movw	r22, r16
    94da:	68 0d       	add	r22, r8
    94dc:	79 1d       	adc	r23, r9
    94de:	96 01       	movw	r18, r12
    94e0:	c8 01       	movw	r24, r16
    94e2:	0e 94 a0 49 	call	0x9340	; 0x9340 <med3>
    94e6:	2c 01       	movw	r4, r24
    94e8:	a5 01       	movw	r20, r10
    94ea:	48 0d       	add	r20, r8
    94ec:	59 1d       	adc	r21, r9
    94ee:	91 94       	neg	r9
    94f0:	81 94       	neg	r8
    94f2:	91 08       	sbc	r9, r1
    94f4:	96 01       	movw	r18, r12
    94f6:	b5 01       	movw	r22, r10
    94f8:	c5 01       	movw	r24, r10
    94fa:	88 0d       	add	r24, r8
    94fc:	99 1d       	adc	r25, r9
    94fe:	0e 94 a0 49 	call	0x9340	; 0x9340 <med3>
    9502:	5c 01       	movw	r10, r24
    9504:	b3 01       	movw	r22, r6
    9506:	68 0d       	add	r22, r8
    9508:	79 1d       	adc	r23, r9
    950a:	96 01       	movw	r18, r12
    950c:	a3 01       	movw	r20, r6
    950e:	c3 01       	movw	r24, r6
    9510:	82 19       	sub	r24, r2
    9512:	93 09       	sbc	r25, r3
    9514:	0e 94 a0 49 	call	0x9340	; 0x9340 <med3>
    9518:	3c 01       	movw	r6, r24
    951a:	01 c0       	rjmp	.+2      	; 0x951e <qsort+0x168>
    951c:	28 01       	movw	r4, r16
    951e:	96 01       	movw	r18, r12
    9520:	a3 01       	movw	r20, r6
    9522:	b5 01       	movw	r22, r10
    9524:	c2 01       	movw	r24, r4
    9526:	0e 94 a0 49 	call	0x9340	; 0x9340 <med3>
    952a:	5c 01       	movw	r10, r24
    952c:	49 85       	ldd	r20, Y+9	; 0x09
    952e:	5a 85       	ldd	r21, Y+10	; 0x0a
    9530:	b5 01       	movw	r22, r10
    9532:	c8 01       	movw	r24, r16
    9534:	0e 94 94 49 	call	0x9328	; 0x9328 <swapfunc>
    9538:	69 80       	ldd	r6, Y+1	; 0x01
    953a:	7a 80       	ldd	r7, Y+2	; 0x02
    953c:	2b 81       	ldd	r18, Y+3	; 0x03
    953e:	3c 81       	ldd	r19, Y+4	; 0x04
    9540:	49 85       	ldd	r20, Y+9	; 0x09
    9542:	5a 85       	ldd	r21, Y+10	; 0x0a
    9544:	24 9f       	mul	r18, r20
    9546:	f0 01       	movw	r30, r0
    9548:	25 9f       	mul	r18, r21
    954a:	f0 0d       	add	r31, r0
    954c:	34 9f       	mul	r19, r20
    954e:	f0 0d       	add	r31, r0
    9550:	11 24       	eor	r1, r1
    9552:	fe 83       	std	Y+6, r31	; 0x06
    9554:	ed 83       	std	Y+5, r30	; 0x05
    9556:	5f 01       	movw	r10, r30
    9558:	a0 0e       	add	r10, r16
    955a:	b1 1e       	adc	r11, r17
    955c:	46 0d       	add	r20, r6
    955e:	57 1d       	adc	r21, r7
    9560:	5c 83       	std	Y+4, r21	; 0x04
    9562:	4b 83       	std	Y+3, r20	; 0x03
    9564:	25 01       	movw	r4, r10
    9566:	13 01       	movw	r2, r6
    9568:	1a 82       	std	Y+2, r1	; 0x02
    956a:	19 82       	std	Y+1, r1	; 0x01
    956c:	8b 80       	ldd	r8, Y+3	; 0x03
    956e:	9c 80       	ldd	r9, Y+4	; 0x04
    9570:	89 85       	ldd	r24, Y+9	; 0x09
    9572:	9a 85       	ldd	r25, Y+10	; 0x0a
    9574:	88 1a       	sub	r8, r24
    9576:	99 0a       	sbc	r9, r25
    9578:	a8 14       	cp	r10, r8
    957a:	b9 04       	cpc	r11, r9
    957c:	08 f4       	brcc	.+2      	; 0x9580 <qsort+0x1ca>
    957e:	50 c0       	rjmp	.+160    	; 0x9620 <qsort+0x26a>
    9580:	b8 01       	movw	r22, r16
    9582:	c4 01       	movw	r24, r8
    9584:	f6 01       	movw	r30, r12
    9586:	09 95       	icall
    9588:	18 16       	cp	r1, r24
    958a:	19 06       	cpc	r1, r25
    958c:	c4 f1       	brlt	.+112    	; 0x95fe <qsort+0x248>
    958e:	89 2b       	or	r24, r25
    9590:	71 f4       	brne	.+28     	; 0x95ae <qsort+0x1f8>
    9592:	49 85       	ldd	r20, Y+9	; 0x09
    9594:	5a 85       	ldd	r21, Y+10	; 0x0a
    9596:	b4 01       	movw	r22, r8
    9598:	c1 01       	movw	r24, r2
    959a:	0e 94 94 49 	call	0x9328	; 0x9328 <swapfunc>
    959e:	89 85       	ldd	r24, Y+9	; 0x09
    95a0:	9a 85       	ldd	r25, Y+10	; 0x0a
    95a2:	28 0e       	add	r2, r24
    95a4:	39 1e       	adc	r3, r25
    95a6:	e1 e0       	ldi	r30, 0x01	; 1
    95a8:	f0 e0       	ldi	r31, 0x00	; 0
    95aa:	fa 83       	std	Y+2, r31	; 0x02
    95ac:	e9 83       	std	Y+1, r30	; 0x01
    95ae:	2b 81       	ldd	r18, Y+3	; 0x03
    95b0:	3c 81       	ldd	r19, Y+4	; 0x04
    95b2:	49 85       	ldd	r20, Y+9	; 0x09
    95b4:	5a 85       	ldd	r21, Y+10	; 0x0a
    95b6:	24 0f       	add	r18, r20
    95b8:	35 1f       	adc	r19, r21
    95ba:	3c 83       	std	Y+4, r19	; 0x04
    95bc:	2b 83       	std	Y+3, r18	; 0x03
    95be:	d6 cf       	rjmp	.-84     	; 0x956c <qsort+0x1b6>
    95c0:	b8 01       	movw	r22, r16
    95c2:	c5 01       	movw	r24, r10
    95c4:	f6 01       	movw	r30, r12
    95c6:	09 95       	icall
    95c8:	95 01       	movw	r18, r10
    95ca:	49 85       	ldd	r20, Y+9	; 0x09
    95cc:	5a 85       	ldd	r21, Y+10	; 0x0a
    95ce:	24 1b       	sub	r18, r20
    95d0:	35 0b       	sbc	r19, r21
    95d2:	38 87       	std	Y+8, r19	; 0x08
    95d4:	2f 83       	std	Y+7, r18	; 0x07
    95d6:	97 fd       	sbrc	r25, 7
    95d8:	16 c0       	rjmp	.+44     	; 0x9606 <qsort+0x250>
    95da:	89 2b       	or	r24, r25
    95dc:	71 f4       	brne	.+28     	; 0x95fa <qsort+0x244>
    95de:	49 85       	ldd	r20, Y+9	; 0x09
    95e0:	5a 85       	ldd	r21, Y+10	; 0x0a
    95e2:	b2 01       	movw	r22, r4
    95e4:	c5 01       	movw	r24, r10
    95e6:	0e 94 94 49 	call	0x9328	; 0x9328 <swapfunc>
    95ea:	29 85       	ldd	r18, Y+9	; 0x09
    95ec:	3a 85       	ldd	r19, Y+10	; 0x0a
    95ee:	42 1a       	sub	r4, r18
    95f0:	53 0a       	sbc	r5, r19
    95f2:	41 e0       	ldi	r20, 0x01	; 1
    95f4:	50 e0       	ldi	r21, 0x00	; 0
    95f6:	5a 83       	std	Y+2, r21	; 0x02
    95f8:	49 83       	std	Y+1, r20	; 0x01
    95fa:	af 80       	ldd	r10, Y+7	; 0x07
    95fc:	b8 84       	ldd	r11, Y+8	; 0x08
    95fe:	a8 14       	cp	r10, r8
    9600:	b9 04       	cpc	r11, r9
    9602:	f0 f6       	brcc	.-68     	; 0x95c0 <qsort+0x20a>
    9604:	0d c0       	rjmp	.+26     	; 0x9620 <qsort+0x26a>
    9606:	49 85       	ldd	r20, Y+9	; 0x09
    9608:	5a 85       	ldd	r21, Y+10	; 0x0a
    960a:	b5 01       	movw	r22, r10
    960c:	c4 01       	movw	r24, r8
    960e:	0e 94 94 49 	call	0x9328	; 0x9328 <swapfunc>
    9612:	af 80       	ldd	r10, Y+7	; 0x07
    9614:	b8 84       	ldd	r11, Y+8	; 0x08
    9616:	41 e0       	ldi	r20, 0x01	; 1
    9618:	50 e0       	ldi	r21, 0x00	; 0
    961a:	5a 83       	std	Y+2, r21	; 0x02
    961c:	49 83       	std	Y+1, r20	; 0x01
    961e:	c7 cf       	rjmp	.-114    	; 0x95ae <qsort+0x1f8>
    9620:	89 81       	ldd	r24, Y+1	; 0x01
    9622:	9a 81       	ldd	r25, Y+2	; 0x02
    9624:	89 2b       	or	r24, r25
    9626:	09 f4       	brne	.+2      	; 0x962a <qsort+0x274>
    9628:	4f c0       	rjmp	.+158    	; 0x96c8 <qsort+0x312>
    962a:	6d 80       	ldd	r6, Y+5	; 0x05
    962c:	7e 80       	ldd	r7, Y+6	; 0x06
    962e:	29 85       	ldd	r18, Y+9	; 0x09
    9630:	3a 85       	ldd	r19, Y+10	; 0x0a
    9632:	62 0e       	add	r6, r18
    9634:	73 1e       	adc	r7, r19
    9636:	60 0e       	add	r6, r16
    9638:	71 1e       	adc	r7, r17
    963a:	74 01       	movw	r14, r8
    963c:	e2 18       	sub	r14, r2
    963e:	f3 08       	sbc	r15, r3
    9640:	a1 01       	movw	r20, r2
    9642:	40 1b       	sub	r20, r16
    9644:	51 0b       	sbc	r21, r17
    9646:	e4 16       	cp	r14, r20
    9648:	f5 06       	cpc	r15, r21
    964a:	0c f4       	brge	.+2      	; 0x964e <qsort+0x298>
    964c:	a7 01       	movw	r20, r14
    964e:	14 16       	cp	r1, r20
    9650:	15 06       	cpc	r1, r21
    9652:	34 f4       	brge	.+12     	; 0x9660 <qsort+0x2aa>
    9654:	b4 01       	movw	r22, r8
    9656:	64 1b       	sub	r22, r20
    9658:	75 0b       	sbc	r23, r21
    965a:	c8 01       	movw	r24, r16
    965c:	0e 94 94 49 	call	0x9328	; 0x9328 <swapfunc>
    9660:	a2 01       	movw	r20, r4
    9662:	4a 19       	sub	r20, r10
    9664:	5b 09       	sbc	r21, r11
    9666:	5a 01       	movw	r10, r20
    9668:	a3 01       	movw	r20, r6
    966a:	44 19       	sub	r20, r4
    966c:	55 09       	sbc	r21, r5
    966e:	89 85       	ldd	r24, Y+9	; 0x09
    9670:	9a 85       	ldd	r25, Y+10	; 0x0a
    9672:	48 1b       	sub	r20, r24
    9674:	59 0b       	sbc	r21, r25
    9676:	a4 16       	cp	r10, r20
    9678:	b5 06       	cpc	r11, r21
    967a:	08 f4       	brcc	.+2      	; 0x967e <qsort+0x2c8>
    967c:	a5 01       	movw	r20, r10
    967e:	14 16       	cp	r1, r20
    9680:	15 06       	cpc	r1, r21
    9682:	34 f4       	brge	.+12     	; 0x9690 <qsort+0x2da>
    9684:	b3 01       	movw	r22, r6
    9686:	64 1b       	sub	r22, r20
    9688:	75 0b       	sbc	r23, r21
    968a:	c4 01       	movw	r24, r8
    968c:	0e 94 94 49 	call	0x9328	; 0x9328 <swapfunc>
    9690:	e9 85       	ldd	r30, Y+9	; 0x09
    9692:	fa 85       	ldd	r31, Y+10	; 0x0a
    9694:	ee 15       	cp	r30, r14
    9696:	ff 05       	cpc	r31, r15
    9698:	48 f4       	brcc	.+18     	; 0x96ac <qsort+0x2f6>
    969a:	c7 01       	movw	r24, r14
    969c:	bf 01       	movw	r22, r30
    969e:	0e 94 2e 49 	call	0x925c	; 0x925c <__udivmodhi4>
    96a2:	96 01       	movw	r18, r12
    96a4:	af 01       	movw	r20, r30
    96a6:	c8 01       	movw	r24, r16
    96a8:	0e 94 db 49 	call	0x93b6	; 0x93b6 <qsort>
    96ac:	29 85       	ldd	r18, Y+9	; 0x09
    96ae:	3a 85       	ldd	r19, Y+10	; 0x0a
    96b0:	2a 15       	cp	r18, r10
    96b2:	3b 05       	cpc	r19, r11
    96b4:	a0 f5       	brcc	.+104    	; 0x971e <qsort+0x368>
    96b6:	83 01       	movw	r16, r6
    96b8:	0a 19       	sub	r16, r10
    96ba:	1b 09       	sbc	r17, r11
    96bc:	c5 01       	movw	r24, r10
    96be:	b9 01       	movw	r22, r18
    96c0:	0e 94 2e 49 	call	0x925c	; 0x925c <__udivmodhi4>
    96c4:	7b 01       	movw	r14, r22
    96c6:	96 ce       	rjmp	.-724    	; 0x93f4 <qsort+0x3e>
    96c8:	e9 85       	ldd	r30, Y+9	; 0x09
    96ca:	fa 85       	ldd	r31, Y+10	; 0x0a
    96cc:	ee 9e       	mul	r14, r30
    96ce:	50 01       	movw	r10, r0
    96d0:	ef 9e       	mul	r14, r31
    96d2:	b0 0c       	add	r11, r0
    96d4:	fe 9e       	mul	r15, r30
    96d6:	b0 0c       	add	r11, r0
    96d8:	11 24       	eor	r1, r1
    96da:	a0 0e       	add	r10, r16
    96dc:	b1 1e       	adc	r11, r17
    96de:	6a 14       	cp	r6, r10
    96e0:	7b 04       	cpc	r7, r11
    96e2:	e8 f4       	brcc	.+58     	; 0x971e <qsort+0x368>
    96e4:	73 01       	movw	r14, r6
    96e6:	0e 15       	cp	r16, r14
    96e8:	1f 05       	cpc	r17, r15
    96ea:	28 f0       	brcs	.+10     	; 0x96f6 <qsort+0x340>
    96ec:	89 85       	ldd	r24, Y+9	; 0x09
    96ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    96f0:	68 0e       	add	r6, r24
    96f2:	79 1e       	adc	r7, r25
    96f4:	f4 cf       	rjmp	.-24     	; 0x96de <qsort+0x328>
    96f6:	47 01       	movw	r8, r14
    96f8:	e9 85       	ldd	r30, Y+9	; 0x09
    96fa:	fa 85       	ldd	r31, Y+10	; 0x0a
    96fc:	8e 1a       	sub	r8, r30
    96fe:	9f 0a       	sbc	r9, r31
    9700:	b7 01       	movw	r22, r14
    9702:	c4 01       	movw	r24, r8
    9704:	f6 01       	movw	r30, r12
    9706:	09 95       	icall
    9708:	18 16       	cp	r1, r24
    970a:	19 06       	cpc	r1, r25
    970c:	7c f7       	brge	.-34     	; 0x96ec <qsort+0x336>
    970e:	49 85       	ldd	r20, Y+9	; 0x09
    9710:	5a 85       	ldd	r21, Y+10	; 0x0a
    9712:	b4 01       	movw	r22, r8
    9714:	c7 01       	movw	r24, r14
    9716:	0e 94 94 49 	call	0x9328	; 0x9328 <swapfunc>
    971a:	74 01       	movw	r14, r8
    971c:	e4 cf       	rjmp	.-56     	; 0x96e6 <qsort+0x330>
    971e:	2a 96       	adiw	r28, 0x0a	; 10
    9720:	0f b6       	in	r0, 0x3f	; 63
    9722:	f8 94       	cli
    9724:	de bf       	out	0x3e, r29	; 62
    9726:	0f be       	out	0x3f, r0	; 63
    9728:	cd bf       	out	0x3d, r28	; 61
    972a:	df 91       	pop	r29
    972c:	cf 91       	pop	r28
    972e:	1f 91       	pop	r17
    9730:	0f 91       	pop	r16
    9732:	ff 90       	pop	r15
    9734:	ef 90       	pop	r14
    9736:	df 90       	pop	r13
    9738:	cf 90       	pop	r12
    973a:	bf 90       	pop	r11
    973c:	af 90       	pop	r10
    973e:	9f 90       	pop	r9
    9740:	8f 90       	pop	r8
    9742:	7f 90       	pop	r7
    9744:	6f 90       	pop	r6
    9746:	5f 90       	pop	r5
    9748:	4f 90       	pop	r4
    974a:	3f 90       	pop	r3
    974c:	2f 90       	pop	r2
    974e:	08 95       	ret

00009750 <do_rand>:
    9750:	8f 92       	push	r8
    9752:	9f 92       	push	r9
    9754:	af 92       	push	r10
    9756:	bf 92       	push	r11
    9758:	cf 92       	push	r12
    975a:	df 92       	push	r13
    975c:	ef 92       	push	r14
    975e:	ff 92       	push	r15
    9760:	cf 93       	push	r28
    9762:	df 93       	push	r29
    9764:	ec 01       	movw	r28, r24
    9766:	68 81       	ld	r22, Y
    9768:	79 81       	ldd	r23, Y+1	; 0x01
    976a:	8a 81       	ldd	r24, Y+2	; 0x02
    976c:	9b 81       	ldd	r25, Y+3	; 0x03
    976e:	61 15       	cp	r22, r1
    9770:	71 05       	cpc	r23, r1
    9772:	81 05       	cpc	r24, r1
    9774:	91 05       	cpc	r25, r1
    9776:	21 f4       	brne	.+8      	; 0x9780 <do_rand+0x30>
    9778:	64 e2       	ldi	r22, 0x24	; 36
    977a:	79 ed       	ldi	r23, 0xD9	; 217
    977c:	8b e5       	ldi	r24, 0x5B	; 91
    977e:	97 e0       	ldi	r25, 0x07	; 7
    9780:	2d e1       	ldi	r18, 0x1D	; 29
    9782:	33 ef       	ldi	r19, 0xF3	; 243
    9784:	41 e0       	ldi	r20, 0x01	; 1
    9786:	50 e0       	ldi	r21, 0x00	; 0
    9788:	0e 94 22 4f 	call	0x9e44	; 0x9e44 <__divmodsi4>
    978c:	49 01       	movw	r8, r18
    978e:	5a 01       	movw	r10, r20
    9790:	9b 01       	movw	r18, r22
    9792:	ac 01       	movw	r20, r24
    9794:	a7 ea       	ldi	r26, 0xA7	; 167
    9796:	b1 e4       	ldi	r27, 0x41	; 65
    9798:	0e 94 41 4f 	call	0x9e82	; 0x9e82 <__muluhisi3>
    979c:	6b 01       	movw	r12, r22
    979e:	7c 01       	movw	r14, r24
    97a0:	ac ee       	ldi	r26, 0xEC	; 236
    97a2:	b4 ef       	ldi	r27, 0xF4	; 244
    97a4:	a5 01       	movw	r20, r10
    97a6:	94 01       	movw	r18, r8
    97a8:	0e 94 4f 4f 	call	0x9e9e	; 0x9e9e <__mulohisi3>
    97ac:	dc 01       	movw	r26, r24
    97ae:	cb 01       	movw	r24, r22
    97b0:	8c 0d       	add	r24, r12
    97b2:	9d 1d       	adc	r25, r13
    97b4:	ae 1d       	adc	r26, r14
    97b6:	bf 1d       	adc	r27, r15
    97b8:	b7 ff       	sbrs	r27, 7
    97ba:	03 c0       	rjmp	.+6      	; 0x97c2 <do_rand+0x72>
    97bc:	01 97       	sbiw	r24, 0x01	; 1
    97be:	a1 09       	sbc	r26, r1
    97c0:	b0 48       	sbci	r27, 0x80	; 128
    97c2:	88 83       	st	Y, r24
    97c4:	99 83       	std	Y+1, r25	; 0x01
    97c6:	aa 83       	std	Y+2, r26	; 0x02
    97c8:	bb 83       	std	Y+3, r27	; 0x03
    97ca:	9f 77       	andi	r25, 0x7F	; 127
    97cc:	df 91       	pop	r29
    97ce:	cf 91       	pop	r28
    97d0:	ff 90       	pop	r15
    97d2:	ef 90       	pop	r14
    97d4:	df 90       	pop	r13
    97d6:	cf 90       	pop	r12
    97d8:	bf 90       	pop	r11
    97da:	af 90       	pop	r10
    97dc:	9f 90       	pop	r9
    97de:	8f 90       	pop	r8
    97e0:	08 95       	ret

000097e2 <rand_r>:
    97e2:	0c 94 a8 4b 	jmp	0x9750	; 0x9750 <do_rand>

000097e6 <rand>:
    97e6:	80 e0       	ldi	r24, 0x00	; 0
    97e8:	92 e0       	ldi	r25, 0x02	; 2
    97ea:	0c 94 a8 4b 	jmp	0x9750	; 0x9750 <do_rand>

000097ee <srand>:
    97ee:	a0 e0       	ldi	r26, 0x00	; 0
    97f0:	b0 e0       	ldi	r27, 0x00	; 0
    97f2:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
    97f6:	90 93 01 02 	sts	0x0201, r25	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
    97fa:	a0 93 02 02 	sts	0x0202, r26	; 0x800202 <__DATA_REGION_ORIGIN__+0x2>
    97fe:	b0 93 03 02 	sts	0x0203, r27	; 0x800203 <__DATA_REGION_ORIGIN__+0x3>
    9802:	08 95       	ret

00009804 <__ftoa_engine>:
    9804:	28 30       	cpi	r18, 0x08	; 8
    9806:	08 f0       	brcs	.+2      	; 0x980a <__ftoa_engine+0x6>
    9808:	27 e0       	ldi	r18, 0x07	; 7
    980a:	33 27       	eor	r19, r19
    980c:	da 01       	movw	r26, r20
    980e:	99 0f       	add	r25, r25
    9810:	31 1d       	adc	r19, r1
    9812:	87 fd       	sbrc	r24, 7
    9814:	91 60       	ori	r25, 0x01	; 1
    9816:	00 96       	adiw	r24, 0x00	; 0
    9818:	61 05       	cpc	r22, r1
    981a:	71 05       	cpc	r23, r1
    981c:	39 f4       	brne	.+14     	; 0x982c <__ftoa_engine+0x28>
    981e:	32 60       	ori	r19, 0x02	; 2
    9820:	2e 5f       	subi	r18, 0xFE	; 254
    9822:	3d 93       	st	X+, r19
    9824:	30 e3       	ldi	r19, 0x30	; 48
    9826:	2a 95       	dec	r18
    9828:	e1 f7       	brne	.-8      	; 0x9822 <__ftoa_engine+0x1e>
    982a:	08 95       	ret
    982c:	9f 3f       	cpi	r25, 0xFF	; 255
    982e:	30 f0       	brcs	.+12     	; 0x983c <__ftoa_engine+0x38>
    9830:	80 38       	cpi	r24, 0x80	; 128
    9832:	71 05       	cpc	r23, r1
    9834:	61 05       	cpc	r22, r1
    9836:	09 f0       	breq	.+2      	; 0x983a <__ftoa_engine+0x36>
    9838:	3c 5f       	subi	r19, 0xFC	; 252
    983a:	3c 5f       	subi	r19, 0xFC	; 252
    983c:	3d 93       	st	X+, r19
    983e:	91 30       	cpi	r25, 0x01	; 1
    9840:	08 f0       	brcs	.+2      	; 0x9844 <__ftoa_engine+0x40>
    9842:	80 68       	ori	r24, 0x80	; 128
    9844:	91 1d       	adc	r25, r1
    9846:	df 93       	push	r29
    9848:	cf 93       	push	r28
    984a:	1f 93       	push	r17
    984c:	0f 93       	push	r16
    984e:	ff 92       	push	r15
    9850:	ef 92       	push	r14
    9852:	19 2f       	mov	r17, r25
    9854:	98 7f       	andi	r25, 0xF8	; 248
    9856:	96 95       	lsr	r25
    9858:	e9 2f       	mov	r30, r25
    985a:	96 95       	lsr	r25
    985c:	96 95       	lsr	r25
    985e:	e9 0f       	add	r30, r25
    9860:	ff 27       	eor	r31, r31
    9862:	ee 57       	subi	r30, 0x7E	; 126
    9864:	fe 4f       	sbci	r31, 0xFE	; 254
    9866:	99 27       	eor	r25, r25
    9868:	33 27       	eor	r19, r19
    986a:	ee 24       	eor	r14, r14
    986c:	ff 24       	eor	r15, r15
    986e:	a7 01       	movw	r20, r14
    9870:	e7 01       	movw	r28, r14
    9872:	05 90       	lpm	r0, Z+
    9874:	08 94       	sec
    9876:	07 94       	ror	r0
    9878:	28 f4       	brcc	.+10     	; 0x9884 <__ftoa_engine+0x80>
    987a:	36 0f       	add	r19, r22
    987c:	e7 1e       	adc	r14, r23
    987e:	f8 1e       	adc	r15, r24
    9880:	49 1f       	adc	r20, r25
    9882:	51 1d       	adc	r21, r1
    9884:	66 0f       	add	r22, r22
    9886:	77 1f       	adc	r23, r23
    9888:	88 1f       	adc	r24, r24
    988a:	99 1f       	adc	r25, r25
    988c:	06 94       	lsr	r0
    988e:	a1 f7       	brne	.-24     	; 0x9878 <__ftoa_engine+0x74>
    9890:	05 90       	lpm	r0, Z+
    9892:	07 94       	ror	r0
    9894:	28 f4       	brcc	.+10     	; 0x98a0 <__ftoa_engine+0x9c>
    9896:	e7 0e       	add	r14, r23
    9898:	f8 1e       	adc	r15, r24
    989a:	49 1f       	adc	r20, r25
    989c:	56 1f       	adc	r21, r22
    989e:	c1 1d       	adc	r28, r1
    98a0:	77 0f       	add	r23, r23
    98a2:	88 1f       	adc	r24, r24
    98a4:	99 1f       	adc	r25, r25
    98a6:	66 1f       	adc	r22, r22
    98a8:	06 94       	lsr	r0
    98aa:	a1 f7       	brne	.-24     	; 0x9894 <__ftoa_engine+0x90>
    98ac:	05 90       	lpm	r0, Z+
    98ae:	07 94       	ror	r0
    98b0:	28 f4       	brcc	.+10     	; 0x98bc <__ftoa_engine+0xb8>
    98b2:	f8 0e       	add	r15, r24
    98b4:	49 1f       	adc	r20, r25
    98b6:	56 1f       	adc	r21, r22
    98b8:	c7 1f       	adc	r28, r23
    98ba:	d1 1d       	adc	r29, r1
    98bc:	88 0f       	add	r24, r24
    98be:	99 1f       	adc	r25, r25
    98c0:	66 1f       	adc	r22, r22
    98c2:	77 1f       	adc	r23, r23
    98c4:	06 94       	lsr	r0
    98c6:	a1 f7       	brne	.-24     	; 0x98b0 <__ftoa_engine+0xac>
    98c8:	05 90       	lpm	r0, Z+
    98ca:	07 94       	ror	r0
    98cc:	20 f4       	brcc	.+8      	; 0x98d6 <__ftoa_engine+0xd2>
    98ce:	49 0f       	add	r20, r25
    98d0:	56 1f       	adc	r21, r22
    98d2:	c7 1f       	adc	r28, r23
    98d4:	d8 1f       	adc	r29, r24
    98d6:	99 0f       	add	r25, r25
    98d8:	66 1f       	adc	r22, r22
    98da:	77 1f       	adc	r23, r23
    98dc:	88 1f       	adc	r24, r24
    98de:	06 94       	lsr	r0
    98e0:	a9 f7       	brne	.-22     	; 0x98cc <__ftoa_engine+0xc8>
    98e2:	84 91       	lpm	r24, Z
    98e4:	10 95       	com	r17
    98e6:	17 70       	andi	r17, 0x07	; 7
    98e8:	41 f0       	breq	.+16     	; 0x98fa <__ftoa_engine+0xf6>
    98ea:	d6 95       	lsr	r29
    98ec:	c7 95       	ror	r28
    98ee:	57 95       	ror	r21
    98f0:	47 95       	ror	r20
    98f2:	f7 94       	ror	r15
    98f4:	e7 94       	ror	r14
    98f6:	1a 95       	dec	r17
    98f8:	c1 f7       	brne	.-16     	; 0x98ea <__ftoa_engine+0xe6>
    98fa:	e8 e2       	ldi	r30, 0x28	; 40
    98fc:	f1 e0       	ldi	r31, 0x01	; 1
    98fe:	68 94       	set
    9900:	15 90       	lpm	r1, Z+
    9902:	15 91       	lpm	r17, Z+
    9904:	35 91       	lpm	r19, Z+
    9906:	65 91       	lpm	r22, Z+
    9908:	95 91       	lpm	r25, Z+
    990a:	05 90       	lpm	r0, Z+
    990c:	7f e2       	ldi	r23, 0x2F	; 47
    990e:	73 95       	inc	r23
    9910:	e1 18       	sub	r14, r1
    9912:	f1 0a       	sbc	r15, r17
    9914:	43 0b       	sbc	r20, r19
    9916:	56 0b       	sbc	r21, r22
    9918:	c9 0b       	sbc	r28, r25
    991a:	d0 09       	sbc	r29, r0
    991c:	c0 f7       	brcc	.-16     	; 0x990e <__ftoa_engine+0x10a>
    991e:	e1 0c       	add	r14, r1
    9920:	f1 1e       	adc	r15, r17
    9922:	43 1f       	adc	r20, r19
    9924:	56 1f       	adc	r21, r22
    9926:	c9 1f       	adc	r28, r25
    9928:	d0 1d       	adc	r29, r0
    992a:	7e f4       	brtc	.+30     	; 0x994a <__ftoa_engine+0x146>
    992c:	70 33       	cpi	r23, 0x30	; 48
    992e:	11 f4       	brne	.+4      	; 0x9934 <__ftoa_engine+0x130>
    9930:	8a 95       	dec	r24
    9932:	e6 cf       	rjmp	.-52     	; 0x9900 <__ftoa_engine+0xfc>
    9934:	e8 94       	clt
    9936:	01 50       	subi	r16, 0x01	; 1
    9938:	30 f0       	brcs	.+12     	; 0x9946 <__ftoa_engine+0x142>
    993a:	08 0f       	add	r16, r24
    993c:	0a f4       	brpl	.+2      	; 0x9940 <__ftoa_engine+0x13c>
    993e:	00 27       	eor	r16, r16
    9940:	02 17       	cp	r16, r18
    9942:	08 f4       	brcc	.+2      	; 0x9946 <__ftoa_engine+0x142>
    9944:	20 2f       	mov	r18, r16
    9946:	23 95       	inc	r18
    9948:	02 2f       	mov	r16, r18
    994a:	7a 33       	cpi	r23, 0x3A	; 58
    994c:	28 f0       	brcs	.+10     	; 0x9958 <__ftoa_engine+0x154>
    994e:	79 e3       	ldi	r23, 0x39	; 57
    9950:	7d 93       	st	X+, r23
    9952:	2a 95       	dec	r18
    9954:	e9 f7       	brne	.-6      	; 0x9950 <__ftoa_engine+0x14c>
    9956:	10 c0       	rjmp	.+32     	; 0x9978 <__ftoa_engine+0x174>
    9958:	7d 93       	st	X+, r23
    995a:	2a 95       	dec	r18
    995c:	89 f6       	brne	.-94     	; 0x9900 <__ftoa_engine+0xfc>
    995e:	06 94       	lsr	r0
    9960:	97 95       	ror	r25
    9962:	67 95       	ror	r22
    9964:	37 95       	ror	r19
    9966:	17 95       	ror	r17
    9968:	17 94       	ror	r1
    996a:	e1 18       	sub	r14, r1
    996c:	f1 0a       	sbc	r15, r17
    996e:	43 0b       	sbc	r20, r19
    9970:	56 0b       	sbc	r21, r22
    9972:	c9 0b       	sbc	r28, r25
    9974:	d0 09       	sbc	r29, r0
    9976:	98 f0       	brcs	.+38     	; 0x999e <__ftoa_engine+0x19a>
    9978:	23 95       	inc	r18
    997a:	7e 91       	ld	r23, -X
    997c:	73 95       	inc	r23
    997e:	7a 33       	cpi	r23, 0x3A	; 58
    9980:	08 f0       	brcs	.+2      	; 0x9984 <__ftoa_engine+0x180>
    9982:	70 e3       	ldi	r23, 0x30	; 48
    9984:	7c 93       	st	X, r23
    9986:	20 13       	cpse	r18, r16
    9988:	b8 f7       	brcc	.-18     	; 0x9978 <__ftoa_engine+0x174>
    998a:	7e 91       	ld	r23, -X
    998c:	70 61       	ori	r23, 0x10	; 16
    998e:	7d 93       	st	X+, r23
    9990:	30 f0       	brcs	.+12     	; 0x999e <__ftoa_engine+0x19a>
    9992:	83 95       	inc	r24
    9994:	71 e3       	ldi	r23, 0x31	; 49
    9996:	7d 93       	st	X+, r23
    9998:	70 e3       	ldi	r23, 0x30	; 48
    999a:	2a 95       	dec	r18
    999c:	e1 f7       	brne	.-8      	; 0x9996 <__ftoa_engine+0x192>
    999e:	11 24       	eor	r1, r1
    99a0:	ef 90       	pop	r14
    99a2:	ff 90       	pop	r15
    99a4:	0f 91       	pop	r16
    99a6:	1f 91       	pop	r17
    99a8:	cf 91       	pop	r28
    99aa:	df 91       	pop	r29
    99ac:	99 27       	eor	r25, r25
    99ae:	87 fd       	sbrc	r24, 7
    99b0:	90 95       	com	r25
    99b2:	08 95       	ret

000099b4 <strnlen_P>:
    99b4:	fc 01       	movw	r30, r24
    99b6:	05 90       	lpm	r0, Z+
    99b8:	61 50       	subi	r22, 0x01	; 1
    99ba:	70 40       	sbci	r23, 0x00	; 0
    99bc:	01 10       	cpse	r0, r1
    99be:	d8 f7       	brcc	.-10     	; 0x99b6 <strnlen_P+0x2>
    99c0:	80 95       	com	r24
    99c2:	90 95       	com	r25
    99c4:	8e 0f       	add	r24, r30
    99c6:	9f 1f       	adc	r25, r31
    99c8:	08 95       	ret

000099ca <memcpy>:
    99ca:	fb 01       	movw	r30, r22
    99cc:	dc 01       	movw	r26, r24
    99ce:	02 c0       	rjmp	.+4      	; 0x99d4 <memcpy+0xa>
    99d0:	01 90       	ld	r0, Z+
    99d2:	0d 92       	st	X+, r0
    99d4:	41 50       	subi	r20, 0x01	; 1
    99d6:	50 40       	sbci	r21, 0x00	; 0
    99d8:	d8 f7       	brcc	.-10     	; 0x99d0 <memcpy+0x6>
    99da:	08 95       	ret

000099dc <memset>:
    99dc:	dc 01       	movw	r26, r24
    99de:	01 c0       	rjmp	.+2      	; 0x99e2 <memset+0x6>
    99e0:	6d 93       	st	X+, r22
    99e2:	41 50       	subi	r20, 0x01	; 1
    99e4:	50 40       	sbci	r21, 0x00	; 0
    99e6:	e0 f7       	brcc	.-8      	; 0x99e0 <memset+0x4>
    99e8:	08 95       	ret

000099ea <strnlen>:
    99ea:	fc 01       	movw	r30, r24
    99ec:	61 50       	subi	r22, 0x01	; 1
    99ee:	70 40       	sbci	r23, 0x00	; 0
    99f0:	01 90       	ld	r0, Z+
    99f2:	01 10       	cpse	r0, r1
    99f4:	d8 f7       	brcc	.-10     	; 0x99ec <strnlen+0x2>
    99f6:	80 95       	com	r24
    99f8:	90 95       	com	r25
    99fa:	8e 0f       	add	r24, r30
    99fc:	9f 1f       	adc	r25, r31
    99fe:	08 95       	ret

00009a00 <fdevopen>:
    9a00:	0f 93       	push	r16
    9a02:	1f 93       	push	r17
    9a04:	cf 93       	push	r28
    9a06:	df 93       	push	r29
    9a08:	00 97       	sbiw	r24, 0x00	; 0
    9a0a:	31 f4       	brne	.+12     	; 0x9a18 <fdevopen+0x18>
    9a0c:	61 15       	cp	r22, r1
    9a0e:	71 05       	cpc	r23, r1
    9a10:	19 f4       	brne	.+6      	; 0x9a18 <fdevopen+0x18>
    9a12:	80 e0       	ldi	r24, 0x00	; 0
    9a14:	90 e0       	ldi	r25, 0x00	; 0
    9a16:	3a c0       	rjmp	.+116    	; 0x9a8c <fdevopen+0x8c>
    9a18:	8b 01       	movw	r16, r22
    9a1a:	ec 01       	movw	r28, r24
    9a1c:	6e e0       	ldi	r22, 0x0E	; 14
    9a1e:	70 e0       	ldi	r23, 0x00	; 0
    9a20:	81 e0       	ldi	r24, 0x01	; 1
    9a22:	90 e0       	ldi	r25, 0x00	; 0
    9a24:	0e 94 e5 4d 	call	0x9bca	; 0x9bca <calloc>
    9a28:	fc 01       	movw	r30, r24
    9a2a:	89 2b       	or	r24, r25
    9a2c:	91 f3       	breq	.-28     	; 0x9a12 <fdevopen+0x12>
    9a2e:	80 e8       	ldi	r24, 0x80	; 128
    9a30:	83 83       	std	Z+3, r24	; 0x03
    9a32:	01 15       	cp	r16, r1
    9a34:	11 05       	cpc	r17, r1
    9a36:	71 f0       	breq	.+28     	; 0x9a54 <fdevopen+0x54>
    9a38:	13 87       	std	Z+11, r17	; 0x0b
    9a3a:	02 87       	std	Z+10, r16	; 0x0a
    9a3c:	81 e8       	ldi	r24, 0x81	; 129
    9a3e:	83 83       	std	Z+3, r24	; 0x03
    9a40:	80 91 1f 1d 	lds	r24, 0x1D1F	; 0x801d1f <__iob>
    9a44:	90 91 20 1d 	lds	r25, 0x1D20	; 0x801d20 <__iob+0x1>
    9a48:	89 2b       	or	r24, r25
    9a4a:	21 f4       	brne	.+8      	; 0x9a54 <fdevopen+0x54>
    9a4c:	f0 93 20 1d 	sts	0x1D20, r31	; 0x801d20 <__iob+0x1>
    9a50:	e0 93 1f 1d 	sts	0x1D1F, r30	; 0x801d1f <__iob>
    9a54:	20 97       	sbiw	r28, 0x00	; 0
    9a56:	c9 f0       	breq	.+50     	; 0x9a8a <fdevopen+0x8a>
    9a58:	d1 87       	std	Z+9, r29	; 0x09
    9a5a:	c0 87       	std	Z+8, r28	; 0x08
    9a5c:	83 81       	ldd	r24, Z+3	; 0x03
    9a5e:	82 60       	ori	r24, 0x02	; 2
    9a60:	83 83       	std	Z+3, r24	; 0x03
    9a62:	80 91 21 1d 	lds	r24, 0x1D21	; 0x801d21 <__iob+0x2>
    9a66:	90 91 22 1d 	lds	r25, 0x1D22	; 0x801d22 <__iob+0x3>
    9a6a:	89 2b       	or	r24, r25
    9a6c:	71 f4       	brne	.+28     	; 0x9a8a <fdevopen+0x8a>
    9a6e:	f0 93 22 1d 	sts	0x1D22, r31	; 0x801d22 <__iob+0x3>
    9a72:	e0 93 21 1d 	sts	0x1D21, r30	; 0x801d21 <__iob+0x2>
    9a76:	80 91 23 1d 	lds	r24, 0x1D23	; 0x801d23 <__iob+0x4>
    9a7a:	90 91 24 1d 	lds	r25, 0x1D24	; 0x801d24 <__iob+0x5>
    9a7e:	89 2b       	or	r24, r25
    9a80:	21 f4       	brne	.+8      	; 0x9a8a <fdevopen+0x8a>
    9a82:	f0 93 24 1d 	sts	0x1D24, r31	; 0x801d24 <__iob+0x5>
    9a86:	e0 93 23 1d 	sts	0x1D23, r30	; 0x801d23 <__iob+0x4>
    9a8a:	cf 01       	movw	r24, r30
    9a8c:	df 91       	pop	r29
    9a8e:	cf 91       	pop	r28
    9a90:	1f 91       	pop	r17
    9a92:	0f 91       	pop	r16
    9a94:	08 95       	ret

00009a96 <fputc>:
    9a96:	0f 93       	push	r16
    9a98:	1f 93       	push	r17
    9a9a:	cf 93       	push	r28
    9a9c:	df 93       	push	r29
    9a9e:	fb 01       	movw	r30, r22
    9aa0:	23 81       	ldd	r18, Z+3	; 0x03
    9aa2:	21 fd       	sbrc	r18, 1
    9aa4:	03 c0       	rjmp	.+6      	; 0x9aac <fputc+0x16>
    9aa6:	8f ef       	ldi	r24, 0xFF	; 255
    9aa8:	9f ef       	ldi	r25, 0xFF	; 255
    9aaa:	2c c0       	rjmp	.+88     	; 0x9b04 <fputc+0x6e>
    9aac:	22 ff       	sbrs	r18, 2
    9aae:	16 c0       	rjmp	.+44     	; 0x9adc <fputc+0x46>
    9ab0:	46 81       	ldd	r20, Z+6	; 0x06
    9ab2:	57 81       	ldd	r21, Z+7	; 0x07
    9ab4:	24 81       	ldd	r18, Z+4	; 0x04
    9ab6:	35 81       	ldd	r19, Z+5	; 0x05
    9ab8:	42 17       	cp	r20, r18
    9aba:	53 07       	cpc	r21, r19
    9abc:	44 f4       	brge	.+16     	; 0x9ace <fputc+0x38>
    9abe:	a0 81       	ld	r26, Z
    9ac0:	b1 81       	ldd	r27, Z+1	; 0x01
    9ac2:	9d 01       	movw	r18, r26
    9ac4:	2f 5f       	subi	r18, 0xFF	; 255
    9ac6:	3f 4f       	sbci	r19, 0xFF	; 255
    9ac8:	31 83       	std	Z+1, r19	; 0x01
    9aca:	20 83       	st	Z, r18
    9acc:	8c 93       	st	X, r24
    9ace:	26 81       	ldd	r18, Z+6	; 0x06
    9ad0:	37 81       	ldd	r19, Z+7	; 0x07
    9ad2:	2f 5f       	subi	r18, 0xFF	; 255
    9ad4:	3f 4f       	sbci	r19, 0xFF	; 255
    9ad6:	37 83       	std	Z+7, r19	; 0x07
    9ad8:	26 83       	std	Z+6, r18	; 0x06
    9ada:	14 c0       	rjmp	.+40     	; 0x9b04 <fputc+0x6e>
    9adc:	8b 01       	movw	r16, r22
    9ade:	ec 01       	movw	r28, r24
    9ae0:	fb 01       	movw	r30, r22
    9ae2:	00 84       	ldd	r0, Z+8	; 0x08
    9ae4:	f1 85       	ldd	r31, Z+9	; 0x09
    9ae6:	e0 2d       	mov	r30, r0
    9ae8:	09 95       	icall
    9aea:	89 2b       	or	r24, r25
    9aec:	e1 f6       	brne	.-72     	; 0x9aa6 <fputc+0x10>
    9aee:	d8 01       	movw	r26, r16
    9af0:	16 96       	adiw	r26, 0x06	; 6
    9af2:	8d 91       	ld	r24, X+
    9af4:	9c 91       	ld	r25, X
    9af6:	17 97       	sbiw	r26, 0x07	; 7
    9af8:	01 96       	adiw	r24, 0x01	; 1
    9afa:	17 96       	adiw	r26, 0x07	; 7
    9afc:	9c 93       	st	X, r25
    9afe:	8e 93       	st	-X, r24
    9b00:	16 97       	sbiw	r26, 0x06	; 6
    9b02:	ce 01       	movw	r24, r28
    9b04:	df 91       	pop	r29
    9b06:	cf 91       	pop	r28
    9b08:	1f 91       	pop	r17
    9b0a:	0f 91       	pop	r16
    9b0c:	08 95       	ret

00009b0e <__ultoa_invert>:
    9b0e:	fa 01       	movw	r30, r20
    9b10:	aa 27       	eor	r26, r26
    9b12:	28 30       	cpi	r18, 0x08	; 8
    9b14:	51 f1       	breq	.+84     	; 0x9b6a <__ultoa_invert+0x5c>
    9b16:	20 31       	cpi	r18, 0x10	; 16
    9b18:	81 f1       	breq	.+96     	; 0x9b7a <__ultoa_invert+0x6c>
    9b1a:	e8 94       	clt
    9b1c:	6f 93       	push	r22
    9b1e:	6e 7f       	andi	r22, 0xFE	; 254
    9b20:	6e 5f       	subi	r22, 0xFE	; 254
    9b22:	7f 4f       	sbci	r23, 0xFF	; 255
    9b24:	8f 4f       	sbci	r24, 0xFF	; 255
    9b26:	9f 4f       	sbci	r25, 0xFF	; 255
    9b28:	af 4f       	sbci	r26, 0xFF	; 255
    9b2a:	b1 e0       	ldi	r27, 0x01	; 1
    9b2c:	3e d0       	rcall	.+124    	; 0x9baa <__ultoa_invert+0x9c>
    9b2e:	b4 e0       	ldi	r27, 0x04	; 4
    9b30:	3c d0       	rcall	.+120    	; 0x9baa <__ultoa_invert+0x9c>
    9b32:	67 0f       	add	r22, r23
    9b34:	78 1f       	adc	r23, r24
    9b36:	89 1f       	adc	r24, r25
    9b38:	9a 1f       	adc	r25, r26
    9b3a:	a1 1d       	adc	r26, r1
    9b3c:	68 0f       	add	r22, r24
    9b3e:	79 1f       	adc	r23, r25
    9b40:	8a 1f       	adc	r24, r26
    9b42:	91 1d       	adc	r25, r1
    9b44:	a1 1d       	adc	r26, r1
    9b46:	6a 0f       	add	r22, r26
    9b48:	71 1d       	adc	r23, r1
    9b4a:	81 1d       	adc	r24, r1
    9b4c:	91 1d       	adc	r25, r1
    9b4e:	a1 1d       	adc	r26, r1
    9b50:	20 d0       	rcall	.+64     	; 0x9b92 <__ultoa_invert+0x84>
    9b52:	09 f4       	brne	.+2      	; 0x9b56 <__ultoa_invert+0x48>
    9b54:	68 94       	set
    9b56:	3f 91       	pop	r19
    9b58:	2a e0       	ldi	r18, 0x0A	; 10
    9b5a:	26 9f       	mul	r18, r22
    9b5c:	11 24       	eor	r1, r1
    9b5e:	30 19       	sub	r19, r0
    9b60:	30 5d       	subi	r19, 0xD0	; 208
    9b62:	31 93       	st	Z+, r19
    9b64:	de f6       	brtc	.-74     	; 0x9b1c <__ultoa_invert+0xe>
    9b66:	cf 01       	movw	r24, r30
    9b68:	08 95       	ret
    9b6a:	46 2f       	mov	r20, r22
    9b6c:	47 70       	andi	r20, 0x07	; 7
    9b6e:	40 5d       	subi	r20, 0xD0	; 208
    9b70:	41 93       	st	Z+, r20
    9b72:	b3 e0       	ldi	r27, 0x03	; 3
    9b74:	0f d0       	rcall	.+30     	; 0x9b94 <__ultoa_invert+0x86>
    9b76:	c9 f7       	brne	.-14     	; 0x9b6a <__ultoa_invert+0x5c>
    9b78:	f6 cf       	rjmp	.-20     	; 0x9b66 <__ultoa_invert+0x58>
    9b7a:	46 2f       	mov	r20, r22
    9b7c:	4f 70       	andi	r20, 0x0F	; 15
    9b7e:	40 5d       	subi	r20, 0xD0	; 208
    9b80:	4a 33       	cpi	r20, 0x3A	; 58
    9b82:	18 f0       	brcs	.+6      	; 0x9b8a <__ultoa_invert+0x7c>
    9b84:	49 5d       	subi	r20, 0xD9	; 217
    9b86:	31 fd       	sbrc	r19, 1
    9b88:	40 52       	subi	r20, 0x20	; 32
    9b8a:	41 93       	st	Z+, r20
    9b8c:	02 d0       	rcall	.+4      	; 0x9b92 <__ultoa_invert+0x84>
    9b8e:	a9 f7       	brne	.-22     	; 0x9b7a <__ultoa_invert+0x6c>
    9b90:	ea cf       	rjmp	.-44     	; 0x9b66 <__ultoa_invert+0x58>
    9b92:	b4 e0       	ldi	r27, 0x04	; 4
    9b94:	a6 95       	lsr	r26
    9b96:	97 95       	ror	r25
    9b98:	87 95       	ror	r24
    9b9a:	77 95       	ror	r23
    9b9c:	67 95       	ror	r22
    9b9e:	ba 95       	dec	r27
    9ba0:	c9 f7       	brne	.-14     	; 0x9b94 <__ultoa_invert+0x86>
    9ba2:	00 97       	sbiw	r24, 0x00	; 0
    9ba4:	61 05       	cpc	r22, r1
    9ba6:	71 05       	cpc	r23, r1
    9ba8:	08 95       	ret
    9baa:	9b 01       	movw	r18, r22
    9bac:	ac 01       	movw	r20, r24
    9bae:	0a 2e       	mov	r0, r26
    9bb0:	06 94       	lsr	r0
    9bb2:	57 95       	ror	r21
    9bb4:	47 95       	ror	r20
    9bb6:	37 95       	ror	r19
    9bb8:	27 95       	ror	r18
    9bba:	ba 95       	dec	r27
    9bbc:	c9 f7       	brne	.-14     	; 0x9bb0 <__ultoa_invert+0xa2>
    9bbe:	62 0f       	add	r22, r18
    9bc0:	73 1f       	adc	r23, r19
    9bc2:	84 1f       	adc	r24, r20
    9bc4:	95 1f       	adc	r25, r21
    9bc6:	a0 1d       	adc	r26, r0
    9bc8:	08 95       	ret

00009bca <calloc>:
    9bca:	0f 93       	push	r16
    9bcc:	1f 93       	push	r17
    9bce:	cf 93       	push	r28
    9bd0:	df 93       	push	r29
    9bd2:	86 9f       	mul	r24, r22
    9bd4:	80 01       	movw	r16, r0
    9bd6:	87 9f       	mul	r24, r23
    9bd8:	10 0d       	add	r17, r0
    9bda:	96 9f       	mul	r25, r22
    9bdc:	10 0d       	add	r17, r0
    9bde:	11 24       	eor	r1, r1
    9be0:	c8 01       	movw	r24, r16
    9be2:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <malloc>
    9be6:	ec 01       	movw	r28, r24
    9be8:	00 97       	sbiw	r24, 0x00	; 0
    9bea:	29 f0       	breq	.+10     	; 0x9bf6 <calloc+0x2c>
    9bec:	a8 01       	movw	r20, r16
    9bee:	60 e0       	ldi	r22, 0x00	; 0
    9bf0:	70 e0       	ldi	r23, 0x00	; 0
    9bf2:	0e 94 ee 4c 	call	0x99dc	; 0x99dc <memset>
    9bf6:	ce 01       	movw	r24, r28
    9bf8:	df 91       	pop	r29
    9bfa:	cf 91       	pop	r28
    9bfc:	1f 91       	pop	r17
    9bfe:	0f 91       	pop	r16
    9c00:	08 95       	ret

00009c02 <malloc>:
    9c02:	0f 93       	push	r16
    9c04:	1f 93       	push	r17
    9c06:	cf 93       	push	r28
    9c08:	df 93       	push	r29
    9c0a:	82 30       	cpi	r24, 0x02	; 2
    9c0c:	91 05       	cpc	r25, r1
    9c0e:	10 f4       	brcc	.+4      	; 0x9c14 <malloc+0x12>
    9c10:	82 e0       	ldi	r24, 0x02	; 2
    9c12:	90 e0       	ldi	r25, 0x00	; 0
    9c14:	e0 91 27 1d 	lds	r30, 0x1D27	; 0x801d27 <__flp>
    9c18:	f0 91 28 1d 	lds	r31, 0x1D28	; 0x801d28 <__flp+0x1>
    9c1c:	20 e0       	ldi	r18, 0x00	; 0
    9c1e:	30 e0       	ldi	r19, 0x00	; 0
    9c20:	a0 e0       	ldi	r26, 0x00	; 0
    9c22:	b0 e0       	ldi	r27, 0x00	; 0
    9c24:	30 97       	sbiw	r30, 0x00	; 0
    9c26:	19 f1       	breq	.+70     	; 0x9c6e <malloc+0x6c>
    9c28:	40 81       	ld	r20, Z
    9c2a:	51 81       	ldd	r21, Z+1	; 0x01
    9c2c:	02 81       	ldd	r16, Z+2	; 0x02
    9c2e:	13 81       	ldd	r17, Z+3	; 0x03
    9c30:	48 17       	cp	r20, r24
    9c32:	59 07       	cpc	r21, r25
    9c34:	c8 f0       	brcs	.+50     	; 0x9c68 <malloc+0x66>
    9c36:	84 17       	cp	r24, r20
    9c38:	95 07       	cpc	r25, r21
    9c3a:	69 f4       	brne	.+26     	; 0x9c56 <malloc+0x54>
    9c3c:	10 97       	sbiw	r26, 0x00	; 0
    9c3e:	31 f0       	breq	.+12     	; 0x9c4c <malloc+0x4a>
    9c40:	12 96       	adiw	r26, 0x02	; 2
    9c42:	0c 93       	st	X, r16
    9c44:	12 97       	sbiw	r26, 0x02	; 2
    9c46:	13 96       	adiw	r26, 0x03	; 3
    9c48:	1c 93       	st	X, r17
    9c4a:	27 c0       	rjmp	.+78     	; 0x9c9a <malloc+0x98>
    9c4c:	00 93 27 1d 	sts	0x1D27, r16	; 0x801d27 <__flp>
    9c50:	10 93 28 1d 	sts	0x1D28, r17	; 0x801d28 <__flp+0x1>
    9c54:	22 c0       	rjmp	.+68     	; 0x9c9a <malloc+0x98>
    9c56:	21 15       	cp	r18, r1
    9c58:	31 05       	cpc	r19, r1
    9c5a:	19 f0       	breq	.+6      	; 0x9c62 <malloc+0x60>
    9c5c:	42 17       	cp	r20, r18
    9c5e:	53 07       	cpc	r21, r19
    9c60:	18 f4       	brcc	.+6      	; 0x9c68 <malloc+0x66>
    9c62:	9a 01       	movw	r18, r20
    9c64:	bd 01       	movw	r22, r26
    9c66:	ef 01       	movw	r28, r30
    9c68:	df 01       	movw	r26, r30
    9c6a:	f8 01       	movw	r30, r16
    9c6c:	db cf       	rjmp	.-74     	; 0x9c24 <malloc+0x22>
    9c6e:	21 15       	cp	r18, r1
    9c70:	31 05       	cpc	r19, r1
    9c72:	f9 f0       	breq	.+62     	; 0x9cb2 <malloc+0xb0>
    9c74:	28 1b       	sub	r18, r24
    9c76:	39 0b       	sbc	r19, r25
    9c78:	24 30       	cpi	r18, 0x04	; 4
    9c7a:	31 05       	cpc	r19, r1
    9c7c:	80 f4       	brcc	.+32     	; 0x9c9e <malloc+0x9c>
    9c7e:	8a 81       	ldd	r24, Y+2	; 0x02
    9c80:	9b 81       	ldd	r25, Y+3	; 0x03
    9c82:	61 15       	cp	r22, r1
    9c84:	71 05       	cpc	r23, r1
    9c86:	21 f0       	breq	.+8      	; 0x9c90 <malloc+0x8e>
    9c88:	fb 01       	movw	r30, r22
    9c8a:	93 83       	std	Z+3, r25	; 0x03
    9c8c:	82 83       	std	Z+2, r24	; 0x02
    9c8e:	04 c0       	rjmp	.+8      	; 0x9c98 <malloc+0x96>
    9c90:	90 93 28 1d 	sts	0x1D28, r25	; 0x801d28 <__flp+0x1>
    9c94:	80 93 27 1d 	sts	0x1D27, r24	; 0x801d27 <__flp>
    9c98:	fe 01       	movw	r30, r28
    9c9a:	32 96       	adiw	r30, 0x02	; 2
    9c9c:	44 c0       	rjmp	.+136    	; 0x9d26 <malloc+0x124>
    9c9e:	fe 01       	movw	r30, r28
    9ca0:	e2 0f       	add	r30, r18
    9ca2:	f3 1f       	adc	r31, r19
    9ca4:	81 93       	st	Z+, r24
    9ca6:	91 93       	st	Z+, r25
    9ca8:	22 50       	subi	r18, 0x02	; 2
    9caa:	31 09       	sbc	r19, r1
    9cac:	39 83       	std	Y+1, r19	; 0x01
    9cae:	28 83       	st	Y, r18
    9cb0:	3a c0       	rjmp	.+116    	; 0x9d26 <malloc+0x124>
    9cb2:	20 91 25 1d 	lds	r18, 0x1D25	; 0x801d25 <__brkval>
    9cb6:	30 91 26 1d 	lds	r19, 0x1D26	; 0x801d26 <__brkval+0x1>
    9cba:	23 2b       	or	r18, r19
    9cbc:	41 f4       	brne	.+16     	; 0x9cce <malloc+0xcc>
    9cbe:	20 91 06 02 	lds	r18, 0x0206	; 0x800206 <__malloc_heap_start>
    9cc2:	30 91 07 02 	lds	r19, 0x0207	; 0x800207 <__malloc_heap_start+0x1>
    9cc6:	30 93 26 1d 	sts	0x1D26, r19	; 0x801d26 <__brkval+0x1>
    9cca:	20 93 25 1d 	sts	0x1D25, r18	; 0x801d25 <__brkval>
    9cce:	20 91 04 02 	lds	r18, 0x0204	; 0x800204 <__malloc_heap_end>
    9cd2:	30 91 05 02 	lds	r19, 0x0205	; 0x800205 <__malloc_heap_end+0x1>
    9cd6:	21 15       	cp	r18, r1
    9cd8:	31 05       	cpc	r19, r1
    9cda:	41 f4       	brne	.+16     	; 0x9cec <malloc+0xea>
    9cdc:	2d b7       	in	r18, 0x3d	; 61
    9cde:	3e b7       	in	r19, 0x3e	; 62
    9ce0:	40 91 08 02 	lds	r20, 0x0208	; 0x800208 <__malloc_margin>
    9ce4:	50 91 09 02 	lds	r21, 0x0209	; 0x800209 <__malloc_margin+0x1>
    9ce8:	24 1b       	sub	r18, r20
    9cea:	35 0b       	sbc	r19, r21
    9cec:	e0 91 25 1d 	lds	r30, 0x1D25	; 0x801d25 <__brkval>
    9cf0:	f0 91 26 1d 	lds	r31, 0x1D26	; 0x801d26 <__brkval+0x1>
    9cf4:	e2 17       	cp	r30, r18
    9cf6:	f3 07       	cpc	r31, r19
    9cf8:	a0 f4       	brcc	.+40     	; 0x9d22 <malloc+0x120>
    9cfa:	2e 1b       	sub	r18, r30
    9cfc:	3f 0b       	sbc	r19, r31
    9cfe:	28 17       	cp	r18, r24
    9d00:	39 07       	cpc	r19, r25
    9d02:	78 f0       	brcs	.+30     	; 0x9d22 <malloc+0x120>
    9d04:	ac 01       	movw	r20, r24
    9d06:	4e 5f       	subi	r20, 0xFE	; 254
    9d08:	5f 4f       	sbci	r21, 0xFF	; 255
    9d0a:	24 17       	cp	r18, r20
    9d0c:	35 07       	cpc	r19, r21
    9d0e:	48 f0       	brcs	.+18     	; 0x9d22 <malloc+0x120>
    9d10:	4e 0f       	add	r20, r30
    9d12:	5f 1f       	adc	r21, r31
    9d14:	50 93 26 1d 	sts	0x1D26, r21	; 0x801d26 <__brkval+0x1>
    9d18:	40 93 25 1d 	sts	0x1D25, r20	; 0x801d25 <__brkval>
    9d1c:	81 93       	st	Z+, r24
    9d1e:	91 93       	st	Z+, r25
    9d20:	02 c0       	rjmp	.+4      	; 0x9d26 <malloc+0x124>
    9d22:	e0 e0       	ldi	r30, 0x00	; 0
    9d24:	f0 e0       	ldi	r31, 0x00	; 0
    9d26:	cf 01       	movw	r24, r30
    9d28:	df 91       	pop	r29
    9d2a:	cf 91       	pop	r28
    9d2c:	1f 91       	pop	r17
    9d2e:	0f 91       	pop	r16
    9d30:	08 95       	ret

00009d32 <free>:
    9d32:	cf 93       	push	r28
    9d34:	df 93       	push	r29
    9d36:	00 97       	sbiw	r24, 0x00	; 0
    9d38:	09 f4       	brne	.+2      	; 0x9d3c <free+0xa>
    9d3a:	81 c0       	rjmp	.+258    	; 0x9e3e <free+0x10c>
    9d3c:	fc 01       	movw	r30, r24
    9d3e:	32 97       	sbiw	r30, 0x02	; 2
    9d40:	13 82       	std	Z+3, r1	; 0x03
    9d42:	12 82       	std	Z+2, r1	; 0x02
    9d44:	a0 91 27 1d 	lds	r26, 0x1D27	; 0x801d27 <__flp>
    9d48:	b0 91 28 1d 	lds	r27, 0x1D28	; 0x801d28 <__flp+0x1>
    9d4c:	10 97       	sbiw	r26, 0x00	; 0
    9d4e:	81 f4       	brne	.+32     	; 0x9d70 <free+0x3e>
    9d50:	20 81       	ld	r18, Z
    9d52:	31 81       	ldd	r19, Z+1	; 0x01
    9d54:	82 0f       	add	r24, r18
    9d56:	93 1f       	adc	r25, r19
    9d58:	20 91 25 1d 	lds	r18, 0x1D25	; 0x801d25 <__brkval>
    9d5c:	30 91 26 1d 	lds	r19, 0x1D26	; 0x801d26 <__brkval+0x1>
    9d60:	28 17       	cp	r18, r24
    9d62:	39 07       	cpc	r19, r25
    9d64:	51 f5       	brne	.+84     	; 0x9dba <free+0x88>
    9d66:	f0 93 26 1d 	sts	0x1D26, r31	; 0x801d26 <__brkval+0x1>
    9d6a:	e0 93 25 1d 	sts	0x1D25, r30	; 0x801d25 <__brkval>
    9d6e:	67 c0       	rjmp	.+206    	; 0x9e3e <free+0x10c>
    9d70:	ed 01       	movw	r28, r26
    9d72:	20 e0       	ldi	r18, 0x00	; 0
    9d74:	30 e0       	ldi	r19, 0x00	; 0
    9d76:	ce 17       	cp	r28, r30
    9d78:	df 07       	cpc	r29, r31
    9d7a:	40 f4       	brcc	.+16     	; 0x9d8c <free+0x5a>
    9d7c:	4a 81       	ldd	r20, Y+2	; 0x02
    9d7e:	5b 81       	ldd	r21, Y+3	; 0x03
    9d80:	9e 01       	movw	r18, r28
    9d82:	41 15       	cp	r20, r1
    9d84:	51 05       	cpc	r21, r1
    9d86:	f1 f0       	breq	.+60     	; 0x9dc4 <free+0x92>
    9d88:	ea 01       	movw	r28, r20
    9d8a:	f5 cf       	rjmp	.-22     	; 0x9d76 <free+0x44>
    9d8c:	d3 83       	std	Z+3, r29	; 0x03
    9d8e:	c2 83       	std	Z+2, r28	; 0x02
    9d90:	40 81       	ld	r20, Z
    9d92:	51 81       	ldd	r21, Z+1	; 0x01
    9d94:	84 0f       	add	r24, r20
    9d96:	95 1f       	adc	r25, r21
    9d98:	c8 17       	cp	r28, r24
    9d9a:	d9 07       	cpc	r29, r25
    9d9c:	59 f4       	brne	.+22     	; 0x9db4 <free+0x82>
    9d9e:	88 81       	ld	r24, Y
    9da0:	99 81       	ldd	r25, Y+1	; 0x01
    9da2:	84 0f       	add	r24, r20
    9da4:	95 1f       	adc	r25, r21
    9da6:	02 96       	adiw	r24, 0x02	; 2
    9da8:	91 83       	std	Z+1, r25	; 0x01
    9daa:	80 83       	st	Z, r24
    9dac:	8a 81       	ldd	r24, Y+2	; 0x02
    9dae:	9b 81       	ldd	r25, Y+3	; 0x03
    9db0:	93 83       	std	Z+3, r25	; 0x03
    9db2:	82 83       	std	Z+2, r24	; 0x02
    9db4:	21 15       	cp	r18, r1
    9db6:	31 05       	cpc	r19, r1
    9db8:	29 f4       	brne	.+10     	; 0x9dc4 <free+0x92>
    9dba:	f0 93 28 1d 	sts	0x1D28, r31	; 0x801d28 <__flp+0x1>
    9dbe:	e0 93 27 1d 	sts	0x1D27, r30	; 0x801d27 <__flp>
    9dc2:	3d c0       	rjmp	.+122    	; 0x9e3e <free+0x10c>
    9dc4:	e9 01       	movw	r28, r18
    9dc6:	fb 83       	std	Y+3, r31	; 0x03
    9dc8:	ea 83       	std	Y+2, r30	; 0x02
    9dca:	49 91       	ld	r20, Y+
    9dcc:	59 91       	ld	r21, Y+
    9dce:	c4 0f       	add	r28, r20
    9dd0:	d5 1f       	adc	r29, r21
    9dd2:	ec 17       	cp	r30, r28
    9dd4:	fd 07       	cpc	r31, r29
    9dd6:	61 f4       	brne	.+24     	; 0x9df0 <free+0xbe>
    9dd8:	80 81       	ld	r24, Z
    9dda:	91 81       	ldd	r25, Z+1	; 0x01
    9ddc:	84 0f       	add	r24, r20
    9dde:	95 1f       	adc	r25, r21
    9de0:	02 96       	adiw	r24, 0x02	; 2
    9de2:	e9 01       	movw	r28, r18
    9de4:	99 83       	std	Y+1, r25	; 0x01
    9de6:	88 83       	st	Y, r24
    9de8:	82 81       	ldd	r24, Z+2	; 0x02
    9dea:	93 81       	ldd	r25, Z+3	; 0x03
    9dec:	9b 83       	std	Y+3, r25	; 0x03
    9dee:	8a 83       	std	Y+2, r24	; 0x02
    9df0:	e0 e0       	ldi	r30, 0x00	; 0
    9df2:	f0 e0       	ldi	r31, 0x00	; 0
    9df4:	12 96       	adiw	r26, 0x02	; 2
    9df6:	8d 91       	ld	r24, X+
    9df8:	9c 91       	ld	r25, X
    9dfa:	13 97       	sbiw	r26, 0x03	; 3
    9dfc:	00 97       	sbiw	r24, 0x00	; 0
    9dfe:	19 f0       	breq	.+6      	; 0x9e06 <free+0xd4>
    9e00:	fd 01       	movw	r30, r26
    9e02:	dc 01       	movw	r26, r24
    9e04:	f7 cf       	rjmp	.-18     	; 0x9df4 <free+0xc2>
    9e06:	8d 91       	ld	r24, X+
    9e08:	9c 91       	ld	r25, X
    9e0a:	11 97       	sbiw	r26, 0x01	; 1
    9e0c:	9d 01       	movw	r18, r26
    9e0e:	2e 5f       	subi	r18, 0xFE	; 254
    9e10:	3f 4f       	sbci	r19, 0xFF	; 255
    9e12:	82 0f       	add	r24, r18
    9e14:	93 1f       	adc	r25, r19
    9e16:	20 91 25 1d 	lds	r18, 0x1D25	; 0x801d25 <__brkval>
    9e1a:	30 91 26 1d 	lds	r19, 0x1D26	; 0x801d26 <__brkval+0x1>
    9e1e:	28 17       	cp	r18, r24
    9e20:	39 07       	cpc	r19, r25
    9e22:	69 f4       	brne	.+26     	; 0x9e3e <free+0x10c>
    9e24:	30 97       	sbiw	r30, 0x00	; 0
    9e26:	29 f4       	brne	.+10     	; 0x9e32 <free+0x100>
    9e28:	10 92 28 1d 	sts	0x1D28, r1	; 0x801d28 <__flp+0x1>
    9e2c:	10 92 27 1d 	sts	0x1D27, r1	; 0x801d27 <__flp>
    9e30:	02 c0       	rjmp	.+4      	; 0x9e36 <free+0x104>
    9e32:	13 82       	std	Z+3, r1	; 0x03
    9e34:	12 82       	std	Z+2, r1	; 0x02
    9e36:	b0 93 26 1d 	sts	0x1D26, r27	; 0x801d26 <__brkval+0x1>
    9e3a:	a0 93 25 1d 	sts	0x1D25, r26	; 0x801d25 <__brkval>
    9e3e:	df 91       	pop	r29
    9e40:	cf 91       	pop	r28
    9e42:	08 95       	ret

00009e44 <__divmodsi4>:
    9e44:	05 2e       	mov	r0, r21
    9e46:	97 fb       	bst	r25, 7
    9e48:	1e f4       	brtc	.+6      	; 0x9e50 <__divmodsi4+0xc>
    9e4a:	00 94       	com	r0
    9e4c:	0e 94 39 4f 	call	0x9e72	; 0x9e72 <__negsi2>
    9e50:	57 fd       	sbrc	r21, 7
    9e52:	07 d0       	rcall	.+14     	; 0x9e62 <__divmodsi4_neg2>
    9e54:	0e 94 42 49 	call	0x9284	; 0x9284 <__udivmodsi4>
    9e58:	07 fc       	sbrc	r0, 7
    9e5a:	03 d0       	rcall	.+6      	; 0x9e62 <__divmodsi4_neg2>
    9e5c:	4e f4       	brtc	.+18     	; 0x9e70 <__divmodsi4_exit>
    9e5e:	0c 94 39 4f 	jmp	0x9e72	; 0x9e72 <__negsi2>

00009e62 <__divmodsi4_neg2>:
    9e62:	50 95       	com	r21
    9e64:	40 95       	com	r20
    9e66:	30 95       	com	r19
    9e68:	21 95       	neg	r18
    9e6a:	3f 4f       	sbci	r19, 0xFF	; 255
    9e6c:	4f 4f       	sbci	r20, 0xFF	; 255
    9e6e:	5f 4f       	sbci	r21, 0xFF	; 255

00009e70 <__divmodsi4_exit>:
    9e70:	08 95       	ret

00009e72 <__negsi2>:
    9e72:	90 95       	com	r25
    9e74:	80 95       	com	r24
    9e76:	70 95       	com	r23
    9e78:	61 95       	neg	r22
    9e7a:	7f 4f       	sbci	r23, 0xFF	; 255
    9e7c:	8f 4f       	sbci	r24, 0xFF	; 255
    9e7e:	9f 4f       	sbci	r25, 0xFF	; 255
    9e80:	08 95       	ret

00009e82 <__muluhisi3>:
    9e82:	0e 94 64 49 	call	0x92c8	; 0x92c8 <__umulhisi3>
    9e86:	a5 9f       	mul	r26, r21
    9e88:	90 0d       	add	r25, r0
    9e8a:	b4 9f       	mul	r27, r20
    9e8c:	90 0d       	add	r25, r0
    9e8e:	a4 9f       	mul	r26, r20
    9e90:	80 0d       	add	r24, r0
    9e92:	91 1d       	adc	r25, r1
    9e94:	11 24       	eor	r1, r1
    9e96:	08 95       	ret

00009e98 <__mulshisi3>:
    9e98:	b7 ff       	sbrs	r27, 7
    9e9a:	0c 94 41 4f 	jmp	0x9e82	; 0x9e82 <__muluhisi3>

00009e9e <__mulohisi3>:
    9e9e:	0e 94 41 4f 	call	0x9e82	; 0x9e82 <__muluhisi3>
    9ea2:	82 1b       	sub	r24, r18
    9ea4:	93 0b       	sbc	r25, r19
    9ea6:	08 95       	ret

00009ea8 <_exit>:
    9ea8:	f8 94       	cli

00009eaa <__stop_program>:
    9eaa:	ff cf       	rjmp	.-2      	; 0x9eaa <__stop_program>

Disassembly of section .bootloader:

00009eac <flash_erase_page>:

#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_erase_page(uint32_t page_number)
{
    9eac:	cf 93       	push	r28
    9eae:	df 93       	push	r29
    9eb0:	cd b7       	in	r28, 0x3d	; 61
    9eb2:	de b7       	in	r29, 0x3e	; 62
    9eb4:	29 97       	sbiw	r28, 0x09	; 9
    9eb6:	0f b6       	in	r0, 0x3f	; 63
    9eb8:	f8 94       	cli
    9eba:	de bf       	out	0x3e, r29	; 62
    9ebc:	0f be       	out	0x3f, r0	; 63
    9ebe:	cd bf       	out	0x3d, r28	; 61
    9ec0:	6e 83       	std	Y+6, r22	; 0x06
    9ec2:	7f 83       	std	Y+7, r23	; 0x07
    9ec4:	88 87       	std	Y+8, r24	; 0x08
    9ec6:	99 87       	std	Y+9, r25	; 0x09
	uint32_t page_start_addr;
	/* Find the start address of the given page number */
	page_start_addr = (page_number * FLASH_PAGE_SIZE);
    9ec8:	8e 81       	ldd	r24, Y+6	; 0x06
    9eca:	9f 81       	ldd	r25, Y+7	; 0x07
    9ecc:	a8 85       	ldd	r26, Y+8	; 0x08
    9ece:	b9 85       	ldd	r27, Y+9	; 0x09
    9ed0:	ba 2f       	mov	r27, r26
    9ed2:	a9 2f       	mov	r26, r25
    9ed4:	98 2f       	mov	r25, r24
    9ed6:	88 27       	eor	r24, r24
    9ed8:	89 83       	std	Y+1, r24	; 0x01
    9eda:	9a 83       	std	Y+2, r25	; 0x02
    9edc:	ab 83       	std	Y+3, r26	; 0x03
    9ede:	bc 83       	std	Y+4, r27	; 0x04
	irqflags_t flags;
	flags = cpu_irq_save();
    9ee0:	0e 94 4b 28 	call	0x5096	; 0x5096 <cpu_irq_save>
    9ee4:	8d 83       	std	Y+5, r24	; 0x05

	EEPROM_BUSY_WAIT();
    9ee6:	8f e3       	ldi	r24, 0x3F	; 63
    9ee8:	90 e0       	ldi	r25, 0x00	; 0
    9eea:	fc 01       	movw	r30, r24
    9eec:	80 81       	ld	r24, Z
    9eee:	88 2f       	mov	r24, r24
    9ef0:	90 e0       	ldi	r25, 0x00	; 0
    9ef2:	82 70       	andi	r24, 0x02	; 2
    9ef4:	99 27       	eor	r25, r25
    9ef6:	89 2b       	or	r24, r25
    9ef8:	b1 f7       	brne	.-20     	; 0x9ee6 <flash_erase_page+0x3a>
	/* Perform Page Erase */
	FLASH_ERASE(page_start_addr);
    9efa:	23 e0       	ldi	r18, 0x03	; 3
    9efc:	89 81       	ldd	r24, Y+1	; 0x01
    9efe:	9a 81       	ldd	r25, Y+2	; 0x02
    9f00:	ab 81       	ldd	r26, Y+3	; 0x03
    9f02:	bc 81       	ldd	r27, Y+4	; 0x04
    9f04:	fc 01       	movw	r30, r24
    9f06:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9f0a:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9f0e:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is erased. */
    9f10:	87 e5       	ldi	r24, 0x57	; 87
    9f12:	90 e0       	ldi	r25, 0x00	; 0
    9f14:	fc 01       	movw	r30, r24
    9f16:	80 81       	ld	r24, Z
    9f18:	88 2f       	mov	r24, r24
    9f1a:	90 e0       	ldi	r25, 0x00	; 0
    9f1c:	81 70       	andi	r24, 0x01	; 1
    9f1e:	99 27       	eor	r25, r25
    9f20:	89 2b       	or	r24, r25
    9f22:	b1 f7       	brne	.-20     	; 0x9f10 <flash_erase_page+0x64>

	/* Reenable RWW-section again. */
	ENABLE_RWW_SECTION();
    9f24:	81 e1       	ldi	r24, 0x11	; 17
    9f26:	80 93 57 00 	sts	0x0057, r24	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9f2a:	e8 95       	spm

	cpu_irq_restore(flags);
    9f2c:	8d 81       	ldd	r24, Y+5	; 0x05
    9f2e:	0e 94 5b 28 	call	0x50b6	; 0x50b6 <cpu_irq_restore>
}
    9f32:	00 00       	nop
    9f34:	29 96       	adiw	r28, 0x09	; 9
    9f36:	0f b6       	in	r0, 0x3f	; 63
    9f38:	f8 94       	cli
    9f3a:	de bf       	out	0x3e, r29	; 62
    9f3c:	0f be       	out	0x3f, r0	; 63
    9f3e:	cd bf       	out	0x3d, r28	; 61
    9f40:	df 91       	pop	r29
    9f42:	cf 91       	pop	r28
    9f44:	08 95       	ret

00009f46 <flash_fill_page_buffer>:
#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_fill_page_buffer(uint32_t flash_addr, uint16_t length,
		uint8_t *data )
{
    9f46:	cf 93       	push	r28
    9f48:	df 93       	push	r29
    9f4a:	cd b7       	in	r28, 0x3d	; 61
    9f4c:	de b7       	in	r29, 0x3e	; 62
    9f4e:	6e 97       	sbiw	r28, 0x1e	; 30
    9f50:	0f b6       	in	r0, 0x3f	; 63
    9f52:	f8 94       	cli
    9f54:	de bf       	out	0x3e, r29	; 62
    9f56:	0f be       	out	0x3f, r0	; 63
    9f58:	cd bf       	out	0x3d, r28	; 61
    9f5a:	6f 8b       	std	Y+23, r22	; 0x17
    9f5c:	78 8f       	std	Y+24, r23	; 0x18
    9f5e:	89 8f       	std	Y+25, r24	; 0x19
    9f60:	9a 8f       	std	Y+26, r25	; 0x1a
    9f62:	5c 8f       	std	Y+28, r21	; 0x1c
    9f64:	4b 8f       	std	Y+27, r20	; 0x1b
    9f66:	3e 8f       	std	Y+30, r19	; 0x1e
    9f68:	2d 8f       	std	Y+29, r18	; 0x1d
	uint8_t temp;
	uint8_t write_length = length;
    9f6a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    9f6c:	8d 83       	std	Y+5, r24	; 0x05
	uint16_t start_offset = (flash_addr % SPM_PAGESIZE);
    9f6e:	8f 89       	ldd	r24, Y+23	; 0x17
    9f70:	98 8d       	ldd	r25, Y+24	; 0x18
    9f72:	99 27       	eor	r25, r25
    9f74:	9a 83       	std	Y+2, r25	; 0x02
    9f76:	89 83       	std	Y+1, r24	; 0x01

	/* For even address we can directly write a word to the address.
	 * For odd address the previous byte has to be copied and written
	 * together as a word */
	if (start_offset % 2) { /* odd address */
    9f78:	89 81       	ldd	r24, Y+1	; 0x01
    9f7a:	9a 81       	ldd	r25, Y+2	; 0x02
    9f7c:	81 70       	andi	r24, 0x01	; 1
    9f7e:	99 27       	eor	r25, r25
    9f80:	89 2b       	or	r24, r25
    9f82:	09 f4       	brne	.+2      	; 0x9f86 <flash_fill_page_buffer+0x40>
    9f84:	48 c0       	rjmp	.+144    	; 0xa016 <flash_fill_page_buffer+0xd0>
		temp = PGM_READ_BYTE_FAR(flash_addr - 1);
    9f86:	8f 89       	ldd	r24, Y+23	; 0x17
    9f88:	98 8d       	ldd	r25, Y+24	; 0x18
    9f8a:	a9 8d       	ldd	r26, Y+25	; 0x19
    9f8c:	ba 8d       	ldd	r27, Y+26	; 0x1a
    9f8e:	01 97       	sbiw	r24, 0x01	; 1
    9f90:	a1 09       	sbc	r26, r1
    9f92:	b1 09       	sbc	r27, r1
    9f94:	8e 83       	std	Y+6, r24	; 0x06
    9f96:	9f 83       	std	Y+7, r25	; 0x07
    9f98:	a8 87       	std	Y+8, r26	; 0x08
    9f9a:	b9 87       	std	Y+9, r27	; 0x09
    9f9c:	8e 81       	ldd	r24, Y+6	; 0x06
    9f9e:	9f 81       	ldd	r25, Y+7	; 0x07
    9fa0:	a8 85       	ldd	r26, Y+8	; 0x08
    9fa2:	b9 85       	ldd	r27, Y+9	; 0x09
    9fa4:	ab bf       	out	0x3b, r26	; 59
    9fa6:	fc 01       	movw	r30, r24
    9fa8:	87 91       	elpm	r24, Z+
    9faa:	8a 87       	std	Y+10, r24	; 0x0a
    9fac:	8a 85       	ldd	r24, Y+10	; 0x0a
    9fae:	8b 87       	std	Y+11, r24	; 0x0b
		uint16_t w = temp;
    9fb0:	8b 85       	ldd	r24, Y+11	; 0x0b
    9fb2:	88 2f       	mov	r24, r24
    9fb4:	90 e0       	ldi	r25, 0x00	; 0
    9fb6:	9d 87       	std	Y+13, r25	; 0x0d
    9fb8:	8c 87       	std	Y+12, r24	; 0x0c
		w += (*data++) << 8;
    9fba:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9fbc:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9fbe:	9c 01       	movw	r18, r24
    9fc0:	2f 5f       	subi	r18, 0xFF	; 255
    9fc2:	3f 4f       	sbci	r19, 0xFF	; 255
    9fc4:	3e 8f       	std	Y+30, r19	; 0x1e
    9fc6:	2d 8f       	std	Y+29, r18	; 0x1d
    9fc8:	fc 01       	movw	r30, r24
    9fca:	80 81       	ld	r24, Z
    9fcc:	88 2f       	mov	r24, r24
    9fce:	90 e0       	ldi	r25, 0x00	; 0
    9fd0:	98 2f       	mov	r25, r24
    9fd2:	88 27       	eor	r24, r24
    9fd4:	9c 01       	movw	r18, r24
    9fd6:	8c 85       	ldd	r24, Y+12	; 0x0c
    9fd8:	9d 85       	ldd	r25, Y+13	; 0x0d
    9fda:	82 0f       	add	r24, r18
    9fdc:	93 1f       	adc	r25, r19
    9fde:	9d 87       	std	Y+13, r25	; 0x0d
    9fe0:	8c 87       	std	Y+12, r24	; 0x0c
		FLASH_PAGE_FILL(start_offset++, w);
    9fe2:	89 81       	ldd	r24, Y+1	; 0x01
    9fe4:	9a 81       	ldd	r25, Y+2	; 0x02
    9fe6:	9c 01       	movw	r18, r24
    9fe8:	2f 5f       	subi	r18, 0xFF	; 255
    9fea:	3f 4f       	sbci	r19, 0xFF	; 255
    9fec:	3a 83       	std	Y+2, r19	; 0x02
    9fee:	29 83       	std	Y+1, r18	; 0x01
    9ff0:	cc 01       	movw	r24, r24
    9ff2:	a0 e0       	ldi	r26, 0x00	; 0
    9ff4:	b0 e0       	ldi	r27, 0x00	; 0
    9ff6:	41 e0       	ldi	r20, 0x01	; 1
    9ff8:	2c 85       	ldd	r18, Y+12	; 0x0c
    9ffa:	3d 85       	ldd	r19, Y+13	; 0x0d
    9ffc:	09 01       	movw	r0, r18
    9ffe:	fc 01       	movw	r30, r24
    a000:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    a004:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    a008:	e8 95       	spm
    a00a:	11 24       	eor	r1, r1
		length--;
    a00c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    a00e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    a010:	01 97       	sbiw	r24, 0x01	; 1
    a012:	9c 8f       	std	Y+28, r25	; 0x1c
    a014:	8b 8f       	std	Y+27, r24	; 0x1b
	}

	for (uint16_t i = start_offset; i < length + start_offset; i += 2) {
    a016:	89 81       	ldd	r24, Y+1	; 0x01
    a018:	9a 81       	ldd	r25, Y+2	; 0x02
    a01a:	9c 83       	std	Y+4, r25	; 0x04
    a01c:	8b 83       	std	Y+3, r24	; 0x03
    a01e:	8a c0       	rjmp	.+276    	; 0xa134 <flash_fill_page_buffer+0x1ee>
		/* If the last address to be written is odd ,then copy the
		 * adjacent byte and push it as a word */
		if (((length + start_offset) - i) == 1) {
    a020:	2b 8d       	ldd	r18, Y+27	; 0x1b
    a022:	3c 8d       	ldd	r19, Y+28	; 0x1c
    a024:	89 81       	ldd	r24, Y+1	; 0x01
    a026:	9a 81       	ldd	r25, Y+2	; 0x02
    a028:	28 0f       	add	r18, r24
    a02a:	39 1f       	adc	r19, r25
    a02c:	8b 81       	ldd	r24, Y+3	; 0x03
    a02e:	9c 81       	ldd	r25, Y+4	; 0x04
    a030:	a9 01       	movw	r20, r18
    a032:	48 1b       	sub	r20, r24
    a034:	59 0b       	sbc	r21, r25
    a036:	ca 01       	movw	r24, r20
    a038:	01 97       	sbiw	r24, 0x01	; 1
    a03a:	09 f0       	breq	.+2      	; 0xa03e <flash_fill_page_buffer+0xf8>
    a03c:	45 c0       	rjmp	.+138    	; 0xa0c8 <flash_fill_page_buffer+0x182>
			temp = PGM_READ_BYTE_FAR(flash_addr + write_length);
    a03e:	8d 81       	ldd	r24, Y+5	; 0x05
    a040:	28 2f       	mov	r18, r24
    a042:	30 e0       	ldi	r19, 0x00	; 0
    a044:	40 e0       	ldi	r20, 0x00	; 0
    a046:	50 e0       	ldi	r21, 0x00	; 0
    a048:	8f 89       	ldd	r24, Y+23	; 0x17
    a04a:	98 8d       	ldd	r25, Y+24	; 0x18
    a04c:	a9 8d       	ldd	r26, Y+25	; 0x19
    a04e:	ba 8d       	ldd	r27, Y+26	; 0x1a
    a050:	82 0f       	add	r24, r18
    a052:	93 1f       	adc	r25, r19
    a054:	a4 1f       	adc	r26, r20
    a056:	b5 1f       	adc	r27, r21
    a058:	8e 87       	std	Y+14, r24	; 0x0e
    a05a:	9f 87       	std	Y+15, r25	; 0x0f
    a05c:	a8 8b       	std	Y+16, r26	; 0x10
    a05e:	b9 8b       	std	Y+17, r27	; 0x11
    a060:	8e 85       	ldd	r24, Y+14	; 0x0e
    a062:	9f 85       	ldd	r25, Y+15	; 0x0f
    a064:	a8 89       	ldd	r26, Y+16	; 0x10
    a066:	b9 89       	ldd	r27, Y+17	; 0x11
    a068:	ab bf       	out	0x3b, r26	; 59
    a06a:	fc 01       	movw	r30, r24
    a06c:	87 91       	elpm	r24, Z+
    a06e:	8a 8b       	std	Y+18, r24	; 0x12
    a070:	8a 89       	ldd	r24, Y+18	; 0x12
    a072:	8b 87       	std	Y+11, r24	; 0x0b
			uint16_t w = *data++;
    a074:	8d 8d       	ldd	r24, Y+29	; 0x1d
    a076:	9e 8d       	ldd	r25, Y+30	; 0x1e
    a078:	9c 01       	movw	r18, r24
    a07a:	2f 5f       	subi	r18, 0xFF	; 255
    a07c:	3f 4f       	sbci	r19, 0xFF	; 255
    a07e:	3e 8f       	std	Y+30, r19	; 0x1e
    a080:	2d 8f       	std	Y+29, r18	; 0x1d
    a082:	fc 01       	movw	r30, r24
    a084:	80 81       	ld	r24, Z
    a086:	88 2f       	mov	r24, r24
    a088:	90 e0       	ldi	r25, 0x00	; 0
    a08a:	9c 8b       	std	Y+20, r25	; 0x14
    a08c:	8b 8b       	std	Y+19, r24	; 0x13
			w += (temp) << 8;
    a08e:	8b 85       	ldd	r24, Y+11	; 0x0b
    a090:	88 2f       	mov	r24, r24
    a092:	90 e0       	ldi	r25, 0x00	; 0
    a094:	98 2f       	mov	r25, r24
    a096:	88 27       	eor	r24, r24
    a098:	9c 01       	movw	r18, r24
    a09a:	8b 89       	ldd	r24, Y+19	; 0x13
    a09c:	9c 89       	ldd	r25, Y+20	; 0x14
    a09e:	82 0f       	add	r24, r18
    a0a0:	93 1f       	adc	r25, r19
    a0a2:	9c 8b       	std	Y+20, r25	; 0x14
    a0a4:	8b 8b       	std	Y+19, r24	; 0x13
			FLASH_PAGE_FILL(i, w);
    a0a6:	8b 81       	ldd	r24, Y+3	; 0x03
    a0a8:	9c 81       	ldd	r25, Y+4	; 0x04
    a0aa:	cc 01       	movw	r24, r24
    a0ac:	a0 e0       	ldi	r26, 0x00	; 0
    a0ae:	b0 e0       	ldi	r27, 0x00	; 0
    a0b0:	41 e0       	ldi	r20, 0x01	; 1
    a0b2:	2b 89       	ldd	r18, Y+19	; 0x13
    a0b4:	3c 89       	ldd	r19, Y+20	; 0x14
    a0b6:	09 01       	movw	r0, r18
    a0b8:	fc 01       	movw	r30, r24
    a0ba:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    a0be:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    a0c2:	e8 95       	spm
    a0c4:	11 24       	eor	r1, r1
    a0c6:	31 c0       	rjmp	.+98     	; 0xa12a <flash_fill_page_buffer+0x1e4>
		} else {
			uint16_t w = *data++;
    a0c8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    a0ca:	9e 8d       	ldd	r25, Y+30	; 0x1e
    a0cc:	9c 01       	movw	r18, r24
    a0ce:	2f 5f       	subi	r18, 0xFF	; 255
    a0d0:	3f 4f       	sbci	r19, 0xFF	; 255
    a0d2:	3e 8f       	std	Y+30, r19	; 0x1e
    a0d4:	2d 8f       	std	Y+29, r18	; 0x1d
    a0d6:	fc 01       	movw	r30, r24
    a0d8:	80 81       	ld	r24, Z
    a0da:	88 2f       	mov	r24, r24
    a0dc:	90 e0       	ldi	r25, 0x00	; 0
    a0de:	9e 8b       	std	Y+22, r25	; 0x16
    a0e0:	8d 8b       	std	Y+21, r24	; 0x15
			w += (*data++) << 8;
    a0e2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    a0e4:	9e 8d       	ldd	r25, Y+30	; 0x1e
    a0e6:	9c 01       	movw	r18, r24
    a0e8:	2f 5f       	subi	r18, 0xFF	; 255
    a0ea:	3f 4f       	sbci	r19, 0xFF	; 255
    a0ec:	3e 8f       	std	Y+30, r19	; 0x1e
    a0ee:	2d 8f       	std	Y+29, r18	; 0x1d
    a0f0:	fc 01       	movw	r30, r24
    a0f2:	80 81       	ld	r24, Z
    a0f4:	88 2f       	mov	r24, r24
    a0f6:	90 e0       	ldi	r25, 0x00	; 0
    a0f8:	98 2f       	mov	r25, r24
    a0fa:	88 27       	eor	r24, r24
    a0fc:	9c 01       	movw	r18, r24
    a0fe:	8d 89       	ldd	r24, Y+21	; 0x15
    a100:	9e 89       	ldd	r25, Y+22	; 0x16
    a102:	82 0f       	add	r24, r18
    a104:	93 1f       	adc	r25, r19
    a106:	9e 8b       	std	Y+22, r25	; 0x16
    a108:	8d 8b       	std	Y+21, r24	; 0x15
			FLASH_PAGE_FILL(i, w);
    a10a:	8b 81       	ldd	r24, Y+3	; 0x03
    a10c:	9c 81       	ldd	r25, Y+4	; 0x04
    a10e:	cc 01       	movw	r24, r24
    a110:	a0 e0       	ldi	r26, 0x00	; 0
    a112:	b0 e0       	ldi	r27, 0x00	; 0
    a114:	41 e0       	ldi	r20, 0x01	; 1
    a116:	2d 89       	ldd	r18, Y+21	; 0x15
    a118:	3e 89       	ldd	r19, Y+22	; 0x16
    a11a:	09 01       	movw	r0, r18
    a11c:	fc 01       	movw	r30, r24
    a11e:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    a122:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    a126:	e8 95       	spm
    a128:	11 24       	eor	r1, r1
		w += (*data++) << 8;
		FLASH_PAGE_FILL(start_offset++, w);
		length--;
	}

	for (uint16_t i = start_offset; i < length + start_offset; i += 2) {
    a12a:	8b 81       	ldd	r24, Y+3	; 0x03
    a12c:	9c 81       	ldd	r25, Y+4	; 0x04
    a12e:	02 96       	adiw	r24, 0x02	; 2
    a130:	9c 83       	std	Y+4, r25	; 0x04
    a132:	8b 83       	std	Y+3, r24	; 0x03
    a134:	2b 8d       	ldd	r18, Y+27	; 0x1b
    a136:	3c 8d       	ldd	r19, Y+28	; 0x1c
    a138:	89 81       	ldd	r24, Y+1	; 0x01
    a13a:	9a 81       	ldd	r25, Y+2	; 0x02
    a13c:	28 0f       	add	r18, r24
    a13e:	39 1f       	adc	r19, r25
    a140:	8b 81       	ldd	r24, Y+3	; 0x03
    a142:	9c 81       	ldd	r25, Y+4	; 0x04
    a144:	82 17       	cp	r24, r18
    a146:	93 07       	cpc	r25, r19
    a148:	08 f4       	brcc	.+2      	; 0xa14c <flash_fill_page_buffer+0x206>
    a14a:	6a cf       	rjmp	.-300    	; 0xa020 <flash_fill_page_buffer+0xda>
			uint16_t w = *data++;
			w += (*data++) << 8;
			FLASH_PAGE_FILL(i, w);
		}
	}
}
    a14c:	00 00       	nop
    a14e:	6e 96       	adiw	r28, 0x1e	; 30
    a150:	0f b6       	in	r0, 0x3f	; 63
    a152:	f8 94       	cli
    a154:	de bf       	out	0x3e, r29	; 62
    a156:	0f be       	out	0x3f, r0	; 63
    a158:	cd bf       	out	0x3d, r28	; 61
    a15a:	df 91       	pop	r29
    a15c:	cf 91       	pop	r28
    a15e:	08 95       	ret

0000a160 <flash_program_page>:

#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_program_page(uint32_t page_start_addr)
{
    a160:	cf 93       	push	r28
    a162:	df 93       	push	r29
    a164:	00 d0       	rcall	.+0      	; 0xa166 <flash_program_page+0x6>
    a166:	00 d0       	rcall	.+0      	; 0xa168 <flash_program_page+0x8>
    a168:	1f 92       	push	r1
    a16a:	cd b7       	in	r28, 0x3d	; 61
    a16c:	de b7       	in	r29, 0x3e	; 62
    a16e:	6a 83       	std	Y+2, r22	; 0x02
    a170:	7b 83       	std	Y+3, r23	; 0x03
    a172:	8c 83       	std	Y+4, r24	; 0x04
    a174:	9d 83       	std	Y+5, r25	; 0x05
	irqflags_t flags;

	flags = cpu_irq_save();
    a176:	0e 94 4b 28 	call	0x5096	; 0x5096 <cpu_irq_save>
    a17a:	89 83       	std	Y+1, r24	; 0x01

	EEPROM_BUSY_WAIT();
    a17c:	8f e3       	ldi	r24, 0x3F	; 63
    a17e:	90 e0       	ldi	r25, 0x00	; 0
    a180:	fc 01       	movw	r30, r24
    a182:	80 81       	ld	r24, Z
    a184:	88 2f       	mov	r24, r24
    a186:	90 e0       	ldi	r25, 0x00	; 0
    a188:	82 70       	andi	r24, 0x02	; 2
    a18a:	99 27       	eor	r25, r25
    a18c:	89 2b       	or	r24, r25
    a18e:	b1 f7       	brne	.-20     	; 0xa17c <flash_program_page+0x1c>

	FLASH_ERASE(page_start_addr);
    a190:	23 e0       	ldi	r18, 0x03	; 3
    a192:	8a 81       	ldd	r24, Y+2	; 0x02
    a194:	9b 81       	ldd	r25, Y+3	; 0x03
    a196:	ac 81       	ldd	r26, Y+4	; 0x04
    a198:	bd 81       	ldd	r27, Y+5	; 0x05
    a19a:	fc 01       	movw	r30, r24
    a19c:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    a1a0:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    a1a4:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is erased. */
    a1a6:	87 e5       	ldi	r24, 0x57	; 87
    a1a8:	90 e0       	ldi	r25, 0x00	; 0
    a1aa:	fc 01       	movw	r30, r24
    a1ac:	80 81       	ld	r24, Z
    a1ae:	88 2f       	mov	r24, r24
    a1b0:	90 e0       	ldi	r25, 0x00	; 0
    a1b2:	81 70       	andi	r24, 0x01	; 1
    a1b4:	99 27       	eor	r25, r25
    a1b6:	89 2b       	or	r24, r25
    a1b8:	b1 f7       	brne	.-20     	; 0xa1a6 <flash_program_page+0x46>

	FLASH_PAGE_WRITE(page_start_addr); /* Store buffer in flash page. */
    a1ba:	25 e0       	ldi	r18, 0x05	; 5
    a1bc:	8a 81       	ldd	r24, Y+2	; 0x02
    a1be:	9b 81       	ldd	r25, Y+3	; 0x03
    a1c0:	ac 81       	ldd	r26, Y+4	; 0x04
    a1c2:	bd 81       	ldd	r27, Y+5	; 0x05
    a1c4:	fc 01       	movw	r30, r24
    a1c6:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    a1ca:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    a1ce:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is written. */
    a1d0:	87 e5       	ldi	r24, 0x57	; 87
    a1d2:	90 e0       	ldi	r25, 0x00	; 0
    a1d4:	fc 01       	movw	r30, r24
    a1d6:	80 81       	ld	r24, Z
    a1d8:	88 2f       	mov	r24, r24
    a1da:	90 e0       	ldi	r25, 0x00	; 0
    a1dc:	81 70       	andi	r24, 0x01	; 1
    a1de:	99 27       	eor	r25, r25
    a1e0:	89 2b       	or	r24, r25
    a1e2:	b1 f7       	brne	.-20     	; 0xa1d0 <flash_program_page+0x70>

	/* Reenable RWW-section again. */
	ENABLE_RWW_SECTION();
    a1e4:	81 e1       	ldi	r24, 0x11	; 17
    a1e6:	80 93 57 00 	sts	0x0057, r24	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    a1ea:	e8 95       	spm

	cpu_irq_restore(flags);
    a1ec:	89 81       	ldd	r24, Y+1	; 0x01
    a1ee:	0e 94 5b 28 	call	0x50b6	; 0x50b6 <cpu_irq_restore>
}
    a1f2:	00 00       	nop
    a1f4:	0f 90       	pop	r0
    a1f6:	0f 90       	pop	r0
    a1f8:	0f 90       	pop	r0
    a1fa:	0f 90       	pop	r0
    a1fc:	0f 90       	pop	r0
    a1fe:	df 91       	pop	r29
    a200:	cf 91       	pop	r28
    a202:	08 95       	ret
