+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Dec 10 13:11:48 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cycloneIII_3c25_niosII_standard -c cycloneIII_3c25_niosII_standard
Info: Found 2 design units, including 2 entities, in source file /usr/local/stow/altera8.0/altera8.0/ip/sopc_builder_ip/altera_avalon_remote_update_cycloneiii/altera_avalon_remote_update_cycloneiii.v
    Info: Found entity 1: altera_avalon_remote_update_cycloneiii
    Info: Found entity 2: remote_update_rmtupdt_e0l
Warning: Using design file cycloneIII_3c25_niosII_standard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cycloneIII_3c25_niosII_standard
Info: Elaborating entity "cycloneIII_3c25_niosII_standard" for the top level hierarchy
Warning (10229): Verilog HDL Expression warning at cycloneIII_3c25_niosII_standard_sopc.v(12120): truncated literal to match 25 bits
Warning (10229): Verilog HDL Expression warning at cycloneIII_3c25_niosII_standard_sopc.v(12272): truncated literal to match 25 bits
Warning: Using design file cycloneIII_3c25_niosII_standard_sopc.v, which is not specified as a design file for the current project, but contains definitions for 56 design units and 56 entities in project
    Info: Found entity 1: button_pio_s1_arbitrator
    Info: Found entity 2: cpu_jtag_debug_module_arbitrator
    Info: Found entity 3: button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 4: high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 5: jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 6: sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info: Found entity 7: cpu_data_master_arbitrator
    Info: Found entity 8: cpu_instruction_master_arbitrator
    Info: Found entity 9: rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module
    Info: Found entity 10: rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module
    Info: Found entity 11: cpu_ddr_clock_bridge_s1_arbitrator
    Info: Found entity 12: selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module
    Info: Found entity 13: cpu_ddr_clock_bridge_m1_arbitrator
    Info: Found entity 14: cpu_ddr_clock_bridge_bridge_arbitrator
    Info: Found entity 15: cycloneIII_3c25_niosII_standard_sopc_clock_0_in_arbitrator
    Info: Found entity 16: cycloneIII_3c25_niosII_standard_sopc_clock_0_out_arbitrator
    Info: Found entity 17: cycloneIII_3c25_niosII_standard_sopc_clock_1_in_arbitrator
    Info: Found entity 18: cycloneIII_3c25_niosII_standard_sopc_clock_1_out_arbitrator
    Info: Found entity 19: rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module
    Info: Found entity 20: ddr_sdram_s1_arbitrator
    Info: Found entity 21: cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module
    Info: Found entity 22: rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module
    Info: Found entity 23: rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module
    Info: Found entity 24: flash_ssram_pipeline_bridge_s1_arbitrator
    Info: Found entity 25: flash_ssram_pipeline_bridge_m1_arbitrator
    Info: Found entity 26: flash_ssram_pipeline_bridge_bridge_arbitrator
    Info: Found entity 27: flash_ssram_tristate_bridge_avalon_slave_arbitrator
    Info: Found entity 28: flash_ssram_tristate_bridge_bridge_arbitrator
    Info: Found entity 29: high_res_timer_s1_arbitrator
    Info: Found entity 30: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 31: led_pio_s1_arbitrator
    Info: Found entity 32: rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1_module
    Info: Found entity 33: pipeline_bridge_before_tristate_bridge_s1_arbitrator
    Info: Found entity 34: pipeline_bridge_before_tristate_bridge_m1_arbitrator
    Info: Found entity 35: pipeline_bridge_before_tristate_bridge_bridge_arbitrator
    Info: Found entity 36: pll_s1_arbitrator
    Info: Found entity 37: remote_update_s1_arbitrator
    Info: Found entity 38: rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module
    Info: Found entity 39: slow_peripheral_bridge_s1_arbitrator
    Info: Found entity 40: slow_peripheral_bridge_m1_arbitrator
    Info: Found entity 41: slow_peripheral_bridge_bridge_arbitrator
    Info: Found entity 42: sys_clk_timer_s1_arbitrator
    Info: Found entity 43: sysid_control_slave_arbitrator
    Info: Found entity 44: cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module
    Info: Found entity 45: cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module
    Info: Found entity 46: cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module
    Info: Found entity 47: cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module
    Info: Found entity 48: cycloneIII_3c25_niosII_standard_sopc
    Info: Found entity 49: ext_flash_lane0_module
    Info: Found entity 50: ext_flash_lane1_module
    Info: Found entity 51: ext_flash
    Info: Found entity 52: ssram_lane0_module
    Info: Found entity 53: ssram_lane1_module
    Info: Found entity 54: ssram_lane2_module
    Info: Found entity 55: ssram_lane3_module
    Info: Found entity 56: ssram
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance"
Info: Elaborating entity "button_pio_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|button_pio_s1_arbitrator:the_button_pio_s1"
Warning: Using design file button_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: button_pio
Info: Elaborating entity "button_pio" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|button_pio:the_button_pio"
Info: Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info: Elaborating entity "cpu_data_master_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master"
Info: Elaborating entity "button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info: Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info: Found 30 design units, including 30 entities, in source file cpu.v
    Info: Found entity 1: cpu_ic_data_module
    Info: Found entity 2: cpu_ic_tag_module
    Info: Found entity 3: cpu_bht_module
    Info: Found entity 4: cpu_register_bank_a_module
    Info: Found entity 5: cpu_register_bank_b_module
    Info: Found entity 6: cpu_dc_tag_module
    Info: Found entity 7: cpu_dc_data_module
    Info: Found entity 8: cpu_dc_victim_module
    Info: Found entity 9: cpu_nios2_oci_debug
    Info: Found entity 10: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 11: cpu_nios2_ocimem
    Info: Found entity 12: cpu_nios2_avalon_reg
    Info: Found entity 13: cpu_nios2_oci_break
    Info: Found entity 14: cpu_nios2_oci_xbrk
    Info: Found entity 15: cpu_nios2_oci_match_paired
    Info: Found entity 16: cpu_nios2_oci_match_single
    Info: Found entity 17: cpu_nios2_oci_dbrk
    Info: Found entity 18: cpu_nios2_oci_itrace
    Info: Found entity 19: cpu_nios2_oci_td_mode
    Info: Found entity 20: cpu_nios2_oci_dtrace
    Info: Found entity 21: cpu_nios2_oci_compute_tm_count
    Info: Found entity 22: cpu_nios2_oci_fifowp_inc
    Info: Found entity 23: cpu_nios2_oci_fifocount_inc
    Info: Found entity 24: cpu_nios2_oci_fifo
    Info: Found entity 25: cpu_nios2_oci_pib
    Info: Found entity 26: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 27: cpu_nios2_oci_im
    Info: Found entity 28: cpu_nios2_performance_monitors
    Info: Found entity 29: cpu_nios2_oci
    Info: Found entity 30: cpu
Info: Elaborating entity "cpu" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu"
Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_test_bench
Info: Elaborating entity "cpu_test_bench" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info: Elaborating entity "cpu_ic_data_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3id1.tdf
    Info: Found entity 1: altsyncram_3id1
Info: Elaborating entity "altsyncram_3id1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated"
Info: Elaborating entity "cpu_ic_tag_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "23"
    Info: Parameter "width_b" = "23"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b4g1.tdf
    Info: Found entity 1: altsyncram_b4g1
Info: Elaborating entity "altsyncram_b4g1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_b4g1:auto_generated"
Info: Elaborating entity "cpu_bht_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_bht_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_b" = "2"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2of1.tdf
    Info: Found entity 1: altsyncram_2of1
Info: Elaborating entity "altsyncram_2of1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated"
Info: Elaborating entity "cpu_register_bank_a_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_26f1.tdf
    Info: Found entity 1: altsyncram_26f1
Info: Elaborating entity "altsyncram_26f1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated"
Info: Elaborating entity "cpu_register_bank_b_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_36f1.tdf
    Info: Found entity 1: altsyncram_36f1
Info: Elaborating entity "altsyncram_36f1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated"
Info: Elaborating entity "cpu_dc_tag_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_dc_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "numwords_b" = "64"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "19"
    Info: Parameter "width_b" = "19"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "widthad_b" = "6"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2df1.tdf
    Info: Found entity 1: altsyncram_2df1
Info: Elaborating entity "altsyncram_2df1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_2df1:auto_generated"
Info: Elaborating entity "cpu_dc_data_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bcf1.tdf
    Info: Found entity 1: altsyncram_bcf1
Info: Elaborating entity "altsyncram_bcf1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated"
Info: Elaborating entity "cpu_dc_victim_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "8"
    Info: Parameter "numwords_b" = "8"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "3"
    Info: Parameter "widthad_b" = "3"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i2d1.tdf
    Info: Found entity 1: altsyncram_i2d1
Info: Elaborating entity "altsyncram_i2d1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated"
Warning: Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_mult_cell
Info: Elaborating entity "cpu_mult_cell" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell"
Info: Elaborating entity "altmult_add" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_dfr2.tdf
    Info: Found entity 1: mult_add_dfr2
Info: Elaborating entity "mult_add_dfr2" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_br81.tdf
    Info: Found entity 1: ded_mult_br81
Info: Elaborating entity "ded_mult_br81" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "16"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_ffr2.tdf
    Info: Found entity 1: mult_add_ffr2
Info: Elaborating entity "mult_add_ffr2" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated"
Info: Elaborating entity "cpu_nios2_oci" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info: Elaborating entity "cpu_nios2_oci_debug" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info: Elaborating entity "cpu_nios2_ocimem" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info: Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6472.tdf
    Info: Found entity 1: altsyncram_6472
Info: Elaborating entity "altsyncram_6472" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated"
Info: Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info: Elaborating entity "cpu_nios2_oci_break" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info: Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info: Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info: Elaborating entity "cpu_nios2_oci_match_paired" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired"
Info: Elaborating entity "cpu_nios2_oci_match_single" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single"
Info: Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info: Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info: Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info: Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Info: Elaborating entity "cpu_nios2_oci_pib" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info: Elaborating entity "cpu_nios2_oci_im" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info: Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf
    Info: Found entity 1: altsyncram_n802
Info: Elaborating entity "altsyncram_n802" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated"
Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning: Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_tck
Info: Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Warning: Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborating entity "cpu_ddr_clock_bridge_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1"
Info: Elaborating entity "cpu_ddr_clock_bridge_m1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1"
Info: Elaborating entity "selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1|selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo"
Warning: Using design file cpu_ddr_clock_bridge.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info: Found entity 1: cpu_ddr_clock_bridge_downstream_fifo
    Info: Found entity 2: cpu_ddr_clock_bridge_upstream_fifo
    Info: Found entity 3: cpu_ddr_clock_bridge
Info: Elaborating entity "cpu_ddr_clock_bridge" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge"
Info: Elaborating entity "cpu_ddr_clock_bridge_downstream_fifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" with the following parameter:
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_numwords" = "8"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "84"
    Info: Parameter "lpm_widthu" = "3"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_tsf1.tdf
    Info: Found entity 1: dcfifo_tsf1
Info: Elaborating entity "dcfifo_tsf1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_f47.tdf
    Info: Found entity 1: a_graycounter_f47
Info: Elaborating entity "a_graycounter_f47" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_f47:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_bic.tdf
    Info: Found entity 1: a_graycounter_bic
Info: Elaborating entity "a_graycounter_bic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_aic.tdf
    Info: Found entity 1: a_graycounter_aic
Info: Elaborating entity "a_graycounter_aic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ji31.tdf
    Info: Found entity 1: altsyncram_ji31
Info: Elaborating entity "altsyncram_ji31" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ic8.tdf
    Info: Found entity 1: alt_synch_pipe_ic8
Info: Elaborating entity "alt_synch_pipe_ic8" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_ic8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info: Found entity 1: dffpipe_cd9
Info: Elaborating entity "dffpipe_cd9" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jc8.tdf
    Info: Found entity 1: alt_synch_pipe_jc8
Info: Elaborating entity "alt_synch_pipe_jc8" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_jc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info: Found entity 1: dffpipe_dd9
Info: Elaborating entity "dffpipe_dd9" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe9"
Info: Found 1 design units, including 1 entities, in source file db/mux_a18.tdf
    Info: Found entity 1: mux_a18
Info: Elaborating entity "mux_a18" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "cpu_ddr_clock_bridge_upstream_fifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" with the following parameter:
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "33"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_u1g1.tdf
    Info: Found entity 1: dcfifo_u1g1
Info: Elaborating entity "dcfifo_u1g1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_jfb.tdf
    Info: Found entity 1: a_gray2bin_jfb
Info: Elaborating entity "a_gray2bin_jfb" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_i47.tdf
    Info: Found entity 1: a_graycounter_i47
Info: Elaborating entity "a_graycounter_i47" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_eic.tdf
    Info: Found entity 1: a_graycounter_eic
Info: Elaborating entity "a_graycounter_eic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_dic.tdf
    Info: Found entity 1: a_graycounter_dic
Info: Elaborating entity "a_graycounter_dic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_di31.tdf
    Info: Found entity 1: altsyncram_di31
Info: Elaborating entity "altsyncram_di31" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lc8.tdf
    Info: Found entity 1: alt_synch_pipe_lc8
Info: Elaborating entity "alt_synch_pipe_lc8" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info: Found entity 1: dffpipe_fd9
Info: Elaborating entity "dffpipe_fd9" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp|dffpipe_fd9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info: Found entity 1: dffpipe_ed9
Info: Elaborating entity "dffpipe_ed9" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf
    Info: Found entity 1: alt_synch_pipe_mc8
Info: Elaborating entity "alt_synch_pipe_mc8" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info: Found entity 1: dffpipe_gd9
Info: Elaborating entity "dffpipe_gd9" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_gd9:dffpipe10"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_0_in_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0_in_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_0_in"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_0_out_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0_out_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_0_out"
Warning: Using design file cycloneIII_3c25_niosII_standard_sopc_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse
    Info: Found entity 2: cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM
    Info: Found entity 3: cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM
    Info: Found entity 4: cycloneIII_3c25_niosII_standard_sopc_clock_0_bit_pipe
    Info: Found entity 5: cycloneIII_3c25_niosII_standard_sopc_clock_0
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_0" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_0_bit_pipe" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_1_in_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1_in_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_1_in"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_1_out_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1_out_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_1_out"
Warning: Using design file cycloneIII_3c25_niosII_standard_sopc_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse
    Info: Found entity 2: cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM
    Info: Found entity 3: cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM
    Info: Found entity 4: cycloneIII_3c25_niosII_standard_sopc_clock_1_bit_pipe
    Info: Found entity 5: cycloneIII_3c25_niosII_standard_sopc_clock_1
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_clock_1_bit_pipe" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "ddr_sdram_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch"
Warning: Using design file ddr_sdram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ddr_sdram
Info: Elaborating entity "ddr_sdram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram"
Warning: Using design file ddr_sdram_controller_phy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ddr_sdram_controller_phy
Info: Elaborating entity "ddr_sdram_controller_phy" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst"
Warning (10236): Verilog HDL Implicit Net warning at ddr_sdram_auk_ddr_hp_controller_wrapper.v(243): created implicit net for "mem_dqsn_en"
Warning: Using design file ddr_sdram_auk_ddr_hp_controller_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ddr_sdram_auk_ddr_hp_controller_wrapper
Info: Elaborating entity "ddr_sdram_auk_ddr_hp_controller_wrapper" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst"
Info: Found 18 design units, including 8 entities, in source file auk_ddr_hp_controller.vhd
    Info: Found design unit 1: auk_ddr_hp_functions
    Info: Found design unit 2: auk_ddr_hp_functions-body
    Info: Found design unit 3: auk_ddr_hp_avalon_if-rtl
    Info: Found design unit 4: auk_ddr_hp_bank_details-rtl
    Info: Found design unit 5: auk_ddr_hp_init-rtl
    Info: Found design unit 6: auk_ddr2_hp_init-rtl
    Info: Found design unit 7: auk_ddr_hp_custom_fifo-rtl
    Info: Found design unit 8: auk_ddr_hp_input_buf-rtl
    Info: Found design unit 9: auk_ddr_hp_timers-rtl
    Info: Found design unit 10: auk_ddr_hp_controller-rtl
    Info: Found entity 1: auk_ddr_hp_avalon_if
    Info: Found entity 2: auk_ddr_hp_bank_details
    Info: Found entity 3: auk_ddr_hp_init
    Info: Found entity 4: auk_ddr2_hp_init
    Info: Found entity 5: auk_ddr_hp_custom_fifo
    Info: Found entity 6: auk_ddr_hp_input_buf
    Info: Found entity 7: auk_ddr_hp_timers
    Info: Found entity 8: auk_ddr_hp_controller
Info: Elaborating entity "auk_ddr_hp_controller" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst"
Info: Elaborating entity "auk_ddr_hp_avalon_if" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if"
Info: Elaborating entity "scfifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_width" = "72"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "almost_full_value" = "0"
    Info: Parameter "almost_empty_value" = "0"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "allow_rwcycle_when_full" = "OFF"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_l2f1.tdf
    Info: Found entity 1: scfifo_l2f1
Info: Elaborating entity "scfifo_l2f1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_ij71.tdf
    Info: Found entity 1: a_dpfifo_ij71
Info: Elaborating entity "a_dpfifo_ij71" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_66e.tdf
    Info: Found entity 1: a_fefifo_66e
Info: Elaborating entity "a_fefifo_66e" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_3n7.tdf
    Info: Found entity 1: cntr_3n7
Info: Elaborating entity "cntr_3n7" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_2561.tdf
    Info: Found entity 1: dpram_2561
Info: Elaborating entity "dpram_2561" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_24m1.tdf
    Info: Found entity 1: altsyncram_24m1
Info: Elaborating entity "altsyncram_24m1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram|altsyncram_24m1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_nmb.tdf
    Info: Found entity 1: cntr_nmb
Info: Elaborating entity "cntr_nmb" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|cntr_nmb:rd_ptr_count"
Info: Elaborating entity "auk_ddr_hp_input_buf" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf"
Info: Elaborating entity "auk_ddr_hp_custom_fifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo"
Info: Elaborating entity "auk_ddr_hp_bank_details" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man"
Info: Elaborating entity "auk_ddr_hp_init" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block"
Info: Elaborating entity "auk_ddr_hp_timers" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer"
Warning: Using design file ddr_sdram_phy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ddr_sdram_phy
Info: Elaborating entity "ddr_sdram_phy" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst"
Warning: Using design file ddr_sdram_phy_alt_mem_phy_ciii.v, which is not specified as a design file for the current project, but contains definitions for 11 design units and 11 entities in project
    Info: Found entity 1: ddr_sdram_phy_alt_mem_phy_ciii
    Info: Found entity 2: ddr_sdram_phy_alt_mem_phy_ac_ciii
    Info: Found entity 3: ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii
    Info: Found entity 4: ddr_sdram_phy_alt_mem_phy_dp_io_ciii
    Info: Found entity 5: ddr_sdram_phy_alt_mem_phy_clk_reset_ciii
    Info: Found entity 6: ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii
    Info: Found entity 7: ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii
    Info: Found entity 8: ddr_sdram_phy_alt_mem_phy_mux
    Info: Found entity 9: ddr_sdram_phy_alt_mem_phy_mimic
    Info: Found entity 10: ddr_sdram_phy_alt_mem_phy_mimic_debug
    Info: Found entity 11: ddr_sdram_phy_alt_mem_phy_reset_pipe
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_dp_io_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio"
Info: Elaborating entity "altddio_in" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altddio_in"
    Info: Parameter "power_up_high" = "OFF"
    Info: Parameter "width" = "1"
Info: Found 1 design units, including 1 entities, in source file db/ddio_in_0fd.tdf
    Info: Found entity 1: ddio_in_0fd
Info: Elaborating entity "ddio_in_0fd" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp"
Info: Elaborating entity "altsyncram" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "16"
    Info: Parameter "numwords_b" = "8"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "4"
    Info: Parameter "widthad_b" = "3"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "64"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7ch1.tdf
    Info: Found entity 1: altsyncram_7ch1
Info: Elaborating entity "altsyncram_7ch1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc"
Warning (10034): Output port "mem_odt[0]" at ddr_sdram_phy_alt_mem_phy_ciii.v(1495) has no driver
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_ac_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct"
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy_ciii.v(1134): object "ac_2x_retime" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy_ciii.v(1135): object "ac_2x_retime_r" assigned a value but never read
Info: Elaborating entity "altddio_out" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin" with the following parameter:
    Info: Parameter "extend_oe_disable" = "UNUSED"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altddio_out"
    Info: Parameter "oe_reg" = "UNUSED"
    Info: Parameter "power_up_high" = "ON"
    Info: Parameter "width" = "1"
Info: Found 1 design units, including 1 entities, in source file db/ddio_out_egd.tdf
    Info: Found entity 1: ddio_out_egd
Info: Elaborating entity "ddio_out_egd" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_ac_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct"
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy_ciii.v(1134): object "ac_2x_retime" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy_ciii.v(1135): object "ac_2x_retime_r" assigned a value but never read
Info: Elaborating entity "altddio_out" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin" with the following parameter:
    Info: Parameter "extend_oe_disable" = "UNUSED"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altddio_out"
    Info: Parameter "oe_reg" = "UNUSED"
    Info: Parameter "power_up_high" = "OFF"
    Info: Parameter "width" = "1"
Info: Found 1 design units, including 1 entities, in source file db/ddio_out_1jd.tdf
    Info: Found entity 1: ddio_out_1jd
Info: Elaborating entity "ddio_out_1jd" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_clk_reset_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk"
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy_ciii.v(2325): object "global_reset_ams_n" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy_ciii.v(2326): object "global_reset_ams_n_r" assigned a value but never read
Warning: Using design file ddr_sdram_phy_alt_mem_phy_pll_ciii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ddr_sdram_phy_alt_mem_phy_pll_ciii
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_pll_ciii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll"
Info: Elaborating entity "altpll" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "100"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "133"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "50"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "133"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "50"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "133"
    Info: Parameter "clk2_phase_shift" = "-1880"
    Info: Parameter "clk3_divide_by" = "50"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "133"
    Info: Parameter "clk3_phase_shift" = "0"
    Info: Parameter "clk4_divide_by" = "50"
    Info: Parameter "clk4_duty_cycle" = "50"
    Info: Parameter "clk4_multiply_by" = "133"
    Info: Parameter "clk4_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK1"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "Fast"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_USED"
    Info: Parameter "port_phasedone" = "PORT_USED"
    Info: Parameter "port_phasestep" = "PORT_USED"
    Info: Parameter "port_phaseupdown" = "PORT_USED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_USED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_USED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "vco_frequency_control" = "MANUAL_PHASE"
    Info: Parameter "vco_phase_shift_step" = "117"
    Info: Parameter "width_clock" = "5"
    Info: Parameter "width_phasecounterselect" = "3"
Info: Found 1 design units, including 1 entities, in source file db/altpll_hpf2.tdf
    Info: Found entity 1: altpll_hpf2
Info: Elaborating entity "altpll_hpf2" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_9ii.tdf
    Info: Found entity 1: altpll_dyn_phase_le_9ii
Info: Elaborating entity "altpll_dyn_phase_le_9ii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_9ii:altpll_dyn_phase_le2"
Warning: Variable or input pin "datad" is defined but never used
Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_aii.tdf
    Info: Found entity 1: altpll_dyn_phase_le_aii
Info: Elaborating entity "altpll_dyn_phase_le_aii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_aii:altpll_dyn_phase_le4"
Warning: Variable or input pin "datad" is defined but never used
Info: Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_bii.tdf
    Info: Found entity 1: altpll_dyn_phase_le_bii
Info: Elaborating entity "altpll_dyn_phase_le_bii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_bii:altpll_dyn_phase_le5"
Warning: Variable or input pin "datad" is defined but never used
Info: Elaborating entity "altddio_bidir" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p"
Warning: Assertion warning: oe input port is not connected
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p" with the following parameter:
    Info: Parameter "extend_oe_disable" = "UNUSED"
    Info: Parameter "implement_input_in_lcell" = "UNUSED"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "invert_output" = "OFF"
    Info: Parameter "lpm_type" = "altddio_bidir"
    Info: Parameter "oe_reg" = "UNUSED"
    Info: Parameter "power_up_high" = "OFF"
    Info: Parameter "width" = "1"
Info: Found 1 design units, including 1 entities, in source file db/ddio_bidir_cmg.tdf
    Info: Found entity 1: ddio_bidir_cmg
Info: Elaborating entity "ddio_bidir_cmg" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated"
Info: Elaborating entity "altddio_bidir" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n"
Warning: Assertion warning: oe input port is not connected
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n" with the following parameter:
    Info: Parameter "extend_oe_disable" = "UNUSED"
    Info: Parameter "implement_input_in_lcell" = "UNUSED"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "invert_output" = "OFF"
    Info: Parameter "lpm_type" = "altddio_bidir"
    Info: Parameter "oe_reg" = "UNUSED"
    Info: Parameter "power_up_high" = "OFF"
    Info: Parameter "width" = "1"
Info: Found 1 design units, including 1 entities, in source file db/ddio_bidir_gve.tdf
    Info: Found entity 1: ddio_bidir_gve
Info: Elaborating entity "ddio_bidir_gve" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_gve:auto_generated"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_reset_pipe" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_pipe"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_reset_pipe" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe"
Warning: Using design file ddr_sdram_phy_alt_mem_phy_sequencer_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ddr_sdram_phy_alt_mem_phy_sequencer_wrapper
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_sequencer_wrapper" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq"
Info: Found 78 design units, including 27 entities, in source file alt_mem_phy_sequencer.vhd
    Info: Found design unit 1: alt_mem_phy_functions
    Info: Found design unit 2: alt_mem_phy_functions-body
    Info: Found design unit 3: alt_mem_phy_logic_functions
    Info: Found design unit 4: alt_mem_phy_logic_functions-body
    Info: Found design unit 5: alt_mem_phy_adder-v1
    Info: Found design unit 6: alt_mem_phy_adder-v2
    Info: Found design unit 7: alt_mem_phy_adder-v2a
    Info: Found design unit 8: alt_mem_phy_adder-v3
    Info: Found design unit 9: alt_mem_phy_adder-v4
    Info: Found design unit 10: alt_mem_phy_adder-v5
    Info: Found design unit 11: alt_mem_phy_negater-v1
    Info: Found design unit 12: alt_mem_phy_absoluter-v1
    Info: Found design unit 13: alt_mem_phy_subtracter-v1
    Info: Found design unit 14: alt_mem_phy_subtracter-v2
    Info: Found design unit 15: alt_mem_phy_subtracter-v3
    Info: Found design unit 16: alt_mem_phy_subtracter-v4
    Info: Found design unit 17: alt_mem_phy_equal_to-v1
    Info: Found design unit 18: alt_mem_phy_equal_to-v2
    Info: Found design unit 19: alt_mem_phy_greater_than-v1
    Info: Found design unit 20: alt_mem_phy_greater_than_or_equal_to-v1
    Info: Found design unit 21: alt_mem_phy_counter-v1
    Info: Found design unit 22: alt_mem_phy_shift_right_register-v1
    Info: Found design unit 23: alt_mem_phy_delay_chain-v1
    Info: Found design unit 24: alt_mem_phy_modulo_counter-v1
    Info: Found design unit 25: alt_mem_phy_modulo_counter-v2
    Info: Found design unit 26: alt_mem_phy_modulo_counter-v3
    Info: Found design unit 27: alt_mem_phy_modulo_counter-v4
    Info: Found design unit 28: alt_mem_phy_modulo_counter-v5
    Info: Found design unit 29: alt_mem_phy_modulus_subtracter-v1
    Info: Found design unit 30: alt_mem_phy_modulus_subtracter-v2
    Info: Found design unit 31: alt_mem_phy_modulus_subtracter_greater_than_or_equal_to_2-v1
    Info: Found design unit 32: alt_mem_phy_modulus_subtracter_greater_than_or_equal_to_2-v2
    Info: Found design unit 33: alt_mem_phy_modulus_subtracter_greater_than_or_equal_to_2-v3
    Info: Found design unit 34: alt_mem_phy_centre_of_data_valid_window-v1
    Info: Found design unit 35: alt_mem_phy_centre_of_data_valid_window-v2
    Info: Found design unit 36: alt_mem_phy_centre_of_largest_data_valid_window-v1
    Info: Found design unit 37: alt_mem_phy_nearest_clock_direction-v1
    Info: Found design unit 38: alt_mem_phy_nearest_clock_direction-v2
    Info: Found design unit 39: alt_mem_phy_tdwu-v1
    Info: Found design unit 40: alt_mem_phy_rcu-v1
    Info: Found design unit 41: alt_mem_phy_tdru-v1
    Info: Found design unit 42: alt_mem_phy_tdcu-v1
    Info: Found design unit 43: alt_mem_phy_tdcu-v2
    Info: Found design unit 44: alt_mem_phy_ram-v1
    Info: Found design unit 45: alt_mem_phy_rsu-v1
    Info: Found design unit 46: alt_mem_phy_rsu-v2
    Info: Found design unit 47: alt_mem_phy_pcu-v1
    Info: Found design unit 48: alt_mem_phy_psu-v1
    Info: Found design unit 49: alt_mem_phy_dvu-v1
    Info: Found design unit 50: alt_mem_phy_tu-v1
    Info: Found design unit 51: alt_mem_phy_sequencer-v1
    Info: Found entity 1: alt_mem_phy_adder
    Info: Found entity 2: alt_mem_phy_negater
    Info: Found entity 3: alt_mem_phy_absoluter
    Info: Found entity 4: alt_mem_phy_subtracter
    Info: Found entity 5: alt_mem_phy_equal_to
    Info: Found entity 6: alt_mem_phy_greater_than
    Info: Found entity 7: alt_mem_phy_greater_than_or_equal_to
    Info: Found entity 8: alt_mem_phy_counter
    Info: Found entity 9: alt_mem_phy_shift_right_register
    Info: Found entity 10: alt_mem_phy_delay_chain
    Info: Found entity 11: alt_mem_phy_modulo_counter
    Info: Found entity 12: alt_mem_phy_modulus_subtracter
    Info: Found entity 13: alt_mem_phy_modulus_subtracter_greater_than_or_equal_to_2
    Info: Found entity 14: alt_mem_phy_centre_of_data_valid_window
    Info: Found entity 15: alt_mem_phy_centre_of_largest_data_valid_window
    Info: Found entity 16: alt_mem_phy_nearest_clock_direction
    Info: Found entity 17: alt_mem_phy_tdwu
    Info: Found entity 18: alt_mem_phy_rcu
    Info: Found entity 19: alt_mem_phy_tdru
    Info: Found entity 20: alt_mem_phy_tdcu
    Info: Found entity 21: alt_mem_phy_ram
    Info: Found entity 22: alt_mem_phy_rsu
    Info: Found entity 23: alt_mem_phy_pcu
    Info: Found entity 24: alt_mem_phy_psu
    Info: Found entity 25: alt_mem_phy_dvu
    Info: Found entity 26: alt_mem_phy_tu
    Info: Found entity 27: alt_mem_phy_sequencer
Info: Elaborating entity "alt_mem_phy_sequencer" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst"
Info: Elaborating entity "alt_mem_phy_delay_chain" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1"
Info: Elaborating entity "alt_mem_phy_tdwu" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_rcu" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_tdru" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1"
Info: Elaborating entity "alt_mem_phy_tdcu" using architecture "A:v2" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_shift_right_register" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance3"
Info: Elaborating entity "alt_mem_phy_rsu" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1"
Info: Elaborating entity "alt_mem_phy_centre_of_data_valid_window" using architecture "A:v2" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw"
Info: Elaborating entity "alt_mem_phy_modulo_counter" using architecture "A:v5" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_dvu" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1"
Info: Elaborating entity "alt_mem_phy_delay_chain" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1"
Info: Elaborating entity "alt_mem_phy_delay_chain" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1"
Info: Elaborating entity "alt_mem_phy_tu" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_centre_of_largest_data_valid_window" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1"
Info: Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info: Elaborating entity "alt_mem_phy_greater_than" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1"
Info: Elaborating entity "alt_mem_phy_subtracter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1"
Info: Elaborating entity "alt_mem_phy_modulo_counter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_subtracter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_subtracter:\increment_signed_true:alt_mem_phy_subtracter_instance1"
Info: Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:\increment_signed_true:alt_mem_phy_adder_instance1"
Info: Elaborating entity "alt_mem_phy_greater_than_or_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1"
Info: Elaborating entity "alt_mem_phy_subtracter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1"
Info: Elaborating entity "alt_mem_phy_nearest_clock_direction" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1"
Info: Elaborating entity "alt_mem_phy_greater_than" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1"
Info: Elaborating entity "alt_mem_phy_subtracter" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1"
Info: Elaborating entity "alt_mem_phy_greater_than_or_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_mimic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc"
Info: Elaborating entity "ddr_sdram_phy_alt_mem_phy_mux" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mux:mux"
Info: Elaborating entity "flash_ssram_pipeline_bridge_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1"
Info: Elaborating entity "flash_ssram_pipeline_bridge_m1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_m1_arbitrator:the_flash_ssram_pipeline_bridge_m1"
Warning: Using design file flash_ssram_pipeline_bridge.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project
    Info: Found entity 1: flash_ssram_pipeline_bridge_downstream_adapter
    Info: Found entity 2: flash_ssram_pipeline_bridge_upstream_adapter
    Info: Found entity 3: flash_ssram_pipeline_bridge_waitrequest_adapter
    Info: Found entity 4: flash_ssram_pipeline_bridge
Info: Elaborating entity "flash_ssram_pipeline_bridge" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge"
Info: Elaborating entity "flash_ssram_pipeline_bridge_downstream_adapter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter"
Info: Elaborating entity "flash_ssram_pipeline_bridge_upstream_adapter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_upstream_adapter:the_flash_ssram_pipeline_bridge_upstream_adapter"
Info: Elaborating entity "flash_ssram_pipeline_bridge_waitrequest_adapter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter"
Info: Elaborating entity "flash_ssram_tristate_bridge_avalon_slave_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave"
Info: Elaborating entity "high_res_timer_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer_s1_arbitrator:the_high_res_timer_s1"
Warning: Using design file high_res_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: high_res_timer
Info: Elaborating entity "high_res_timer" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning: Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Elaborating entity "jtag_uart" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart"
Info: Elaborating entity "jtag_uart_scfifo_w" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "8"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "3"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "OFF"
Info: Elaborating entity "a_f2fifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo", which is child of megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborating entity "lpm_counter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr", which is child of megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Found 1 design units, including 1 entities, in source file db/cntr_p9f.tdf
    Info: Found entity 1: cntr_p9f
Info: Elaborating entity "cntr_p9f" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr|cntr_p9f:auto_generated"
Info: Elaborating entity "lpm_ff" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00002"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00002", which is child of megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborating entity "lpm_ff" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00020"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00020", which is child of megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborating entity "jtag_uart_scfifo_r" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "3"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "3"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "led_pio_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|led_pio_s1_arbitrator:the_led_pio_s1"
Warning: Using design file led_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: led_pio
Info: Elaborating entity "led_pio" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|led_pio:the_led_pio"
Info: Elaborating entity "pipeline_bridge_before_tristate_bridge_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1"
Info: Elaborating entity "rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1"
Info: Elaborating entity "pipeline_bridge_before_tristate_bridge_m1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1"
Warning: Using design file pipeline_bridge_before_tristate_bridge.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project
    Info: Found entity 1: pipeline_bridge_before_tristate_bridge_downstream_adapter
    Info: Found entity 2: pipeline_bridge_before_tristate_bridge_upstream_adapter
    Info: Found entity 3: pipeline_bridge_before_tristate_bridge_waitrequest_adapter
    Info: Found entity 4: pipeline_bridge_before_tristate_bridge
Info: Elaborating entity "pipeline_bridge_before_tristate_bridge" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge"
Info: Elaborating entity "pipeline_bridge_before_tristate_bridge_downstream_adapter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter"
Info: Elaborating entity "pipeline_bridge_before_tristate_bridge_upstream_adapter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter"
Info: Elaborating entity "pipeline_bridge_before_tristate_bridge_waitrequest_adapter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter"
Info: Elaborating entity "pll_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll_s1_arbitrator:the_pll_s1"
Warning: Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pll
Info: Elaborating entity "pll" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll"
Warning: Using design file altpllpll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpllpll
Info: Elaborating entity "altpllpll" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll"
Info: Elaborating entity "altpll" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "-2000"
    Info: Parameter "clk2_divide_by" = "5"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "6"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "clk3_divide_by" = "5"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "4"
    Info: Parameter "clk3_phase_shift" = "0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NO_COMPENSATION"
    Info: Parameter "pll_type" = "Fast"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altpll_mjm1.tdf
    Info: Found entity 1: altpll_mjm1
Info: Elaborating entity "altpll_mjm1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated"
Info: Elaborating entity "remote_update_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update_s1_arbitrator:the_remote_update_s1"
Warning: Using design file remote_update.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: remote_update
Info: Elaborating entity "remote_update" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update"
Info: Elaborating entity "altera_avalon_remote_update_cycloneiii" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii"
Warning (10036): Verilog HDL or VHDL warning at altera_avalon_remote_update_cycloneiii.v(84): object "data_in" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at altera_avalon_remote_update_cycloneiii.v(119): truncated value with size 33 to match size of target (32)
Info: Elaborating entity "remote_update_rmtupdt_e0l" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component"
Warning (10036): Verilog HDL or VHDL warning at altera_avalon_remote_update_cycloneiii.v(329): object "w398w" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_avalon_remote_update_cycloneiii.v(348): object "w648w" assigned a value but never read
Info: Elaborating entity "lpm_counter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "6"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_eri.tdf
    Info: Found entity 1: cntr_eri
Info: Elaborating entity "cntr_eri" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5|cntr_eri:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "5"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_dri.tdf
    Info: Found entity 1: cntr_dri
Info: Elaborating entity "cntr_dri" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6|cntr_dri:auto_generated"
Info: Elaborating entity "slow_peripheral_bridge_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1"
Info: Elaborating entity "slow_peripheral_bridge_m1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_m1_arbitrator:the_slow_peripheral_bridge_m1"
Warning: Using design file slow_peripheral_bridge.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info: Found entity 1: slow_peripheral_bridge_downstream_fifo
    Info: Found entity 2: slow_peripheral_bridge_upstream_fifo
    Info: Found entity 3: slow_peripheral_bridge
Info: Elaborating entity "slow_peripheral_bridge" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge"
Info: Elaborating entity "slow_peripheral_bridge_downstream_fifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" with the following parameter:
    Info: Parameter "intended_device_family" = "CYCLONEIII"
    Info: Parameter "lpm_numwords" = "16"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "52"
    Info: Parameter "lpm_widthu" = "4"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_4uf1.tdf
    Info: Found entity 1: dcfifo_4uf1
Info: Elaborating entity "dcfifo_4uf1" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g47.tdf
    Info: Found entity 1: a_graycounter_g47
Info: Elaborating entity "a_graycounter_g47" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_cic.tdf
    Info: Found entity 1: a_graycounter_cic
Info: Elaborating entity "a_graycounter_cic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_cic:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fic.tdf
    Info: Found entity 1: a_graycounter_fic
Info: Elaborating entity "a_graycounter_fic" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_fic:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bi31.tdf
    Info: Found entity 1: altsyncram_bi31
Info: Elaborating entity "altsyncram_bi31" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kc8.tdf
    Info: Found entity 1: alt_synch_pipe_kc8
Info: Elaborating entity "alt_synch_pipe_kc8" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_kc8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_kc8:rs_dgwp|dffpipe_hd9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info: Found entity 1: alt_synch_pipe_nc8
Info: Elaborating entity "alt_synch_pipe_nc8" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_nc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info: Found entity 1: dffpipe_id9
Info: Elaborating entity "dffpipe_id9" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe9"
Info: Elaborating entity "slow_peripheral_bridge_upstream_fifo" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo"
Info: Elaborating entity "sys_clk_timer_s1_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"
Warning: Using design file sys_clk_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sys_clk_timer
Info: Elaborating entity "sys_clk_timer" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer"
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sysid
Info: Elaborating entity "sysid" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sysid:the_sysid"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch"
Info: Elaborating entity "cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module" for hierarchy "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch"
Warning (12020): Port "address_b" on the entity instantiation of "cpu_traceram_lpm_dram_bdp_component" is connected to a signal of width 17. The formal width of the signal in the module is 7.  Extra bits will be ignored.
Warning (12020): Port "jdo" on the entity instantiation of "the_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  Extra bits will be ignored.
Warning (12020): Port "dbrk" on the entity instantiation of "cpu_nios2_oci_dbrk_hit3_match_single" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrk" on the entity instantiation of "cpu_nios2_oci_dbrk_hit2_match_single" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrka" on the entity instantiation of "cpu_nios2_oci_dbrk_hit2_match_paired" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrkb" on the entity instantiation of "cpu_nios2_oci_dbrk_hit2_match_paired" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrk" on the entity instantiation of "cpu_nios2_oci_dbrk_hit1_match_single" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrk" on the entity instantiation of "cpu_nios2_oci_dbrk_hit0_match_single" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrka" on the entity instantiation of "cpu_nios2_oci_dbrk_hit0_match_paired" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (12020): Port "dbrkb" on the entity instantiation of "cpu_nios2_oci_dbrk_hit0_match_paired" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored.
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[12]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[10]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[8]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|status_reg_out[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|d1_s1_address[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[31]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[30]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[29]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[28]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[27]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[26]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[25]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[24]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[23]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[22]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[21]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ipending_reg[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit1" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit2" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit1_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[5]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|m1_address[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[0]" with stuck data_in port to stuck value GND
Warning (14110): No clock transition on "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|state" register due to stuck clock or clock enable
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1" with stuck data_in port to stuck value GND
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[16]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[17]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[18]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[19]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[20]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[21]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[22]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[23]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[24]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[25]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|q_b[26]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[35]"
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_control_rd_data_base_regs[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_control_rd_data[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|flash_ssram_pipeline_bridge_s1_slavearbiterlockenable" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_m1_arbitrator:the_slow_peripheral_bridge_m1|slow_peripheral_bridge_m1_latency_counter" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|ams_pipe[0]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|ams_pipe[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|track_clock_detected" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|resynchronisation_setup_detected"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[0]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|pll_reconfigure_clock_index[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|d1_sys_clk_timer_s1_end_xfer" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|d1_reasons_to_wait"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll_s1_arbitrator:the_pll_s1|d1_pll_s1_end_xfer" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll_s1_arbitrator:the_pll_s1|d1_reasons_to_wait"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|led_pio_s1_arbitrator:the_led_pio_s1|d1_led_pio_s1_end_xfer" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|led_pio_s1_arbitrator:the_led_pio_s1|d1_reasons_to_wait"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer_s1_arbitrator:the_high_res_timer_s1|d1_high_res_timer_s1_end_xfer" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer_s1_arbitrator:the_high_res_timer_s1|d1_reasons_to_wait"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_flash_ssram_tristate_bridge_avalon_slave_end_xfer" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_reasons_to_wait"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|phase_adjust_counter_maximum_count[4]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|phase_adjust_counter_maximum_count[5]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|phase_adjust_counter_maximum_count[3]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|phase_adjust_counter_maximum_count[5]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|phase_adjust_counter_maximum_count[2]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|phase_adjust_counter_maximum_count[5]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|phase_adjust_counter_maximum_count[1]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|phase_adjust_counter_maximum_count[5]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|pll_reconfiguring_r" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|pll_reconfiguring_delayed1"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|pll_reconfiguring_delayed1" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|pll_reconfiguring_delayed1"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[5]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[6]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[4]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[6]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[3]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[6]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[2]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[6]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[1]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|centre_of_data_valid_window_modulo_counter_increment[6]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[20]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[19]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[18]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[17]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[16]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[15]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[14]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[13]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[12]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[11]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[10]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[9]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[8]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[7]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[6]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[5]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[4]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[3]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|memory_controller_read_address_internal[21]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|ams_pipe[1]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|ams_pipe[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[7]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[5]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[3]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[6]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[1]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[2]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[0]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[7]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[5]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[3]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[6]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[1]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[0]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[7]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[5]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[3]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[6]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[1]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|count_addr_2x_r[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_rd_pipedcmds" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rdata_valid_pipe[3]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|fifo_rdreq_cas3" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_wr_pipedcmds"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|\g_twtr_timers:0:twtr_pipe[0]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_wr_pipedcmds"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_twtr_last" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_twtr"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|button_pio_s1_arbitrator:the_button_pio_s1|d1_button_pio_s1_end_xfer" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|button_pio_s1_arbitrator:the_button_pio_s1|d1_reasons_to_wait"
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|pipeline_bridge_before_tristate_bridge_m1_dbs_rdv_counter[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|pipeline_bridge_before_tristate_bridge_m1_dbs_address[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_9" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_9"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_8" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_8"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_7" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_7"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_6" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_6"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_5" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_5"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_4" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_4"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_3" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_3"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_2" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_2"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_1" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_1"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|full_0" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_0"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_47" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_47"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_46" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_46"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_45" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_45"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_44" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_44"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_43" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_43"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_42" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_42"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_41" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_41"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_40" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_40"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_39" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_39"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_38" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_38"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_37" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_37"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_36" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_36"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_35" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_35"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_34" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_34"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_33" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_33"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_32" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_32"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_31" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_31"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_30" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_30"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_29" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_29"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_28" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_28"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_27" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_27"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_26" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_26"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_25" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_25"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_24" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_24"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_23" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_23"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_22" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_22"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_21" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_21"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_20" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_20"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_19" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_19"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_18" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_18"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_17" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_17"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_16" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_16"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_15" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_15"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_14" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_14"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_13" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_13"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_12" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_12"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_11" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_11"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_10" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_10"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_9" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_9"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_8" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_8"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_7" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_7"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_6" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_6"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_5" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_5"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_4" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_4"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_3" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_3"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_2" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_2"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_1" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_1"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|full_0" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_0"
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_wr_twr_trp_next" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_wr_twr_trp_all"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_wr_twr_trp_all" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_wr_twr_trp"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_wr_twr_trp" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp_all"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp_all" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_rd_trp" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|pll_reconfigure_clock_index[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[2]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[7]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[5]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[3]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[6]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[1]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|period_sel_addr[0]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[12]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[11]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[10]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[9]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[7]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[6]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[3]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[2]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[0]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[1]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[4]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[5]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[1]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[5]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_jmp_direct" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_a_not_src"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_b_is_dst" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_b_not_src"
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|phase2_distance_to_phase1_clockwise[0]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|phase2_distance_to_phase1_anticlockwise[0]"
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|dqs_toggle_le_2" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|pll_reconfigure_clock_index[2]"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_200us_done_r" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|cke2[0]"
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state" contains 5 states
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state" contains 8 states
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state" contains 14 states
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state" contains 9 states
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state" contains 3 states
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state" contains 3 states
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state" contains 3 states
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state" contains 3 states
Info: State machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize" contains 6 states
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state"
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.011"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.010"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.001"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.000"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.100"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.000" uses code string "00000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.001" uses code string "00110"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.010" uses code string "01010"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.011" uses code string "10010"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|mimic_state.100" uses code string "00011"
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state"
    Info: Completed encoding using 8 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.failed"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.success"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.wait_for_pll_to_reconfigure"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.pll_reconfig_req"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.check_at_centre_already"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.calculate_codvw"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.wait_for_first_valid_phase"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.reset"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.reset" uses code string "00000000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.wait_for_first_valid_phase" uses code string "00000011"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.calculate_codvw" uses code string "00000101"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.check_at_centre_already" uses code string "00001001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.pll_reconfig_req" uses code string "00010001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.wait_for_pll_to_reconfigure" uses code string "00100001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.success" uses code string "01000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.failed" uses code string "10000001"
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state"
    Info: Completed encoding using 14 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_entering_low_power"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_low_power"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_writing"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_reading"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_holding"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_for_write_data"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_write"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_before_read"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_read"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_activate"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_idle"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_refresh"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_precharge"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_for_init_done"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_for_init_done" uses code string "00000000000000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_precharge" uses code string "00000000000011"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_refresh" uses code string "00000000000101"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_idle" uses code string "00000000001001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_activate" uses code string "00000000010001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_read" uses code string "00000000100001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_before_read" uses code string "00000001000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_write" uses code string "00000010000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_for_write_data" uses code string "00000100000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_holding" uses code string "00001000000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_reading" uses code string "00010000000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_writing" uses code string "00100000000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_low_power" uses code string "01000000000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_entering_low_power" uses code string "10000000000001"
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state"
    Info: Completed encoding using 9 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_done"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_lmr_2"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_rfsh_2"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_rfsh"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_pch_2"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_lmr"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_elmr"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_pch"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_wait"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_wait" uses code string "000000000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_pch" uses code string "000000011"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_elmr" uses code string "000000101"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_lmr" uses code string "000001001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_pch_2" uses code string "000010001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_rfsh" uses code string "000100001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_rfsh_2" uses code string "001000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_lmr_2" uses code string "010000001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|ddr_init_state.s_init_done" uses code string "100000001"
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state.100"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state.010"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state.001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state.001" uses code string "000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state.010" uses code string "011"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|master_state.100" uses code string "101"
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state.100"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state.010"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state.001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state.001" uses code string "000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state.010" uses code string "011"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|slave_state.100" uses code string "101"
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state.100"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state.010"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state.001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state.001" uses code string "000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state.010" uses code string "011"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state.100" uses code string "101"
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state.100"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state.010"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state.001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state.001" uses code string "000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state.010" uses code string "011"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|slave_state.100" uses code string "101"
Info: Selected One-Hot state machine encoding method for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize"
Info: Encoding result for state machine "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize"
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.010"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001"
        Info: Encoded state bit "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.000" uses code string "000000"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001" uses code string "000011"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.010" uses code string "000101"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011" uses code string "001001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100" uses code string "010001"
    Info: State "|cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101" uses code string "100001"
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|pll_reconfigure_clock_index[2]" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.reset"
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_read" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_rd"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_write" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_wr"
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.reset" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|dqs_toggle_le_1"
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|dqs_toggle_le_3" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|dqs_toggle_eq_0"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Add8"
Info: Elaborated megafunction instantiation "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|lpm_add_sub:Add8"
Info: Instantiated megafunction "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|lpm_add_sub:Add8" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "33"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_2ng.tdf
    Info: Found entity 1: add_sub_2ng
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|state.s_wait_for_init_done" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|calibrate_and_setup_physical_interface_detected"
Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 116 WYSIWYG logic cells and I/Os untouched
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_state.010" merged to single register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|master_read"
Info: Performing gate-level register retiming
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated|tri_buf1a[0]"
    Warning: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_gve:auto_generated|tri_buf1a[0]"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "top_flash_ssram_a[0]" is stuck at GND
Info: 457 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe|data_out" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_bit_pipe:endofpacket_bit_pipe|data_in_d1" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe|data_out" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe|data_in_d1" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_2x_deg_choice" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|ac_1t" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|dec_read_lat_sync_r" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|finished_ap_trcd" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[13]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[12]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[11]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[10]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[9]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[8]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[7]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[6]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[5]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[4]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[3]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[2]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[1]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer|ap_trcd_pipe[0]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[13]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[12]" lost all its fanouts during netlist optimizations.
    Info: Register "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer|ap_trcd_pipe[11]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_9ii:altpll_dyn_phase_le2|combout"
    Info (17048): Logic cell "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_aii:altpll_dyn_phase_le4|combout"
    Info (17048): Logic cell "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_bii:altpll_dyn_phase_le5|combout"
    Info (17048): Logic cell "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|remap_decoy_le3a[0]"
    Info (17048): Logic cell "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|remap_decoy_le3a[1]"
    Info (17048): Logic cell "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|remap_decoy_le3a[2]"
Info: Implemented 10029 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 62 output pins
    Info: Implemented 52 bidirectional pins
    Info: Implemented 9343 logic cells
    Info: Implemented 511 RAM segments
    Info: Implemented 2 ClockLock PLLs
    Info: Implemented 4 DSP elements
Info: Design contains 1 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info: Pin "top_flash_ssram_a[0]" is virtual output pin
Info: Generated suppressed messages file /home/netlab/ngunton/Av_Sys_rtos/standard/cycloneIII_3c25_niosII_standard.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 294 warnings
    Info: Processing ended: Thu Dec 10 13:15:09 2009
    Info: Elapsed time: 00:03:21
    Info: Total CPU time (on all processors): 00:03:02
