// Seed: 399889692
module module_0;
  initial begin
    id_0 <= 1 == 1;
    disable id_1;
  end
  type_5(
      1, id_2, id_2
  );
  logic id_3;
  type_7(
      id_2, 0, (1'b0)
  );
  logic id_4;
endmodule
