
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037860    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001094    0.000547    0.000547 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002326    0.022248    0.151735    0.152282 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022248    0.000000    0.152282 ^ fanout74/A (sg13g2_buf_1)
     5    0.019572    0.088496    0.105684    0.257967 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.088496    0.000034    0.258000 ^ fanout73/A (sg13g2_buf_1)
     5    0.020847    0.092686    0.138129    0.396129 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.092686    0.000062    0.396191 ^ fanout72/A (sg13g2_buf_4)
     8    0.037741    0.054368    0.140841    0.537031 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.054368    0.000205    0.537236 ^ _226_/A (sg13g2_xor2_1)
     3    0.010072    0.112236    0.142806    0.680042 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.112236    0.000005    0.680047 ^ _240_/B (sg13g2_nand2_1)
     3    0.009029    0.071610    0.101576    0.781623 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.071610    0.000012    0.781635 v _268_/A1 (sg13g2_a21oi_1)
     1    0.003202    0.068469    0.077808    0.859443 ^ _268_/Y (sg13g2_a21oi_1)
                                                         _092_ (net)
                      0.068469    0.000003    0.859446 ^ _269_/B1 (sg13g2_a21oi_1)
     1    0.003225    0.046144    0.042915    0.902360 v _269_/Y (sg13g2_a21oi_1)
                                                         _093_ (net)
                      0.046144    0.000003    0.902363 v _270_/A2 (sg13g2_a21oi_1)
     1    0.003409    0.058786    0.079231    0.981594 ^ _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.058786    0.000005    0.981598 ^ _273_/A (sg13g2_nor2_1)
     1    0.003223    0.028915    0.044843    1.026441 v _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.028915    0.000004    1.026445 v _274_/B1 (sg13g2_a22oi_1)
     1    0.055516    0.483097    0.378919    1.405363 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.483100    0.001062    1.406425 ^ sine_out[1] (out)
                                              1.406425   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.406425   data arrival time
---------------------------------------------------------------------------------------------
                                              1.443575   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
