Release 9.1.03i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.41 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.41 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: TopLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopLevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopLevel"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : TopLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : TopLevel.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mult12.v" in library work
Compiling verilog file "dpram2048x8.v" in library work
Module <mult12> compiled
Compiling verilog file "./dpram10240x8.v" in library work
Module <dpram2048x8> compiled
Compiling verilog file "./ColorLUT.v" in library work
Module <dpram10240x8> compiled
Compiling verilog file "vga.v" in library work
Module <ColorLUT> compiled
Compiling verilog file "timer.v" in library work
Module <vga> compiled
Compiling verilog file "leddisplay.v" in library work
Module <timer> compiled
Compiling verilog file "avrif.v" in library work
Module <leddisplay> compiled
Compiling verilog file "TopLevel.v" in library work
Module <avrif> compiled
Module <TopLevel> compiled
No errors in compilation
Analysis of file <"TopLevel.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TopLevel> in library <work>.

Analyzing hierarchy for module <avrif> in library <work> with parameters.
	ADR_CTL = "1111000000100000"
	ADR_LEDDISPHI = "1111000000000011"
	ADR_LEDDISPLO = "1111000000000010"
	ADR_RESET = "1111000000000001"
	ADR_SERPER = "1111000000000100"
	ADR_SER_RFIFOHI = "1111000000001011"
	ADR_SER_RFIFOLO = "1111000000001010"
	ADR_SER_STATUS = "1111000000001100"
	ADR_SER_TFIFOHI = "1111000000001001"
	ADR_SER_TFIFOLO = "1111000000001000"
	ADR_SINGLE = "1111000000100001"
	ADR_TIMER = "1111000001000000"
	ADR_TIMER_BLK = "0000111101000"
	ADR_VGA_END = "0111000000011111"
	ADR_VGA_START = "0100000000000000"
	STATUSLED = "1111000000000000"

Analyzing hierarchy for module <leddisplay> in library <work>.

Analyzing hierarchy for module <vga> in library <work> with parameters.
	ADR_CHARRAM = "0100000000000000"
	ADR_CHARRAMEND = "0110011111111111"
	ADR_CTL = "0111000000010000"
	ADR_FONTRAM = "0110100000000000"
	ADR_FONTRAM_END = "0110111111111111"
	ADR_LUTRAM = "0111000000000000"
	ADR_LUTRAM_END = "0111000000001111"
	CTL_DONE = "010000000"
	CTL_INC_ADR = "000010000"
	CTL_MUX_CHAR = "000000001"
	CTL_MUX_READ = "000000010"
	CTL_MUX_WRITE = "000000100"
	CTL_RST_ADR = "000001000"
	CTL_WD_HOLD = "000100000"
	CTL_WD_RAM = "001000000"
	HSTATE_BP = "01"
	HSTATE_DISP = "10"
	HSTATE_FP = "11"
	HSTATE_SYNC = "00"
	VS_DONE = "100"
	VS_IDLE = "000"
	VS_NOP = "010"
	VS_READ = "001"
	VS_WRITE = "011"

Analyzing hierarchy for module <timer> in library <work> with parameters.
	TIMER_CNTRH = "001"
	TIMER_CNTRL = "000"
	TIMER_CTRL = "111"
	TIMER_DOLATCH = "110"
	TIMER_LCHHI = "101"
	TIMER_LCHLO = "100"
	TIMER_RLDHI = "011"
	TIMER_RLDLO = "010"
	TIMER_STATUS = "110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TopLevel>.
Module <TopLevel> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <Io0> in unit <TopLevel>.
    Set user-defined property "DRIVE =  12" for instance <Io0> in unit <TopLevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <Io0> in unit <TopLevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <Io0> in unit <TopLevel>.
    Set user-defined property "SLEW =  SLOW" for instance <Io0> in unit <TopLevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <Io0> in unit <TopLevel>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <Io1> in unit <TopLevel>.
    Set user-defined property "DRIVE =  12" for instance <Io1> in unit <TopLevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <Io1> in unit <TopLevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <Io1> in unit <TopLevel>.
    Set user-defined property "SLEW =  SLOW" for instance <Io1> in unit <TopLevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <Io1> in unit <TopLevel>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <Io2> in unit <TopLevel>.
    Set user-defined property "DRIVE =  12" for instance <Io2> in unit <TopLevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <Io2> in unit <TopLevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <Io2> in unit <TopLevel>.
    Set user-defined property "SLEW =  SLOW" for instance <Io2> in unit <TopLevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <Io2> in unit <TopLevel>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <Io3> in unit <TopLevel>.
    Set user-defined property "DRIVE =  12" for instance <Io3> in unit <TopLevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <Io3> in unit <TopLevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <Io3> in unit <TopLevel>.
    Set user-defined property "SLEW =  SLOW" for instance <Io3> in unit <TopLevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <Io3> in unit <TopLevel>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <Io4> in unit <TopLevel>.
    Set user-defined property "DRIVE =  12" for instance <Io4> in unit <TopLevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <Io4> in unit <TopLevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <Io4> in unit <TopLevel>.
    Set user-defined property "SLEW =  SLOW" for instance <Io4> in unit <TopLevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <Io4> in unit <TopLevel>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <Io5> in unit <TopLevel>.
    Set user-defined property "DRIVE =  12" for instance <Io5> in unit <TopLevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <Io5> in unit <TopLevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <Io5> in unit <TopLevel>.
    Set user-defined property "SLEW =  SLOW" for instance <Io5> in unit <TopLevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <Io5> in unit <TopLevel>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <Io6> in unit <TopLevel>.
    Set user-defined property "DRIVE =  12" for instance <Io6> in unit <TopLevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <Io6> in unit <TopLevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <Io6> in unit <TopLevel>.
    Set user-defined property "SLEW =  SLOW" for instance <Io6> in unit <TopLevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <Io6> in unit <TopLevel>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <Io7> in unit <TopLevel>.
    Set user-defined property "DRIVE =  12" for instance <Io7> in unit <TopLevel>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <Io7> in unit <TopLevel>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <Io7> in unit <TopLevel>.
    Set user-defined property "SLEW =  SLOW" for instance <Io7> in unit <TopLevel>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <Io7> in unit <TopLevel>.
Analyzing module <avrif> in library <work>.
WARNING:Xst:863 - "avrif.v" line 71: Name conflict (<vgaIRQ> and <vgaIrq>, renaming vgaIRQ as vgairq_rnm0).
	ADR_CTL = 16'b1111000000100000
	ADR_LEDDISPHI = 16'b1111000000000011
	ADR_LEDDISPLO = 16'b1111000000000010
	ADR_RESET = 16'b1111000000000001
	ADR_SERPER = 16'b1111000000000100
	ADR_SER_RFIFOHI = 16'b1111000000001011
	ADR_SER_RFIFOLO = 16'b1111000000001010
	ADR_SER_STATUS = 16'b1111000000001100
	ADR_SER_TFIFOHI = 16'b1111000000001001
	ADR_SER_TFIFOLO = 16'b1111000000001000
	ADR_SINGLE = 16'b1111000000100001
	ADR_TIMER = 16'b1111000001000000
	ADR_TIMER_BLK = 13'b0000111101000
	ADR_VGA_END = 16'b0111000000011111
	ADR_VGA_START = 16'b0100000000000000
	STATUSLED = 16'b1111000000000000
WARNING:Xst:905 - "avrif.v" line 237: The signals <rdVGA> are missing in the sensitivity list of always block.
Module <avrif> is correct for synthesis.
 
Analyzing module <vga> in library <work>.
	ADR_CHARRAM = 16'b0100000000000000
	ADR_CHARRAMEND = 16'b0110011111111111
	ADR_CTL = 16'b0111000000010000
	ADR_FONTRAM = 16'b0110100000000000
	ADR_FONTRAM_END = 16'b0110111111111111
	ADR_LUTRAM = 16'b0111000000000000
	ADR_LUTRAM_END = 16'b0111000000001111
	CTL_DONE = 9'b010000000
	CTL_INC_ADR = 9'b000010000
	CTL_MUX_CHAR = 9'b000000001
	CTL_MUX_READ = 9'b000000010
	CTL_MUX_WRITE = 9'b000000100
	CTL_RST_ADR = 9'b000001000
	CTL_WD_HOLD = 9'b000100000
	CTL_WD_RAM = 9'b001000000
	HSTATE_BP = 2'b01
	HSTATE_DISP = 2'b10
	HSTATE_FP = 2'b11
	HSTATE_SYNC = 2'b00
	VS_DONE = 3'b100
	VS_IDLE = 3'b000
	VS_NOP = 3'b010
	VS_READ = 3'b001
	VS_WRITE = 3'b011
WARNING:Xst:905 - "vga.v" line 590: The signals <rAdr> are missing in the sensitivity list of always block.
WARNING:Xst:905 - "vga.v" line 653: The signals <CharAdr, rAdr, wAdr> are missing in the sensitivity list of always block.
WARNING:Xst:2211 - "mult12.v" line 557: Instantiating black box module <mult12>.
Module <vga> is correct for synthesis.
 
Analyzing module <timer> in library <work>.
	TIMER_CNTRH = 3'b001
	TIMER_CNTRL = 3'b000
	TIMER_CTRL = 3'b111
	TIMER_DOLATCH = 3'b110
	TIMER_LCHHI = 3'b101
	TIMER_LCHLO = 3'b100
	TIMER_RLDHI = 3'b011
	TIMER_RLDLO = 3'b010
	TIMER_STATUS = 3'b110
Module <timer> is correct for synthesis.
 
Analyzing module <leddisplay> in library <work>.
Module <leddisplay> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <leddisplay>.
    Related source file is "leddisplay.v".
    Found 16x7-bit ROM for signal <led>.
    Found 1-of-4 decoder for signal <dig>.
    Found 4-bit 4-to-1 multiplexer for signal <t>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <leddisplay> synthesized.


Synthesizing Unit <timer>.
    Related source file is "timer.v".
    Found 1-bit register for signal <irq>.
    Found 1-bit register for signal <toggle>.
    Found 16-bit up counter for signal <cntr>.
    Found 8-bit register for signal <ctrl>.
    Found 16-bit register for signal <latch>.
    Found 16-bit register for signal <reload>.
    Found 8-bit 8-to-1 multiplexer for signal <rmux>.
    Found 8-bit up counter for signal <tb>.
    Found 1-bit register for signal <tbD1>.
    Found 1-bit 8-to-1 multiplexer for signal <tbmux>.
    Found 1-bit register for signal <TimeBase>.
    Found 16-bit comparator equal for signal <toggle$cmp_eq0000> created at line 151.
    Summary:
	inferred   2 Counter(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <timer> synthesized.


Synthesizing Unit <vga>.
    Related source file is "vga.v".
WARNING:Xst:646 - Signal <Ctl<8>> is assigned but never used.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <HState> of Case statement line 200 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <HState> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <HState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | pixclk (positive)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vsCS>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <B>.
    Found 1-bit register for signal <G>.
    Found 1-bit register for signal <R>.
    Found 13-bit adder for signal <CharAdr>.
    Found 7-bit up counter for signal <CharCol>.
    Found 6-bit up counter for signal <CharRow>.
    Found 1-bit register for signal <doBlockMove>.
    Found 3-bit up counter for signal <FontLine>.
    Found 10-bit down counter for signal <HCounter>.
    Found 1-bit register for signal <Ht>.
    Found 1-bit register for signal <irqBlockMove>.
    Found 10-bit down counter for signal <LineCounter>.
    Found 1-bit 8-to-1 multiplexer for signal <Pix>.
    Found 1-bit register for signal <pixclk>.
    Found 3-bit up counter for signal <PixCount>.
    Found 13-bit up counter for signal <rAdr>.
    Found 10-bit comparator greater for signal <VDisp$cmp_gt0000> created at line 301.
    Found 10-bit comparator lessequal for signal <VDisp$cmp_le0000> created at line 301.
    Found 1-bit register for signal <Vp>.
    Found 16-bit register for signal <vsHold>.
    Found 11-bit register for signal <VSyncCounter>.
    Found 11-bit subtractor for signal <VSyncCounter$addsub0000> created at line 287.
    Found 13-bit up counter for signal <wAdr>.
    Found 16-bit comparator greatequal for signal <wdCharRam$cmp_ge0000> created at line 322.
    Found 16-bit comparator lessequal for signal <wdCharRam$cmp_le0000> created at line 322.
    Found 16-bit comparator greatequal for signal <wdFontRam$cmp_ge0000> created at line 328.
    Found 16-bit comparator lessequal for signal <wdFontRam$cmp_le0000> created at line 328.
    Found 16-bit comparator greatequal for signal <wdLut$cmp_ge0000> created at line 310.
    Found 16-bit comparator lessequal for signal <wdLut$cmp_le0000> created at line 310.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   8 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vga> synthesized.


Synthesizing Unit <avrif>.
    Related source file is "avrif.v".
WARNING:Xst:646 - Signal <SingleStep> is assigned but never used.
WARNING:Xst:646 - Signal <toggle> is assigned but never used.
WARNING:Xst:1780 - Signal <vgaIrq> is never used or assigned.
WARNING:Xst:1780 - Signal <srCntr> is never used or assigned.
WARNING:Xst:1780 - Signal <audiopwm> is never used or assigned.
WARNING:Xst:1780 - Signal <Sclk> is never used or assigned.
WARNING:Xst:1780 - Signal <Sce> is never used or assigned.
WARNING:Xst:1780 - Signal <Sdo> is never used or assigned.
WARNING:Xst:1780 - Signal <sample> is never used or assigned.
WARNING:Xst:646 - Signal <Srst> is assigned but never used.
    Found 8-bit register for signal <EA>.
    Found 8-bit register for signal <la>.
    Found 8-bit register for signal <alow>.
    Found 8-bit register for signal <CtlPort>.
    Found 8-bit register for signal <LedOut>.
    Found 1-bit register for signal <wdedge>.
    Found 1-bit register for signal <wdstrobe>.
    Found 16-bit comparator greatequal for signal <wdTimer$cmp_ge0000> created at line 193.
    Found 16-bit comparator lessequal for signal <wdTimer$cmp_le0000> created at line 193.
    Found 16-bit comparator greatequal for signal <wdVGA$cmp_ge0000> created at line 199.
    Found 16-bit comparator lessequal for signal <wdVGA$cmp_le0000> created at line 199.
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <avrif> synthesized.


Synthesizing Unit <TopLevel>.
    Related source file is "TopLevel.v".
WARNING:Xst:1780 - Signal <e> is never used or assigned.
WARNING:Xst:1780 - Signal <timerO> is never used or assigned.
    Found 8-bit up counter for signal <selcntr>.
    Summary:
	inferred   1 Counter(s).
Unit <TopLevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 11-bit subtractor                                     : 1
 13-bit adder                                          : 1
# Counters                                             : 11
 10-bit down counter                                   : 2
 13-bit up counter                                     : 2
 16-bit up counter                                     : 1
 3-bit up counter                                      : 2
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 39
 1-bit register                                        : 30
 11-bit register                                       : 1
 16-bit register                                       : 2
 8-bit register                                        : 6
# Comparators                                          : 13
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 5
 16-bit comparator lessequal                           : 5
# Multiplexers                                         : 4
 1-bit 8-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <AvrInterface/vga1/vsCS> on signal <vsCS[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 110
 100   | 011
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <AvrInterface/vga1/HState> on signal <HState[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx91i.
Reading core <dpram2048x8.ngc>.
Reading core <dpram10240x8.ngc>.
Reading core <ColorLUT.ngc>.
Reading core <mult12.ngc>.
Loading core <dpram2048x8> for timing and area information for instance <font>.
Loading core <dpram10240x8> for timing and area information for instance <charram>.
Loading core <ColorLUT> for timing and area information for instance <BackGround>.
Loading core <ColorLUT> for timing and area information for instance <ForeGround>.
Loading core <mult12> for timing and area information for instance <RowMult1>.
WARNING:Xst:2677 - Node <toggle> of sequential type is unconnected in block <timer1>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 11-bit subtractor                                     : 1
 13-bit adder                                          : 1
# Counters                                             : 11
 10-bit down counter                                   : 2
 13-bit up counter                                     : 2
 16-bit up counter                                     : 1
 3-bit up counter                                      : 2
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 126
 Flip-Flops                                            : 126
# Comparators                                          : 13
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 5
 16-bit comparator lessequal                           : 5
# Multiplexers                                         : 11
 1-bit 8-to-1 multiplexer                              : 10
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopLevel> ...

Optimizing unit <timer> ...

Optimizing unit <vga> ...

Optimizing unit <avrif> ...
WARNING:Xst:2677 - Node <AvrInterface/timer1/toggle> of sequential type is unconnected in block <TopLevel>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopLevel, actual ratio is 14.
FlipFlop AvrInterface/vga1/vsCS_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 223
 Flip-Flops                                            : 223

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopLevel.ngr
Top Level Output File Name         : TopLevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 54

Cell Usage :
# BELS                             : 722
#      GND                         : 8
#      INV                         : 33
#      LUT1                        : 53
#      LUT2                        : 46
#      LUT2_D                      : 3
#      LUT3                        : 116
#      LUT3_L                      : 1
#      LUT4                        : 191
#      LUT4_D                      : 5
#      LUT4_L                      : 16
#      MUXCY                       : 104
#      MUXF5                       : 44
#      MUXF6                       : 10
#      VCC                         : 6
#      XORCY                       : 86
# FlipFlops/Latches                : 241
#      FD                          : 30
#      FD_1                        : 8
#      FDC                         : 9
#      FDC_1                       : 1
#      FDCE                        : 72
#      FDE                         : 62
#      FDPE                        : 32
#      FDR                         : 1
#      FDRE                        : 24
#      FDSE                        : 2
# RAMS                             : 12
#      RAM16X1D                    : 6
#      RAMB16_S2_S4                : 4
#      RAMB16_S9_S18               : 1
#      RAMB16_S9_S9                : 1
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 52
#      IBUF                        : 9
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 34
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     261  out of   1920    13%  
 Number of Slice Flip Flops:           241  out of   3840     6%  
 Number of 4 input LUTs:               476  out of   3840    12%  
    Number used as logic:              464
    Number used as RAMs:                12
 Number of IOs:                         54
 Number of bonded IOBs:                 54  out of    173    31%  
 Number of BRAMs:                        6  out of     12    50%  
 Number of MULT18X18s:                   1  out of     12     8%  
 Number of GCLKs:                        3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkin                              | IBUFG+BUFG             | 244   |
wd                                 | BUFGP                  | 1     |
ale                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------+---------------------------------+-------+
Control Signal                                    | Buffer(FF name)                 | Load  |
--------------------------------------------------+---------------------------------+-------+
AvrInterface/reset(AvrInterface/reset_and000047:O)| NONE(AvrInterface/timer1/cntr_1)| 113   |
AvrInterface/wdstrobe(AvrInterface/wdstrobe:Q)    | NONE(AvrInterface/wdedge)       | 1     |
--------------------------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.357ns (Maximum Frequency: 96.556MHz)
   Minimum input arrival time before clock: 9.466ns
   Maximum output required time after clock: 17.492ns
   Maximum combinational path delay: 17.474ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkin'
  Clock period: 10.357ns (frequency: 96.556MHz)
  Total number of paths / destination ports: 13551 / 526
-------------------------------------------------------------------------
Delay:               10.357ns (Levels of Logic = 10)
  Source:            AvrInterface/vga1/CharRow_0 (FF)
  Destination:       AvrInterface/vga1/charram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp9x18.ram (RAM)
  Source Clock:      clkin rising
  Destination Clock: clkin rising

  Data Path: AvrInterface/vga1/CharRow_0 to AvrInterface/vga1/charram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp9x18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.626   0.921  AvrInterface/vga1/CharRow_0 (AvrInterface/vga1/CharRow_0)
     begin scope: 'AvrInterface/vga1/RowMult1'
     begin scope: 'BU2'
     MULT18X18:A0->P6      1   2.187   0.976  U0/gCCM.iCCM/emb_mult_ccm.mult18_ccm.mult18_array/Mmult_pi_mult<0><0> (U0/gCCM.iCCM/emb_mult_ccm.mult18_ccm.mult18_array/pi_mult<0><0><6>)
     begin scope: 'U0/gCCM.iCCM/emb_mult_ccm.mult18_ccm.mult18_array/Pdelay'
     end scope: 'U0/gCCM.iCCM/emb_mult_ccm.mult18_ccm.mult18_array/Pdelay'
     end scope: 'BU2'
     end scope: 'AvrInterface/vga1/RowMult1'
     LUT1:I0->O            1   0.479   0.000  AvrInterface/vga1/Madd_CharAdr_cy<10>_rt (AvrInterface/vga1/Madd_CharAdr_cy<10>_rt)
     MUXCY:S->O            1   0.435   0.000  AvrInterface/vga1/Madd_CharAdr_cy<10> (AvrInterface/vga1/Madd_CharAdr_cy<10>)
     XORCY:CI->O           1   0.786   0.740  AvrInterface/vga1/Madd_CharAdr_xor<11> (AvrInterface/vga1/CharAdr<11>)
     LUT3:I2->O            6   0.479   1.148  AvrInterface/vga1/AdrMux<11> (AvrInterface/vga1/AdrMux<11>)
     begin scope: 'AvrInterface/vga1/charram'
     begin scope: 'BU2'
     LUT3:I0->O            1   0.479   0.681  U0/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/enout_4_cmp_eq00001 (U0/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/enout_4_cmp_eq0000)
     RAMB16_S9_S18:ENB         0.421          U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp9x18.ram
    ----------------------------------------
    Total                     10.357ns (5.892ns logic, 4.465ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkin'
  Total number of paths / destination ports: 1313 / 208
-------------------------------------------------------------------------
Offset:              9.466ns (Levels of Logic = 7)
  Source:            a<4> (PAD)
  Destination:       AvrInterface/timer1/irq (FF)
  Destination Clock: clkin rising

  Data Path: a<4> to AvrInterface/timer1/irq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.715   1.304  a_4_IBUF (a_4_IBUF)
     LUT4:I0->O            4   0.479   1.074  AvrInterface/Mcompar_wdVGA_cmp_le0000_lut<4> (AvrInterface/N10)
     LUT4:I0->O            1   0.479   0.000  AvrInterface/wdTimer_and00002141 (N1132)
     MUXF5:I1->O          10   0.314   1.134  AvrInterface/wdTimer_and0000214_f5 (AvrInterface/rdTimer)
     LUT2_D:I1->LO         1   0.479   0.123  AvrInterface/wdTimer_and00001 (N1165)
     LUT4:I3->O           17   0.479   1.202  AvrInterface/timer1/latch_and00001 (AvrInterface/timer1/latch_and0000)
     LUT3:I2->O            1   0.479   0.681  AvrInterface/timer1/irq_not00011 (AvrInterface/timer1/irq_not0001)
     FDCE:CE                   0.524          AvrInterface/timer1/irq
    ----------------------------------------
    Total                      9.466ns (3.948ns logic, 5.518ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ale'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.901ns (Levels of Logic = 1)
  Source:            ad<0> (PAD)
  Destination:       AvrInterface/alow_0 (FF)
  Destination Clock: ale falling

  Data Path: ad<0> to AvrInterface/alow_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          15   0.715   1.010  Io0 (din<0>)
     FD_1:D                    0.176          AvrInterface/alow_0
    ----------------------------------------
    Total                      1.901ns (0.891ns logic, 1.010ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkin'
  Total number of paths / destination ports: 395 / 38
-------------------------------------------------------------------------
Offset:              14.654ns (Levels of Logic = 9)
  Source:            AvrInterface/vga1/charram/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:       ad<2> (PAD)
  Source Clock:      clkin rising

  Data Path: AvrInterface/vga1/charram/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_2 to ad<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.626   1.014  U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_2 (U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe<2>)
     LUT3:I2->O            8   0.479   1.091  U0/blk_mem_generator/valid.cstr/has_mux_a.A/Mmux_dout_mux111 (N11)
     LUT4:I1->O            1   0.479   0.740  U0/blk_mem_generator/valid.cstr/has_mux_a.A/Mmux_dout_mux31 (douta(2))
     end scope: 'BU2'
     end scope: 'AvrInterface/vga1/charram'
     LUT4:I2->O            1   0.479   0.704  AvrInterface/d<2>10 (AvrInterface/d<2>_map8)
     LUT4:I3->O            1   0.479   0.851  AvrInterface/d<2>18 (AvrInterface/d<2>_map10)
     LUT4:I1->O            1   0.479   0.851  AvrInterface/d<2>74 (AvrInterface/d<2>_map22)
     LUT3:I1->O            1   0.479   0.000  AvrInterface/d<2>1241 (N1141)
     MUXF5:I0->O           1   0.314   0.681  AvrInterface/d<2>124_f5 (d<2>)
     IOBUF:I->IO               4.909          Io2 (ad<2>)
    ----------------------------------------
    Total                     14.654ns (8.723ns logic, 5.931ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ale'
  Total number of paths / destination ports: 1055 / 8
-------------------------------------------------------------------------
Offset:              17.492ns (Levels of Logic = 9)
  Source:            AvrInterface/alow_2 (FF)
  Destination:       ad<6> (PAD)
  Source Clock:      ale falling

  Data Path: AvrInterface/alow_2 to ad<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            38   0.626   1.627  AvrInterface/alow_2 (AvrInterface/alow_2)
     LUT4:I3->O            2   0.479   0.804  AvrInterface/reset_and0000112 (AvrInterface/reset_and00001_map6)
     LUT4:I2->O            6   0.479   1.148  AvrInterface/reset_and0000137 (AvrInterface/N11)
     LUT4:I0->O           15   0.479   1.305  AvrInterface/wdLed_cmp_eq00001 (AvrInterface/rdLed)
     LUT4:I0->O           12   0.479   1.245  AvrInterface/d<0>61 (AvrInterface/N23)
     LUT3:I0->O            1   0.479   0.000  AvrInterface/d<6>441 (N1135)
     MUXF5:I1->O           1   0.314   0.740  AvrInterface/d<6>44_f5 (AvrInterface/d<6>_map17)
     LUT4:I2->O            1   0.479   0.740  AvrInterface/d<6>51 (AvrInterface/d<6>_map18)
     LUT4:I2->O            1   0.479   0.681  AvrInterface/d<6>62 (d<6>)
     IOBUF:I->IO               4.909          Io6 (ad<6>)
    ----------------------------------------
    Total                     17.492ns (9.202ns logic, 8.290ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1734 / 8
-------------------------------------------------------------------------
Delay:               17.474ns (Levels of Logic = 10)
  Source:            a<0> (PAD)
  Destination:       ad<6> (PAD)

  Data Path: a<0> to ad<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   1.259  a_0_IBUF (a_0_IBUF)
     LUT4:I0->O            3   0.479   1.066  AvrInterface/vga1/Mcompar_wdLut_cmp_le0000_lut<1> (AvrInterface/reset_and00001_map13)
     LUT4:I0->O            6   0.479   1.148  AvrInterface/reset_and0000137 (AvrInterface/N11)
     LUT4:I0->O           15   0.479   1.305  AvrInterface/wdLed_cmp_eq00001 (AvrInterface/rdLed)
     LUT4:I0->O           12   0.479   1.245  AvrInterface/d<0>61 (AvrInterface/N23)
     LUT3:I0->O            1   0.479   0.000  AvrInterface/d<6>441 (N1135)
     MUXF5:I1->O           1   0.314   0.740  AvrInterface/d<6>44_f5 (AvrInterface/d<6>_map17)
     LUT4:I2->O            1   0.479   0.740  AvrInterface/d<6>51 (AvrInterface/d<6>_map18)
     LUT4:I2->O            1   0.479   0.681  AvrInterface/d<6>62 (d<6>)
     IOBUF:I->IO               4.909          Io6 (ad<6>)
    ----------------------------------------
    Total                     17.474ns (9.291ns logic, 8.183ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
CPU : 23.64 / 24.11 s | Elapsed : 23.00 / 24.00 s
 
--> 

Total memory usage is 153184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    1 (   0 filtered)

