#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14f70b610 .scope module, "control_unit_tb" "control_unit_tb" 2 3;
 .timescale -9 -12;
v0x14f726250_0 .net "RAM_adr", 7 0, v0x14f711e70_0;  1 drivers
v0x14f7262e0_0 .net "RAM_read", 0 0, v0x14f725770_0;  1 drivers
v0x14f726370_0 .net "Reg_read", 0 0, v0x14f725810_0;  1 drivers
v0x14f726400_0 .net "Reg_write", 0 0, v0x14f7258a0_0;  1 drivers
v0x14f7264b0_0 .net "alu_code", 3 0, v0x14f725a30_0;  1 drivers
v0x14f726580_0 .var "branch_check", 0 0;
v0x14f726630_0 .var "instruction", 15 0;
v0x14f7266e0_0 .net "pc_branch", 0 0, v0x14f725d40_0;  1 drivers
v0x14f726790_0 .net "pc_jump", 0 0, v0x14f725de0_0;  1 drivers
v0x14f7268c0_0 .net "reg1", 1 0, v0x14f725e80_0;  1 drivers
v0x14f726950_0 .net "reg2", 1 0, v0x14f725f30_0;  1 drivers
S_0x14f70b780 .scope module, "uut" "Control_unit" 2 18, 3 1 0, S_0x14f70b610;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /INPUT 1 "branch_check";
    .port_info 2 /OUTPUT 4 "alu_code";
    .port_info 3 /OUTPUT 1 "RAM_read";
    .port_info 4 /OUTPUT 1 "Reg_read";
    .port_info 5 /OUTPUT 1 "Reg_write";
    .port_info 6 /OUTPUT 1 "pc_jump";
    .port_info 7 /OUTPUT 1 "pc_branch";
    .port_info 8 /OUTPUT 2 "reg1";
    .port_info 9 /OUTPUT 2 "reg2";
    .port_info 10 /OUTPUT 8 "RAM_adr";
v0x14f711e70_0 .var "RAM_adr", 7 0;
v0x14f725770_0 .var "RAM_read", 0 0;
v0x14f725810_0 .var "Reg_read", 0 0;
v0x14f7258a0_0 .var "Reg_write", 0 0;
v0x14f725940_0 .net "adr", 7 0, L_0x14f726ce0;  1 drivers
v0x14f725a30_0 .var "alu_code", 3 0;
v0x14f725ae0_0 .net "branch_check", 0 0, v0x14f726580_0;  1 drivers
v0x14f725b80_0 .net "instruction", 15 0, v0x14f726630_0;  1 drivers
v0x14f725c30_0 .net "opcode", 3 0, L_0x14f7269e0;  1 drivers
v0x14f725d40_0 .var "pc_branch", 0 0;
v0x14f725de0_0 .var "pc_jump", 0 0;
v0x14f725e80_0 .var "reg1", 1 0;
v0x14f725f30_0 .var "reg2", 1 0;
v0x14f725fe0_0 .net "rs1", 1 0, L_0x14f726ae0;  1 drivers
v0x14f726090_0 .net "rs2", 1 0, L_0x14f726b80;  1 drivers
E_0x14f70c630/0 .event anyedge, v0x14f725b80_0, v0x14f725c30_0, v0x14f725fe0_0, v0x14f726090_0;
E_0x14f70c630/1 .event anyedge, v0x14f725940_0, v0x14f725ae0_0;
E_0x14f70c630 .event/or E_0x14f70c630/0, E_0x14f70c630/1;
L_0x14f7269e0 .part v0x14f726630_0, 12, 4;
L_0x14f726ae0 .part v0x14f726630_0, 10, 2;
L_0x14f726b80 .part v0x14f726630_0, 8, 2;
L_0x14f726ce0 .part v0x14f726630_0, 0, 8;
    .scope S_0x14f70b780;
T_0 ;
    %wait E_0x14f70c630;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14f725a30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f725770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f725810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f7258a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f725de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f725d40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14f725e80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14f725f30_0, 0, 2;
    %load/vec4 v0x14f725b80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x14f711e70_0, 0, 8;
    %load/vec4 v0x14f725c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14f725a30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f725810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f7258a0_0, 0, 1;
    %load/vec4 v0x14f725fe0_0;
    %store/vec4 v0x14f725e80_0, 0, 2;
    %load/vec4 v0x14f726090_0;
    %store/vec4 v0x14f725f30_0, 0, 2;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14f725a30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f725810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f7258a0_0, 0, 1;
    %load/vec4 v0x14f725fe0_0;
    %store/vec4 v0x14f725e80_0, 0, 2;
    %load/vec4 v0x14f726090_0;
    %store/vec4 v0x14f725f30_0, 0, 2;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f725770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f7258a0_0, 0, 1;
    %load/vec4 v0x14f725fe0_0;
    %store/vec4 v0x14f725e80_0, 0, 2;
    %load/vec4 v0x14f725940_0;
    %store/vec4 v0x14f711e70_0, 0, 8;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f725de0_0, 0, 1;
    %load/vec4 v0x14f725940_0;
    %store/vec4 v0x14f711e70_0, 0, 8;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x14f725c30_0;
    %store/vec4 v0x14f725a30_0, 0, 4;
    %load/vec4 v0x14f725fe0_0;
    %store/vec4 v0x14f725e80_0, 0, 2;
    %load/vec4 v0x14f726090_0;
    %store/vec4 v0x14f725f30_0, 0, 2;
    %load/vec4 v0x14f725ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f725d40_0, 0, 1;
    %load/vec4 v0x14f725940_0;
    %store/vec4 v0x14f711e70_0, 0, 8;
T_0.8 ;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x14f725c30_0;
    %store/vec4 v0x14f725a30_0, 0, 4;
    %load/vec4 v0x14f725fe0_0;
    %store/vec4 v0x14f725e80_0, 0, 2;
    %load/vec4 v0x14f726090_0;
    %store/vec4 v0x14f725f30_0, 0, 2;
    %load/vec4 v0x14f725ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f725d40_0, 0, 1;
    %load/vec4 v0x14f725940_0;
    %store/vec4 v0x14f711e70_0, 0, 8;
T_0.10 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x14f725c30_0;
    %store/vec4 v0x14f725a30_0, 0, 4;
    %load/vec4 v0x14f725fe0_0;
    %store/vec4 v0x14f725e80_0, 0, 2;
    %load/vec4 v0x14f726090_0;
    %store/vec4 v0x14f725f30_0, 0, 2;
    %load/vec4 v0x14f725ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f725d40_0, 0, 1;
    %load/vec4 v0x14f725940_0;
    %store/vec4 v0x14f711e70_0, 0, 8;
T_0.12 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14f70b610;
T_1 ;
    %vpi_call 2 34 "$monitor", "Time=%0t | Instr=%b | ALU=%b | R_Read=%b | R_Write=%b | Jmp=%b | Brch=%b | Reg1=%b | Reg2=%b | RAM_Adr=%b | RAM_read=%b", $time, v0x14f726630_0, v0x14f7264b0_0, v0x14f726370_0, v0x14f726400_0, v0x14f726790_0, v0x14f7266e0_0, v0x14f7268c0_0, v0x14f726950_0, v0x14f726250_0, v0x14f7262e0_0 {0 0 0};
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x14f726630_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f726580_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "control_unit_tb.v";
    "control_unit.v";
