$comment
	File created using the following command:
		vcd file half-adder.msim.vcd -direction
$end
$date
	Fri Sep 17 11:21:09 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module two_bits_compare_vlg_vec_tst $end
$var reg 1 ! A1 $end
$var reg 1 " A2 $end
$var reg 1 # B1 $end
$var reg 1 $ B2 $end
$var wire 1 % Eq $end
$var wire 1 & Gt $end
$var wire 1 ' Ls $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . A1~combout $end
$var wire 1 / B1~combout $end
$var wire 1 0 A2~combout $end
$var wire 1 1 B2~combout $end
$var wire 1 2 inst8~0_combout $end
$var wire 1 3 inst12~0_combout $end
$var wire 1 4 inst16~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
0&
0'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
03
04
$end
#60000
1!
1.
13
12
1&
0%
#120000
1#
1/
03
02
0&
1%
#180000
1$
0#
11
0/
14
12
1'
0%
#240000
1"
0!
10
0.
04
02
0'
1%
#300000
0$
01
13
12
1&
0%
#360000
0"
00
03
02
0&
1%
#440000
1#
1$
1/
11
14
12
1'
0%
#500000
1"
10
#540000
0#
0$
0/
01
04
13
0'
1&
#600000
1!
1.
#620000
0"
00
#680000
1$
11
14
03
1'
0&
#700000
0!
0.
#760000
0$
01
04
02
0'
1%
#820000
1#
1/
14
12
1'
0%
#880000
0#
0/
04
02
0'
1%
#1000000
