#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar 11 18:10:26 2024
# Process ID: 36596
# Current directory: /home/fpga/Desktop/test/project_final/project_final.runs/impl_1
# Command line: vivado -log design_1.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1.tcl -notrace
# Log file: /home/fpga/Desktop/test/project_final/project_final.runs/impl_1/design_1.vdi
# Journal file: /home/fpga/Desktop/test/project_final/project_final.runs/impl_1/vivado.jou
# Running On: cse-HP-ProDesk-600-G3-MT, OS: Linux, CPU Frequency: 800.000 MHz, CPU Physical cores: 4, Host memory: 8191 MB
#-----------------------------------------------------------
source design_1.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1307.531 ; gain = 2.992 ; free physical = 1242 ; free virtual = 3972
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fpga/Desktop/test/export_final'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_1 -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/Desktop/test/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_fourbit_adder_0_0/design_1_fourbit_adder_0_0.dcp' for cell 'fourbit_adder_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1681.227 ; gain = 0.000 ; free physical = 865 ; free virtual = 3621
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/Desktop/test/project_final/project_final.srcs/constrs_1/new/myxdc.xdc]
Finished Parsing XDC File [/home/fpga/Desktop/test/project_final/project_final.srcs/constrs_1/new/myxdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1885.941 ; gain = 0.000 ; free physical = 773 ; free virtual = 3529
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1885.941 ; gain = 566.535 ; free physical = 772 ; free virtual = 3529
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1885.941 ; gain = 0.000 ; free physical = 758 ; free virtual = 3515

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 181da1bfa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2357.496 ; gain = 471.555 ; free physical = 323 ; free virtual = 3097

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 181da1bfa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.246 ; gain = 0.000 ; free physical = 146 ; free virtual = 2812

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 181da1bfa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2661.246 ; gain = 0.000 ; free physical = 146 ; free virtual = 2812
Phase 1 Initialization | Checksum: 181da1bfa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2661.246 ; gain = 0.000 ; free physical = 146 ; free virtual = 2812

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 181da1bfa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2661.246 ; gain = 0.000 ; free physical = 146 ; free virtual = 2812

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 181da1bfa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2661.246 ; gain = 0.000 ; free physical = 146 ; free virtual = 2812
Phase 2 Timer Update And Timing Data Collection | Checksum: 181da1bfa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2661.246 ; gain = 0.000 ; free physical = 146 ; free virtual = 2812

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 181da1bfa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2661.246 ; gain = 0.000 ; free physical = 146 ; free virtual = 2812
Retarget | Checksum: 181da1bfa
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 181da1bfa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2661.246 ; gain = 0.000 ; free physical = 146 ; free virtual = 2812
Constant propagation | Checksum: 181da1bfa
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 181da1bfa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2661.246 ; gain = 0.000 ; free physical = 146 ; free virtual = 2812
Sweep | Checksum: 181da1bfa
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 181da1bfa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2693.262 ; gain = 32.016 ; free physical = 145 ; free virtual = 2812
BUFG optimization | Checksum: 181da1bfa
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 181da1bfa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2693.262 ; gain = 32.016 ; free physical = 145 ; free virtual = 2812
Shift Register Optimization | Checksum: 181da1bfa
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 181da1bfa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2693.262 ; gain = 32.016 ; free physical = 145 ; free virtual = 2812
Post Processing Netlist | Checksum: 181da1bfa
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 181da1bfa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2693.262 ; gain = 32.016 ; free physical = 145 ; free virtual = 2812

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.262 ; gain = 0.000 ; free physical = 145 ; free virtual = 2812
Phase 9.2 Verifying Netlist Connectivity | Checksum: 181da1bfa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2693.262 ; gain = 32.016 ; free physical = 145 ; free virtual = 2812
Phase 9 Finalization | Checksum: 181da1bfa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2693.262 ; gain = 32.016 ; free physical = 145 ; free virtual = 2812
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 181da1bfa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2693.262 ; gain = 32.016 ; free physical = 145 ; free virtual = 2812
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.262 ; gain = 0.000 ; free physical = 145 ; free virtual = 2812

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 181da1bfa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2693.262 ; gain = 0.000 ; free physical = 145 ; free virtual = 2812

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 181da1bfa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.262 ; gain = 0.000 ; free physical = 145 ; free virtual = 2812

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.262 ; gain = 0.000 ; free physical = 145 ; free virtual = 2812
Ending Netlist Obfuscation Task | Checksum: 181da1bfa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.262 ; gain = 0.000 ; free physical = 145 ; free virtual = 2812
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2693.262 ; gain = 807.320 ; free physical = 145 ; free virtual = 2812
INFO: [runtcl-4] Executing : report_drc -file design_1_drc_opted.rpt -pb design_1_drc_opted.pb -rpx design_1_drc_opted.rpx
Command: report_drc -file design_1_drc_opted.rpt -pb design_1_drc_opted.pb -rpx design_1_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/Desktop/test/project_final/project_final.runs/impl_1/design_1_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 133 ; free virtual = 2778
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 133 ; free virtual = 2778
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 133 ; free virtual = 2778
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 133 ; free virtual = 2777
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 133 ; free virtual = 2777
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 133 ; free virtual = 2778
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 133 ; free virtual = 2778
INFO: [Common 17-1381] The checkpoint '/home/fpga/Desktop/test/project_final/project_final.runs/impl_1/design_1_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 197 ; free virtual = 2777
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fca0bc7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 197 ; free virtual = 2777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 197 ; free virtual = 2777

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fca0bc7e

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 193 ; free virtual = 2762

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 166cefd7b

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 193 ; free virtual = 2762

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 166cefd7b

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:01 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 185 ; free virtual = 2755
Phase 1 Placer Initialization | Checksum: 166cefd7b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:02 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 169 ; free virtual = 2739

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 166cefd7b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:02 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 183 ; free virtual = 2753

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 166cefd7b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:02 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 182 ; free virtual = 2752

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 166cefd7b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:02 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 182 ; free virtual = 2752

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 13be7add4

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:02 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 171 ; free virtual = 2743
Phase 2 Global Placement | Checksum: 13be7add4

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:02 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 171 ; free virtual = 2743

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13be7add4

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:02 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 171 ; free virtual = 2743

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1337ce148

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:02 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 171 ; free virtual = 2743

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1835a3602

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:02 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 171 ; free virtual = 2743

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1835a3602

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:02 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 171 ; free virtual = 2743

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15c1be2d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 167 ; free virtual = 2739

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15c1be2d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 167 ; free virtual = 2739

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15c1be2d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 167 ; free virtual = 2739
Phase 3 Detail Placement | Checksum: 15c1be2d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 167 ; free virtual = 2739

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 15c1be2d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 167 ; free virtual = 2739

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15c1be2d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 166 ; free virtual = 2738

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15c1be2d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 166 ; free virtual = 2738
Phase 4.3 Placer Reporting | Checksum: 15c1be2d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 166 ; free virtual = 2738

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 166 ; free virtual = 2738

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 166 ; free virtual = 2738
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15c1be2d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 166 ; free virtual = 2738
Ending Placer Task | Checksum: ccae6813

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 166 ; free virtual = 2738
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file design_1_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 153 ; free virtual = 2725
INFO: [runtcl-4] Executing : report_utilization -file design_1_utilization_placed.rpt -pb design_1_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 146 ; free virtual = 2719
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 146 ; free virtual = 2719
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 146 ; free virtual = 2719
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 146 ; free virtual = 2719
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 146 ; free virtual = 2719
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 146 ; free virtual = 2719
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 146 ; free virtual = 2719
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 146 ; free virtual = 2719
INFO: [Common 17-1381] The checkpoint '/home/fpga/Desktop/test/project_final/project_final.runs/impl_1/design_1_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 141 ; free virtual = 2714
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 141 ; free virtual = 2714
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 141 ; free virtual = 2714
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 141 ; free virtual = 2714
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 141 ; free virtual = 2714
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 141 ; free virtual = 2714
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 141 ; free virtual = 2714
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2749.289 ; gain = 0.000 ; free physical = 141 ; free virtual = 2714
INFO: [Common 17-1381] The checkpoint '/home/fpga/Desktop/test/project_final/project_final.runs/impl_1/design_1_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7188e09a ConstDB: 0 ShapeSum: 5b258779 RouteDB: 0
Post Restoration Checksum: NetGraph: e346756e | NumContArr: b366a8b0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 31bff1358

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2827.594 ; gain = 78.305 ; free physical = 140 ; free virtual = 2600

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 31bff1358

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2844.594 ; gain = 95.305 ; free physical = 128 ; free virtual = 2589

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 31bff1358

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2844.594 ; gain = 95.305 ; free physical = 128 ; free virtual = 2589
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25912f389

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.828 ; gain = 118.539 ; free physical = 199 ; free virtual = 2561

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25912f389

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.828 ; gain = 118.539 ; free physical = 199 ; free virtual = 2561

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2774f49bd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.828 ; gain = 118.539 ; free physical = 199 ; free virtual = 2561
Phase 3 Initial Routing | Checksum: 2774f49bd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.828 ; gain = 118.539 ; free physical = 199 ; free virtual = 2561

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2348dd119

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.828 ; gain = 118.539 ; free physical = 199 ; free virtual = 2561
Phase 4 Rip-up And Reroute | Checksum: 2348dd119

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.828 ; gain = 118.539 ; free physical = 199 ; free virtual = 2561

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2348dd119

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.828 ; gain = 118.539 ; free physical = 199 ; free virtual = 2561

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2348dd119

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.828 ; gain = 118.539 ; free physical = 199 ; free virtual = 2561
Phase 6 Post Hold Fix | Checksum: 2348dd119

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.828 ; gain = 118.539 ; free physical = 199 ; free virtual = 2561

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00648475 %
  Global Horizontal Routing Utilization  = 0.00220233 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 6.30631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2348dd119

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.828 ; gain = 118.539 ; free physical = 199 ; free virtual = 2561

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2348dd119

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.828 ; gain = 118.539 ; free physical = 199 ; free virtual = 2560

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27c1d3d5d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2867.828 ; gain = 118.539 ; free physical = 199 ; free virtual = 2560
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 1b8ce4345

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2867.828 ; gain = 118.539 ; free physical = 199 ; free virtual = 2561
Ending Routing Task | Checksum: 1b8ce4345

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2867.828 ; gain = 118.539 ; free physical = 199 ; free virtual = 2561

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2867.828 ; gain = 118.539 ; free physical = 199 ; free virtual = 2561
INFO: [runtcl-4] Executing : report_drc -file design_1_drc_routed.rpt -pb design_1_drc_routed.pb -rpx design_1_drc_routed.rpx
Command: report_drc -file design_1_drc_routed.rpt -pb design_1_drc_routed.pb -rpx design_1_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/Desktop/test/project_final/project_final.runs/impl_1/design_1_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_methodology_drc_routed.rpt -pb design_1_methodology_drc_routed.pb -rpx design_1_methodology_drc_routed.rpx
Command: report_methodology -file design_1_methodology_drc_routed.rpt -pb design_1_methodology_drc_routed.pb -rpx design_1_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/fpga/Desktop/test/project_final/project_final.runs/impl_1/design_1_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_power_routed.rpt -pb design_1_power_summary_routed.pb -rpx design_1_power_routed.rpx
Command: report_power -file design_1_power_routed.rpt -pb design_1_power_summary_routed.pb -rpx design_1_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_route_status.rpt -pb design_1_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_timing_summary_routed.rpt -pb design_1_timing_summary_routed.pb -rpx design_1_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_bus_skew_routed.rpt -pb design_1_bus_skew_routed.pb -rpx design_1_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.531 ; gain = 0.000 ; free physical = 147 ; free virtual = 2512
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.531 ; gain = 0.000 ; free physical = 147 ; free virtual = 2512
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.531 ; gain = 0.000 ; free physical = 147 ; free virtual = 2512
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2932.531 ; gain = 0.000 ; free physical = 147 ; free virtual = 2512
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.531 ; gain = 0.000 ; free physical = 147 ; free virtual = 2512
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.531 ; gain = 0.000 ; free physical = 147 ; free virtual = 2513
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2932.531 ; gain = 0.000 ; free physical = 147 ; free virtual = 2513
INFO: [Common 17-1381] The checkpoint '/home/fpga/Desktop/test/project_final/project_final.runs/impl_1/design_1_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 18:11:33 2024...
