# Digital_System_Design_of_Matrix_Multiplier
A Matrix Multiplier System Design with Input and Output Registers using D-FF as memory units to store data. Entire project was written in Verilog and was accomplished using Altera Quartus II Software
 
