# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/alu.vhd" \
"../../../../project_1.srcs/sources_1/new/arithmetic_unit.vhd" \
"../../../../project_1.srcs/sources_1/new/logic_unit.vhd" \
"../../../../project_1.srcs/sources_1/new/shift_operator.vhd" \
"../../../../project_1.srcs/sources_1/new/testbench_alu.vhd" \

# Do not sort compile order
nosort
