v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 49400 44500 1 0 0 spice-model-1.sym
{
T 49500 45200 5 10 0 1 0 0 1
device=model
T 49500 45100 5 10 1 1 0 0 1
refdes=A3
T 50700 44800 5 10 1 1 0 0 1
model-name=Q2n5684
T 49900 44600 5 10 1 1 0 0 1
file=2N5684.LIB
}
C 48000 48300 1 0 0 voltage-3.sym
{
T 48200 49000 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
T 48200 48800 5 10 1 1 180 0 1
refdes=V1
T 48900 48800 5 10 1 1 180 0 1
value=15
}
C 51600 46100 1 0 0 gnd-1.sym
C 50600 46600 1 0 0 resistor-2.sym
{
T 51000 46950 5 10 0 0 0 0 1
device=RESISTOR
T 50800 46900 5 10 1 1 0 0 1
refdes=R
T 51100 46900 5 10 1 1 0 0 1
value=8
}
C 47700 44900 1 0 0 gnd-1.sym
C 48900 48100 1 0 0 gnd-1.sym
C 43100 44900 1 0 0 gnd-1.sym
C 47200 47000 1 0 0 npn-3.sym
{
T 48100 47500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 48100 47600 5 10 1 1 0 0 1
refdes=Q2
T 48100 47400 5 10 1 1 180 6 1
model-name=Q2n5686
}
C 47200 46400 1 180 1 pnp-3.sym
{
T 48100 45900 5 10 0 0 180 6 1
device=PNP_TRANSISTOR
T 48100 46100 5 10 1 1 180 6 1
refdes=Q1
T 48100 45800 5 10 1 1 180 6 1
model-name=Q2n5684
}
C 43600 46800 1 0 0 capacitor-1.sym
{
T 43800 47500 5 10 0 0 0 0 1
device=CAPACITOR
T 43700 47200 5 10 1 1 0 0 1
refdes=C1
T 43800 47700 5 10 0 0 0 0 1
symversion=0.1
T 44200 47200 5 10 1 1 0 0 1
value=1u
}
C 49400 45400 1 0 0 spice-model-1.sym
{
T 49500 46100 5 10 0 1 0 0 1
device=model
T 49500 46000 5 10 1 1 0 0 1
refdes=A2
T 50700 45700 5 10 1 1 0 0 1
model-name=Q2n5686
T 49900 45500 5 10 1 1 0 0 1
file=2N5686.LIB
}
C 42900 45400 1 0 0 vsin-1.sym
{
T 43600 46050 5 10 1 1 0 0 1
refdes=Vin
T 43600 46250 5 10 0 0 0 0 1
device=vsin
T 43600 46450 5 10 0 0 0 0 1
footprint=none
T 43600 45850 5 10 1 1 0 0 1
value=sin 0 1 3k
}
N 43200 45400 43200 45200 4
N 43200 46600 43200 47000 4
{
T 43100 47100 5 10 1 1 0 0 1
netname=IN
}
N 51500 46700 51700 46700 4
N 51700 46400 51700 46700 4
C 45600 46200 1 0 0 opamp-2.sym
{
T 46400 47200 5 10 0 0 0 0 1
device=OPAMP
T 46400 47100 5 10 1 1 0 0 1
refdes=U1
T 46400 47400 5 10 0 0 0 0 1
symversion=0.1
T 46400 46200 5 10 1 1 0 0 1
model-name=LT1007
}
C 49400 47700 1 0 0 spice-model-1.sym
{
T 49500 48400 5 10 0 1 0 0 1
device=model
T 49500 48300 5 10 1 1 0 0 1
refdes=A1
T 50700 48000 5 10 1 1 0 0 1
model-name=LT1007
T 49900 47800 5 10 1 1 0 0 1
file=LT1007CS.txt
}
C 49300 46500 1 0 0 capacitor-2.sym
{
T 49500 47200 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 49300 47000 5 10 1 1 0 0 1
refdes=C2
T 49500 47400 5 10 0 0 0 0 1
symversion=0.1
T 49800 47000 5 10 1 1 0 0 1
value=4700u
}
N 44500 47000 45600 47000 4
N 45600 46400 45500 46400 4
N 45500 44500 45500 46400 4
N 45500 44500 49100 44500 4
N 49100 44500 49100 46700 4
N 46700 46700 47100 46700 4
C 46000 44900 1 0 0 gnd-1.sym
N 46100 46200 46100 45200 4
N 46100 47200 46100 48500 4
C 44800 47400 1 90 0 resistor-2.sym
{
T 44450 47800 5 10 0 0 90 0 1
device=RESISTOR
T 44900 48000 5 10 1 1 0 0 1
refdes=Rb1
T 44900 47700 5 10 1 1 0 0 1
value=100k
}
C 44800 45700 1 90 0 resistor-2.sym
{
T 44450 46100 5 10 0 0 90 0 1
device=RESISTOR
T 44900 46300 5 10 1 1 0 0 1
refdes=Rb2
T 44900 46000 5 10 1 1 0 0 1
value=100k
}
N 44700 47400 44700 47000 4
N 44700 47000 44700 46600 4
C 44600 44900 1 0 0 gnd-1.sym
N 44700 45700 44700 45200 4
N 44700 48300 44700 48500 4
N 43600 47000 43200 47000 4
N 49000 48400 49000 48500 4
N 49000 48500 48900 48500 4
N 48000 48500 44700 48500 4
N 47800 47000 47800 46400 4
N 47100 45900 47100 47500 4
N 47200 47500 47100 47500 4
N 47200 45900 47100 45900 4
N 47800 45400 47800 45200 4
N 47800 48000 47800 48500 4
N 47800 46700 49300 46700 4
{
T 48100 46800 5 10 1 1 0 0 1
netname=OUT
}
N 50600 46700 50200 46700 4
