// Seed: 1113833458
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_15;
  tri1 id_16 = 1;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri0 id_3,
    output wire id_4,
    input wire id_5,
    output wand id_6,
    output wor id_7,
    output wor id_8,
    input tri id_9,
    input tri1 id_10,
    output tri1 id_11,
    input wor id_12,
    input uwire id_13,
    output wand id_14,
    input supply1 id_15
);
  wire id_17;
  xor (id_6, id_5, id_10, id_9, id_3, id_13, id_15, id_17);
  module_0(
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
