==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:04; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:04; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:03; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 295.672 MB.
INFO: [HLS 200-10] Analyzing design file 'mlkem_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ntt_engine.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'p' (ntt_engine.cpp:4:21)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.54 seconds. CPU system time: 0.58 seconds. Elapsed time: 3.32 seconds; current allocated memory: 297.121 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 866 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 163 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'mlkem_top(int, hls::stream<mlkem_data, 0>&, hls::stream<mlkem_data, 0>&)' (mlkem_ip.cpp:28:21)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9mlkem_topiRN3hls6streamI10mlkem_dataLi0EEES3_E13internal_poly': Cyclic partitioning with factor 8 on dimension 1. (mlkem_ip.cpp:14:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.23 seconds. CPU system time: 0.18 seconds. Elapsed time: 6.33 seconds; current allocated memory: 307.129 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 307.129 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 307.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 307.680 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 330.195 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 349.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlkem_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 350.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 350.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_26_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 350.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_32_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 350.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 350.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 350.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_19_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 350.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_26_2' pipeline 'VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_26_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 352.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_32_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_32_3' pipeline 'VITIS_LOOP_32_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_32_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 354.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlkem_top' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_RAM_AUTO_1R1W' to 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_RAM_AUTO_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_RAM_AUTO_1R1W' to 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_RAM_AUTcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_RAM_AUTO_1R1W' to 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_RAM_AUTdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_RAM_AUTO_1R1W' to 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_RAM_AUTeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_RAM_AUTO_1R1W' to 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_RAM_AUTfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_RAM_AUTO_1R1W' to 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_RAM_AUTg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_RAM_AUTO_1R1W' to 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_RAM_AUThbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_RAM_AUTO_1R1W' to 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_RAM_AUTibs' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'mode' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top'.
INFO: [RTMG 210-278] Implementing memory 'mlkem_top_mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_RAM_AUTO_bkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 356.375 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 359.957 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 370.848 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mlkem_top.
INFO: [VLOG 209-307] Generating Verilog RTL for mlkem_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 420.17 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 75.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: config_export -output /home/samarth/Desktop/6g_ai_ran 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:16; Allocated memory: 5.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:03; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:09; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 295.863 MB.
INFO: [HLS 200-10] Analyzing design file 'mlkem_ip.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (mlkem_ip.cpp:171:20)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file mlkem_ip.cpp
INFO: [HLS 200-10] Analyzing design file 'ntt_engine.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.35 seconds. CPU system time: 1.31 seconds. Elapsed time: 7.91 seconds; current allocated memory: 297.742 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,175 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,274 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,021 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 976 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 976 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,100 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,906 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,906 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,906 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,906 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,906 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,231 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,231 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,231 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,233 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,318 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-387] Ignore depth setting for top argument 'in_stream' (mlkem_ip.cpp:157:0)
WARNING: [HLS 214-387] Ignore depth setting for top argument 'out_stream' (mlkem_ip.cpp:157:0)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:64:30)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:63:24)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.14)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:61:17)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:115:16)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.14)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:114:9)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.14)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:105:30)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:104:24)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>)' into 'process_phase(int, ap_int<16>*)' (mlkem_ip.cpp:129:11)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'process_phase(int, ap_int<16>*)' (mlkem_ip.cpp:116:11)
INFO: [HLS 214-131] Inlining function 'make_pkt(ap_int<16>, bool)' into 'write_phase(ap_int<16>*, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:146:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_3' is marked as complete unroll implied by the pipeline pragma (ntt_engine.cpp:95:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_3' is marked as complete unroll implied by the pipeline pragma (ntt_engine.cpp:53:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_1' (ntt_engine.cpp:87:22) in function 'inv_ntt' completely with a factor of 7 (ntt_engine.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (ntt_engine.cpp:43:22) in function 'ntt' completely with a factor of 7 (ntt_engine.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly': Complete partitioning on dimension 1. (mlkem_ip.cpp:171:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_2' (ntt_engine.cpp:90:19) in function 'inv_ntt' completely with a factor of 1 (ntt_engine.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_3' (ntt_engine.cpp:95:30) in function 'inv_ntt' completely with a factor of 128 (ntt_engine.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_2' (ntt_engine.cpp:48:19) in function 'ntt' completely with a factor of 1 (ntt_engine.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_3' (ntt_engine.cpp:53:30) in function 'ntt' completely with a factor of 128 (ntt_engine.cpp:35:0)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_95_3' (ntt_engine.cpp:95:30) in function 'inv_ntt' as it has a variable trip count (ntt_engine.cpp:95:30)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_53_3' (ntt_engine.cpp:53:30) in function 'ntt' as it has a variable trip count (ntt_engine.cpp:53:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 166.51 seconds. CPU system time: 1.2 seconds. Elapsed time: 173.11 seconds; current allocated memory: 309.191 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 309.191 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.69 seconds; current allocated memory: 334.348 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.58 seconds; current allocated memory: 364.227 MB.
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_10, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_100, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_101, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_102, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_103, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_104, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_105, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_106, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_107, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_108, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_109, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_11, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_110, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_111, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_112, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_113, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_114, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_115, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_116, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_117, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_118, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_119, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_12, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_120, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_121, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_122, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_123, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_124, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_125, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_126, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_127, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_128, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_129, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_13, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_130, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_131, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_132, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_133, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_134, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_135, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_136, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_137, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_138, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_139, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_14, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_140, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_141, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_142, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_143, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_144, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_145, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_146, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_147, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_148, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_149, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_15, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_150, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_151, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_152, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_153, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_154, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_155, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_156, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_157, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_158, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_159, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_16, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_160, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_161, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_162, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_163, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_164, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_165, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_166, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_167, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_168, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_169, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_17, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_170, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_171, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_172, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_173, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_174, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_175, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_176, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_177, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_178, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_179, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_18, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_180, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_181, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_182, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_183, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_184, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_185, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_186, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_187, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_188, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_189, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_19, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_190, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_191, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_192, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_193, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_194, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_195, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_196, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_197, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_198, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_199, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_20, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_200, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_201, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_202, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_203, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_204, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_205, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_206, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_207, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_208, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_209, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_21, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_210, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_211, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_212, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_213, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_214, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_215, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_216, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_217, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_218, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_219, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_22, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_220, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_221, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_222, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_223, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_224, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_225, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_226, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_227, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_228, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_229, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_23, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_230, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_231, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_232, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_233, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_234, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_235, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_236, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_237, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_238, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_239, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_24, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_240, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_241, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_242, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_243, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_244, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_245, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_246, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_247, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_248, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_249, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_25, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_250, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_251, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_252, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_253, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_254, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_255, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_26, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_27, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_28, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_29, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_30, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_31, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_32, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_33, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_34, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_35, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_36, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_37, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_38, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_39, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_40, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_41, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_42, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_43, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_44, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_45, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_46, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_47, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_48, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_49, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_50, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_51, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_52, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_53, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_54, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_55, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_56, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_57, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_58, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_59, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_60, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_61, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_62, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_63, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_64, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_65, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_66, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_67, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_68, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_69, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_70, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_71, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_72, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_73, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_74, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_75, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_76, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_77, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_78, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_79, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_80, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_81, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_82, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_83, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_84, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_85, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_86, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_87, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_88, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_89, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_90, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_91, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_92, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_93, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_94, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_95, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_96, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_97, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_98, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable _ZZ9mlkem_topiRN3hls6streamI8axis_pktLi0EEES3_E13internal_poly_99, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable mlkem_top(int, stream<axis_pkt, 0>&, stream<axis_pkt, 0>&)internal_poly, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable mlkem_top(int, stream<axis_pkt, 0>&, stream<axis_pkt, 0>&)internal_poly.1, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable mlkem_top(int, stream<axis_pkt, 0>&, stream<axis_pkt, 0>&)internal_poly.2, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable mlkem_top(int, stream<axis_pkt, 0>&, stream<axis_pkt, 0>&)internal_poly.3, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable mlkem_top(int, stream<axis_pkt, 0>&, stream<axis_pkt, 0>&)internal_poly.4, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable mlkem_top(int, stream<axis_pkt, 0>&, stream<axis_pkt, 0>&)internal_poly.5, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable mlkem_top(int, stream<axis_pkt, 0>&, stream<axis_pkt, 0>&)internal_poly.6, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable mlkem_top(int, stream<axis_pkt, 0>&, stream<axis_pkt, 0>&)internal_poly.7, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable mlkem_top(int, stream<axis_pkt, 0>&, stream<axis_pkt, 0>&)internal_poly.8, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-471] Dataflow form checks found feedback dependence  in dataflow-region for global/static variable mlkem_top(int, stream<axis_pkt, 0>&, stream<axis_pkt, 0>&)internal_poly.9, in Top Function mlkem_top issue(s) in file (mlkem_ip.cpp:154)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:03:32; Allocated memory: 172.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:03; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 295.863 MB.
INFO: [HLS 200-10] Analyzing design file 'mlkem_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ntt_engine.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.5 seconds. CPU system time: 1.37 seconds. Elapsed time: 7.95 seconds; current allocated memory: 297.727 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,183 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,278 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,023 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 978 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 978 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 25,356 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,162 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,162 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,162 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,162 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,162 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,825 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,825 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,825 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,827 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,912 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-387] Ignore depth setting for top argument 'in_stream' (mlkem_ip.cpp:161:0)
WARNING: [HLS 214-387] Ignore depth setting for top argument 'out_stream' (mlkem_ip.cpp:161:0)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:64:30)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:63:24)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.14)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:61:17)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:115:16)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.14)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:114:9)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.14)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:105:30)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:104:24)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>)' into 'process_phase(int, ap_int<16>*)' (mlkem_ip.cpp:133:11)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'process_phase(int, ap_int<16>*)' (mlkem_ip.cpp:120:11)
INFO: [HLS 214-131] Inlining function 'make_pkt(ap_int<16>, bool)' into 'write_phase(ap_int<16>*, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:150:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_3' is marked as complete unroll implied by the pipeline pragma (ntt_engine.cpp:95:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_3' is marked as complete unroll implied by the pipeline pragma (ntt_engine.cpp:53:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_1' (ntt_engine.cpp:87:22) in function 'inv_ntt' completely with a factor of 7 (ntt_engine.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (ntt_engine.cpp:43:22) in function 'ntt' completely with a factor of 7 (ntt_engine.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to 'internal_poly': Complete partitioning on dimension 1. (mlkem_ip.cpp:189:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_2' (ntt_engine.cpp:90:19) in function 'inv_ntt' completely with a factor of 1 (ntt_engine.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_3' (ntt_engine.cpp:95:30) in function 'inv_ntt' completely with a factor of 128 (ntt_engine.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_2' (ntt_engine.cpp:48:19) in function 'ntt' completely with a factor of 1 (ntt_engine.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_3' (ntt_engine.cpp:53:30) in function 'ntt' completely with a factor of 128 (ntt_engine.cpp:35:0)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_95_3' (ntt_engine.cpp:95:30) in function 'inv_ntt' as it has a variable trip count (ntt_engine.cpp:95:30)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_53_3' (ntt_engine.cpp:53:30) in function 'ntt' as it has a variable trip count (ntt_engine.cpp:53:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 149.04 seconds. CPU system time: 0.86 seconds. Elapsed time: 153.24 seconds; current allocated memory: 309.094 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 309.094 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.1 seconds; current allocated memory: 337.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.58 seconds; current allocated memory: 399.297 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'mlkem_top' (mlkem_ip.cpp:158), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_phase'
	 'process_phase'
	 'write_phase'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 29.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 29.88 seconds; current allocated memory: 559.109 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 38.89 seconds. CPU system time: 0.22 seconds. Elapsed time: 39.32 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlkem_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 32.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 33.2 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_637) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_636) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_632) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_631) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_627) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_626) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_622) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_621) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_617) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_616) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_612) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_611) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_607) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_606) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_602) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_601) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_597) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_592) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_591) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_587) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_586) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_582) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_581) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_577) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_576) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_572) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_571) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_567) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_566) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_562) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_561) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_557) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_556) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_552) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_551) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_547) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_546) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_542) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_541) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_537) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_532) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_531) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_527) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_526) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_522) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_521) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_517) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_516) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_512) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_511) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_507) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_506) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_502) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_501) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_497) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_496) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_492) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_482) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_481) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_476) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_472) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_466) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_457) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_452) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_451) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_442) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_436) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_431) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_422) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_421) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_642) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_641) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_647) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_646) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_652) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_651) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_657) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_656) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_662) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_661) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_667) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_666) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_48_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_48_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_48_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_48_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_48_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_48_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 54.15 seconds. CPU system time: 0.72 seconds. Elapsed time: 55.14 seconds; current allocated memory: 2.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 31.02 seconds. CPU system time: 0.09 seconds. Elapsed time: 31.32 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_phase_Pipeline_VITIS_LOOP_118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_118_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 14.42 seconds; current allocated memory: 2.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inv_ntt_Pipeline_VITIS_LOOP_112_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_671) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.15 seconds; current allocated memory: 2.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inv_ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_1074) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1077) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1075) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1080) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1078) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1083) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1081) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1470) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1468) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1473) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_666) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1465) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1464) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_664) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_662) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1459) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1458) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_660) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1455) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_658) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1453) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1452) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_656) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1450) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1449) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_654) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_652) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1444) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1443) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_650) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1440) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_648) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1438) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_646) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1435) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1434) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_644) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1431) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_642) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1429) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1428) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_640) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1425) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_638) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1422) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_636) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1420) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1419) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_634) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_632) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1414) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1413) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_630) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1410) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_628) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1408) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_626) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1405) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1404) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_624) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_622) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1398) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_620) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1395) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_618) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_616) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_614) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_612) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_610) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_608) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_606) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_604) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_602) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_600) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_598) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_594) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_592) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_590) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_588) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_586) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_584) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_582) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_580) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_578) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_576) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_574) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_572) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_570) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_568) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_566) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_564) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_562) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_560) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_558) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_556) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_554) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_552) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_550) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_548) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_546) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_544) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_542) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_540) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_538) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_534) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_532) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_530) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_528) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_526) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_524) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_522) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_520) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_518) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_516) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_514) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_512) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_510) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_508) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_506) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_504) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_502) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_500) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_498) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_496) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_494) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_492) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_488) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_484) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_482) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_480) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_478) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_476) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_474) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_472) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_470) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_468) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_466) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_464) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_460) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_458) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_454) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_452) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_450) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_448) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_444) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_442) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_440) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_438) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_436) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_434) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_430) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_428) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_424) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_422) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1099) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1098) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_420) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1096) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1095) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_418) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1093) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1092) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1090) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1089) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_414) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1087) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1086) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1084) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_90_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_90_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_90_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_90_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_90_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_90_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (2.692 ns) exceeds the target (target clock period: 3.330 ns, clock uncertainty: 0.899 ns, effective delay budget: 2.431 ns).
WARNING: [HLS 200-1016] The critical path in module 'inv_ntt' consists of the following:
	'load' operation 9 bit ('start', ntt_engine.cpp:84) on local variable 'j', ntt_engine.cpp:95 [6982]  (0.000 ns)
	wire read operation ('u', ntt_engine.cpp:102) on port 'p_0' (ntt_engine.cpp:102) [8268]  (0.000 ns)
	'sub' operation 17 bit of DSP[8290] ('sub_ln105_5', ntt_engine.cpp:105) [8287]  (1.696 ns)
	'mul' operation 29 bit of DSP[8290] ('mul_ln105', ntt_engine.cpp:105) [8289]  (0.996 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18.04 seconds. CPU system time: 0.22 seconds. Elapsed time: 18.39 seconds; current allocated memory: 2.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.27 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_phase_Pipeline_VITIS_LOOP_131_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_131_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 12 seconds; current allocated memory: 2.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.692 ns) exceeds the target (target clock period: 3.330 ns, clock uncertainty: 0.899 ns, effective delay budget: 2.431 ns).
WARNING: [HLS 200-1016] The critical path in module 'process_phase' consists of the following:
	'call' operation 0 bit ('_ln127', mlkem_ip.cpp:127) to 'inv_ntt' [2063]  (2.692 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.39 seconds; current allocated memory: 2.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_146_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'read_phase' is 8194 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_phase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.27 seconds. CPU system time: 0 seconds. Elapsed time: 3.3 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'ntt' is 9472 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_7s_17s_19_4_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_29s_29_4_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_29_1_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_16ns_33_1_1': 268 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_13s_19_1_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_385_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_387_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_449_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_451_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_481_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_483_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_497_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_499_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_505_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_507_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_509_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_511_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt'.
INFO: [RTMG 210-279] Implementing memory 'mlkem_top_ntt_ZETA_TABLE3_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.68 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_phase_Pipeline_VITIS_LOOP_118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_phase_Pipeline_VITIS_LOOP_118_1' pipeline 'VITIS_LOOP_118_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_phase_Pipeline_VITIS_LOOP_118_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.77 seconds. CPU system time: 0.27 seconds. Elapsed time: 18.16 seconds; current allocated memory: 2.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inv_ntt_Pipeline_VITIS_LOOP_112_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'inv_ntt_Pipeline_VITIS_LOOP_112_4' pipeline 'VITIS_LOOP_112_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_3s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inv_ntt_Pipeline_VITIS_LOOP_112_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.78 seconds; current allocated memory: 2.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inv_ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'inv_ntt' is 7943 from HDL expression: (1'b1 == ap_CS_fsm_state64)
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_16s_16s_13s_25s_29_4_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_7s_17s_20_4_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_29s_30_4_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_30s_30_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_16ns_33_1_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_13s_31_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_385_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_449_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_481_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_497_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_505_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_509_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_16_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inv_ntt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.87 seconds; current allocated memory: 2.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_phase_Pipeline_VITIS_LOOP_131_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_phase_Pipeline_VITIS_LOOP_131_2' pipeline 'VITIS_LOOP_131_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_6s_16s_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_phase_Pipeline_VITIS_LOOP_131_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.91 seconds. CPU system time: 0.27 seconds. Elapsed time: 10.25 seconds; current allocated memory: 2.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'process_phase' is 8192 from HDL expression: ((1'b1 == ap_CS_fsm_state3) & (grp_ntt_fu_7732_ap_done == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_phase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.79 seconds. CPU system time: 0.28 seconds. Elapsed time: 8.12 seconds; current allocated memory: 2.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_phase' pipeline 'VITIS_LOOP_146_1' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_146_1' in module 'write_phase'. Estimated max control fanout for pipeline is 8286.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_phase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 2.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlkem_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mode' and 'return' to AXI-Lite port control.
WARNING: [HLS 200-656] Deadlocks can occur since process read_phase is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top'.
INFO: [RTMG 210-285] Implementing FIFO 'mode_c_U(mlkem_top_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_1_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_2_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_3_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_4_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_5_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_6_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_7_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_8_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_9_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_10_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_11_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_12_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_13_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_14_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_15_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_16_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_17_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_18_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_19_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_20_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_21_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_22_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_23_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_24_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_25_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_26_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_27_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_28_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_29_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_30_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_31_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_32_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_33_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_34_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_35_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_36_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_37_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_38_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_39_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_40_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_41_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_42_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_43_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_44_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_45_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_46_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_47_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_48_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_49_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_50_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_51_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_52_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_53_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_54_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_55_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_56_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_57_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_58_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_59_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_60_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_61_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_62_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_63_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_64_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_65_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_66_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_67_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_68_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_69_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_70_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_71_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_72_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_73_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_74_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_75_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_76_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_77_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_78_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_79_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_80_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_81_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_82_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_83_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_84_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_85_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_86_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_87_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_88_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_89_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_90_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_91_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_92_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_93_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_94_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_95_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_96_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_97_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_98_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_99_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_100_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_101_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_102_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_103_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_104_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_105_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_106_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_107_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_108_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_109_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_110_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_111_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_112_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_113_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_114_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_115_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_116_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_117_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_118_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_119_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_120_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_121_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_122_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_123_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_124_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_125_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_126_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_127_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_128_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_129_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_130_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_131_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_132_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_133_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_134_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_135_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_136_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_137_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_138_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_139_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_140_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_141_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_142_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_143_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_144_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_145_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_146_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_147_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_148_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_149_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_150_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_151_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_152_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_153_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_154_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_155_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_156_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_157_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_158_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_159_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_160_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_161_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_162_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_163_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_164_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_165_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_166_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_167_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_168_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_169_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_170_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_171_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_172_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_173_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_174_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_175_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_176_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_177_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_178_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_179_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_180_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_181_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_182_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_183_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_184_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_185_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_186_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_187_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_188_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_189_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_190_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_191_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_192_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_193_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_194_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_195_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_196_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_197_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_198_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_199_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_200_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_201_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_202_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_203_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_204_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_205_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_206_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_207_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_208_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_209_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_210_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_211_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_212_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_213_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_214_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_215_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_216_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_217_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_218_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_219_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_220_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_221_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_222_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_223_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_224_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_225_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_226_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_227_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_228_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_229_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_230_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_231_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_232_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_233_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_234_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_235_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_236_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_237_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_238_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_239_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_240_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_241_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_242_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_243_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_244_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_245_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_246_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_247_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_248_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_249_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_250_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_251_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_252_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_253_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_254_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_255_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_1_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_2_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_3_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_4_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_5_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_6_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_7_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_8_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_9_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_10_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_11_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_12_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_13_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_14_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_15_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_16_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_17_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_18_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_19_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_20_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_21_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_22_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_23_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_24_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_25_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_26_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_27_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_28_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_29_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_30_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_31_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_32_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_33_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_34_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_35_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_36_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_37_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_38_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_39_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_40_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_41_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_42_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_43_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_44_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_45_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_46_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_47_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_48_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_49_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_50_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_51_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_52_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_53_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_54_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_55_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_56_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_57_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_58_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_59_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_60_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_61_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_62_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_63_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_64_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_65_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_66_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_67_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_68_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_69_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_70_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_71_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_72_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_73_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_74_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_75_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_76_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_77_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_78_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_79_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_80_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_81_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_82_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_83_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_84_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_85_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_86_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_87_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_88_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_89_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_90_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_91_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_92_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_93_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_94_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_95_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_96_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_97_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_98_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_99_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_100_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_101_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_102_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_103_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_104_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_105_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_106_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_107_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_108_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_109_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_110_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_111_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_112_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_113_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_114_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_115_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_116_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_117_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_118_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_119_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_120_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_121_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_122_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_123_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_124_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_125_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_126_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_127_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_128_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_129_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_130_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_131_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_132_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_133_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_134_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_135_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_136_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_137_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_138_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_139_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_140_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_141_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_142_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_143_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_144_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_145_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_146_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_147_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_148_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_149_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_150_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_151_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_152_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_153_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_154_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_155_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_156_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_157_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_158_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_159_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_160_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_161_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_162_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_163_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_164_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_165_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_166_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_167_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_168_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_169_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_170_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_171_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_172_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_173_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_174_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_175_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_176_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_177_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_178_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_179_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_180_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_181_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_182_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_183_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_184_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_185_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_186_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_187_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_188_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_189_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_190_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_191_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_192_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_193_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_194_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_195_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_196_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_197_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_198_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_199_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_200_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_201_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_202_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_203_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_204_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_205_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_206_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_207_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_208_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_209_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_210_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_211_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_212_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_213_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_214_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_215_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_216_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_217_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_218_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_219_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_220_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_221_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_222_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_223_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_224_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_225_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_226_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_227_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_228_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_229_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_230_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_231_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_232_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_233_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_234_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_235_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_236_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_237_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_238_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_239_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_240_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_241_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_242_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_243_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_244_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_245_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_246_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_247_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_248_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_249_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_250_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_251_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_252_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_253_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_254_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_255_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.94 seconds. CPU system time: 0.49 seconds. Elapsed time: 8.51 seconds; current allocated memory: 2.794 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.68 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.82 seconds; current allocated memory: 2.818 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.52 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.63 seconds; current allocated memory: 2.928 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for mlkem_top.
INFO: [VLOG 209-307] Generating Verilog RTL for mlkem_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 371.47 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:08:19; Allocated memory: 2.639 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:04; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 295.863 MB.
INFO: [HLS 200-10] Analyzing design file 'mlkem_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ntt_engine.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.26 seconds. CPU system time: 1.69 seconds. Elapsed time: 10.09 seconds; current allocated memory: 297.793 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,307 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,463 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,207 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,148 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,148 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39,354 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,301 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,301 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,301 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33,885 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,236 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,180 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,180 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,180 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,182 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,291 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-387] Ignore depth setting for top argument 'in_stream' (mlkem_ip.cpp:161:0)
WARNING: [HLS 214-387] Ignore depth setting for top argument 'out_stream' (mlkem_ip.cpp:161:0)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:71:30)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:70:24)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.14)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:68:17)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:181:16)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.14)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:178:17)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.14)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:158:30)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:121:28)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>)' into 'process_phase(int, ap_int<16>*)' (mlkem_ip.cpp:133:11)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'process_phase(int, ap_int<16>*)' (mlkem_ip.cpp:120:11)
INFO: [HLS 214-131] Inlining function 'make_pkt(ap_int<16>, bool)' into 'write_phase(ap_int<16>*, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:150:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_3' is marked as complete unroll implied by the pipeline pragma (ntt_engine.cpp:114:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_149_5' is marked as complete unroll implied by the pipeline pragma (ntt_engine.cpp:149:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_63_3' is marked as complete unroll implied by the pipeline pragma (ntt_engine.cpp:63:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_1' (ntt_engine.cpp:98:22) in function 'inv_ntt' completely with a factor of 7 (ntt_engine.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_1' (ntt_engine.cpp:55:22) in function 'ntt' completely with a factor of 7 (ntt_engine.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to 'p_mid': Complete partitioning on dimension 1. (ntt_engine.cpp:92:13)
INFO: [HLS 214-248] Applying array_partition to 'internal_poly': Complete partitioning on dimension 1. (mlkem_ip.cpp:189:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_4' (ntt_engine.cpp:141:27) in function 'inv_ntt' completely with a factor of 1 (ntt_engine.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_149_5' (ntt_engine.cpp:149:31) in function 'inv_ntt' completely with a factor of 128 (ntt_engine.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_2' (ntt_engine.cpp:111:20) in function 'inv_ntt' completely with a factor of 1 (ntt_engine.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_3' (ntt_engine.cpp:114:20) in function 'inv_ntt' completely with a factor of 128 (ntt_engine.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_2' (ntt_engine.cpp:58:19) in function 'ntt' completely with a factor of 1 (ntt_engine.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_3' (ntt_engine.cpp:63:30) in function 'ntt' completely with a factor of 128 (ntt_engine.cpp:48:0)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_149_5' (ntt_engine.cpp:149:31) in function 'inv_ntt' as it has a variable trip count (ntt_engine.cpp:149:31)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_114_3' (ntt_engine.cpp:114:20) in function 'inv_ntt' as it has a variable trip count (ntt_engine.cpp:114:20)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_63_3' (ntt_engine.cpp:63:30) in function 'ntt' as it has a variable trip count (ntt_engine.cpp:63:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 234.56 seconds. CPU system time: 1.16 seconds. Elapsed time: 238.09 seconds; current allocated memory: 309.555 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 309.555 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.07 seconds; current allocated memory: 384.859 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.57 seconds; current allocated memory: 483.762 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'mlkem_top' (mlkem_ip.cpp:158), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_phase'
	 'process_phase'
	 'write_phase'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 43.23 seconds. CPU system time: 0.12 seconds. Elapsed time: 43.48 seconds; current allocated memory: 741.883 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 46.39 seconds. CPU system time: 0.19 seconds. Elapsed time: 46.77 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlkem_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 44.74 seconds. CPU system time: 0.09 seconds. Elapsed time: 44.95 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_637) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_636) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_632) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_631) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_627) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_626) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_622) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_621) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_617) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_616) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_612) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_611) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_607) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_606) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_602) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_601) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_597) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_592) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_591) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_587) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_586) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_582) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_581) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_577) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_576) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_572) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_571) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_567) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_566) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_562) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_561) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_557) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_556) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_552) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_551) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_547) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_546) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_542) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_541) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_537) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_532) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_531) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_527) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_526) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_522) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_521) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_517) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_516) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_512) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_511) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_507) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_506) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_502) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_501) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_497) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_496) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_492) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_482) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_481) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_476) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_472) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_466) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_457) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_452) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_451) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_442) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_436) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_431) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_422) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_421) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_642) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_641) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_647) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_646) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_652) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_651) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_657) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_656) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_662) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_661) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_667) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_666) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_58_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_58_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_58_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_58_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_58_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_58_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 32.97 seconds. CPU system time: 0.48 seconds. Elapsed time: 33.57 seconds; current allocated memory: 2.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 16.04 seconds; current allocated memory: 2.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_phase_Pipeline_VITIS_LOOP_118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_118_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.91 seconds; current allocated memory: 2.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inv_ntt_Pipeline_VITIS_LOOP_174_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_671) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_174_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_174_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.13 seconds; current allocated memory: 2.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inv_ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1074) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1075) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1077) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1078) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1080) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1081) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1083) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1084) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1086) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1473) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1470) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1469) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1468) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1466) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1465) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1464) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1463) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1460) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1459) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1458) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1457) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1455) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1454) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1453) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1452) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1451) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1450) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1449) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1448) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1445) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1444) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1443) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1442) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1440) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1439) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1438) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1436) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1435) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1434) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1433) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1431) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1430) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1429) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1428) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1425) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1424) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1422) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1421) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1420) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1419) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1418) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1415) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1414) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1413) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1410) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1409) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1408) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1405) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1404) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1403) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1400) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1398) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1395) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1394) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1385) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1379) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1373) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1099) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1097) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1095) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1093) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1091) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1089) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1087) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_111_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_141_4': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_111_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_141_4': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_111_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_141_4': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_111_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_141_4': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_111_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_141_4': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_111_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_141_4': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 38.25 seconds. CPU system time: 0.17 seconds. Elapsed time: 38.59 seconds; current allocated memory: 2.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.51 seconds. CPU system time: 0.07 seconds. Elapsed time: 19.65 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_phase_Pipeline_VITIS_LOOP_131_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_131_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 13.04 seconds; current allocated memory: 2.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 2.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_146_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'read_phase' is 8194 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_phase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0 seconds. Elapsed time: 2.32 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'ntt' is 9472 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_7s_17s_19_4_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_29s_29_4_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_29_1_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_16ns_33_1_1': 268 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_13s_19_1_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_385_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_387_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_449_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_451_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_481_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_483_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_497_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_499_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_505_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_507_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_509_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_511_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt'.
INFO: [RTMG 210-279] Implementing memory 'mlkem_top_ntt_ZETA_TABLE3_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.23 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_phase_Pipeline_VITIS_LOOP_118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_phase_Pipeline_VITIS_LOOP_118_1' pipeline 'VITIS_LOOP_118_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_phase_Pipeline_VITIS_LOOP_118_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.99 seconds. CPU system time: 0.18 seconds. Elapsed time: 11.23 seconds; current allocated memory: 2.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inv_ntt_Pipeline_VITIS_LOOP_174_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'inv_ntt_Pipeline_VITIS_LOOP_174_6' pipeline 'VITIS_LOOP_174_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_3s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inv_ntt_Pipeline_VITIS_LOOP_174_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 1 seconds; current allocated memory: 2.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inv_ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_513_8_16_1_1' is changed to 'sparsemux_513_8_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'sparsemux_509_8_16_1_1' is changed to 'sparsemux_509_8_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'sparsemux_497_8_16_1_1' is changed to 'sparsemux_497_8_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'sparsemux_449_8_16_1_1' is changed to 'sparsemux_449_8_16_1_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'inv_ntt' is 10368 from HDL expression: (1'b1 == ap_CS_fsm_state122)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_7s_17s_20_4_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_29s_29_4_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_29_1_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_16ns_33_1_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_385_8_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_449_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_449_8_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_481_8_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_497_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_497_8_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_505_8_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_509_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_509_8_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_16_1_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inv_ntt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.37 seconds. CPU system time: 0.1 seconds. Elapsed time: 6.5 seconds; current allocated memory: 2.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_phase_Pipeline_VITIS_LOOP_131_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_phase_Pipeline_VITIS_LOOP_131_2' pipeline 'VITIS_LOOP_131_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_6s_16s_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_phase_Pipeline_VITIS_LOOP_131_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.96 seconds. CPU system time: 0.29 seconds. Elapsed time: 14.33 seconds; current allocated memory: 2.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'process_phase' is 8192 from HDL expression: ((1'b1 == ap_CS_fsm_state3) & (grp_ntt_fu_7732_ap_done == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_phase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.11 seconds. CPU system time: 0.15 seconds. Elapsed time: 4.28 seconds; current allocated memory: 3.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_phase' pipeline 'VITIS_LOOP_146_1' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_146_1' in module 'write_phase'. Estimated max control fanout for pipeline is 8286.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_phase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 3.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlkem_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mode' and 'return' to AXI-Lite port control.
WARNING: [HLS 200-656] Deadlocks can occur since process read_phase is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top'.
INFO: [RTMG 210-285] Implementing FIFO 'mode_c_U(mlkem_top_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_1_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_2_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_3_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_4_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_5_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_6_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_7_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_8_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_9_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_10_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_11_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_12_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_13_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_14_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_15_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_16_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_17_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_18_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_19_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_20_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_21_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_22_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_23_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_24_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_25_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_26_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_27_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_28_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_29_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_30_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_31_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_32_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_33_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_34_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_35_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_36_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_37_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_38_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_39_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_40_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_41_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_42_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_43_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_44_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_45_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_46_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_47_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_48_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_49_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_50_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_51_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_52_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_53_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_54_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_55_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_56_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_57_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_58_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_59_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_60_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_61_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_62_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_63_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_64_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_65_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_66_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_67_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_68_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_69_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_70_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_71_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_72_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_73_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_74_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_75_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_76_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_77_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_78_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_79_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_80_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_81_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_82_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_83_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_84_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_85_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_86_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_87_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_88_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_89_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_90_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_91_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_92_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_93_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_94_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_95_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_96_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_97_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_98_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_99_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_100_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_101_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_102_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_103_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_104_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_105_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_106_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_107_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_108_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_109_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_110_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_111_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_112_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_113_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_114_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_115_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_116_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_117_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_118_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_119_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_120_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_121_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_122_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_123_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_124_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_125_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_126_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_127_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_128_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_129_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_130_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_131_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_132_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_133_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_134_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_135_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_136_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_137_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_138_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_139_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_140_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_141_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_142_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_143_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_144_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_145_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_146_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_147_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_148_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_149_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_150_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_151_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_152_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_153_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_154_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_155_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_156_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_157_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_158_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_159_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_160_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_161_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_162_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_163_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_164_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_165_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_166_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_167_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_168_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_169_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_170_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_171_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_172_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_173_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_174_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_175_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_176_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_177_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_178_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_179_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_180_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_181_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_182_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_183_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_184_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_185_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_186_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_187_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_188_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_189_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_190_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_191_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_192_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_193_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_194_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_195_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_196_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_197_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_198_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_199_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_200_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_201_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_202_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_203_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_204_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_205_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_206_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_207_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_208_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_209_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_210_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_211_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_212_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_213_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_214_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_215_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_216_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_217_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_218_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_219_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_220_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_221_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_222_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_223_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_224_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_225_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_226_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_227_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_228_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_229_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_230_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_231_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_232_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_233_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_234_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_235_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_236_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_237_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_238_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_239_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_240_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_241_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_242_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_243_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_244_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_245_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_246_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_247_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_248_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_249_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_250_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_251_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_252_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_253_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_254_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_255_out_tmp_channel_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_1_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_2_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_3_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_4_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_5_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_6_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_7_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_8_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_9_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_10_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_11_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_12_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_13_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_14_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_15_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_16_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_17_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_18_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_19_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_20_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_21_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_22_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_23_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_24_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_25_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_26_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_27_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_28_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_29_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_30_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_31_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_32_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_33_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_34_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_35_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_36_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_37_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_38_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_39_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_40_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_41_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_42_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_43_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_44_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_45_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_46_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_47_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_48_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_49_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_50_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_51_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_52_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_53_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_54_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_55_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_56_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_57_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_58_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_59_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_60_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_61_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_62_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_63_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_64_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_65_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_66_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_67_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_68_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_69_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_70_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_71_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_72_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_73_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_74_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_75_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_76_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_77_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_78_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_79_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_80_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_81_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_82_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_83_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_84_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_85_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_86_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_87_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_88_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_89_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_90_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_91_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_92_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_93_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_94_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_95_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_96_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_97_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_98_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_99_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_100_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_101_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_102_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_103_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_104_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_105_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_106_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_107_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_108_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_109_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_110_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_111_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_112_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_113_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_114_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_115_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_116_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_117_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_118_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_119_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_120_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_121_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_122_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_123_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_124_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_125_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_126_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_127_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_128_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_129_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_130_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_131_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_132_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_133_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_134_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_135_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_136_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_137_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_138_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_139_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_140_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_141_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_142_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_143_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_144_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_145_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_146_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_147_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_148_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_149_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_150_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_151_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_152_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_153_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_154_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_155_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_156_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_157_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_158_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_159_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_160_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_161_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_162_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_163_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_164_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_165_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_166_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_167_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_168_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_169_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_170_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_171_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_172_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_173_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_174_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_175_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_176_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_177_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_178_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_179_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_180_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_181_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_182_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_183_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_184_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_185_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_186_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_187_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_188_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_189_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_190_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_191_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_192_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_193_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_194_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_195_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_196_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_197_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_198_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_199_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_200_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_201_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_202_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_203_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_204_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_205_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_206_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_207_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_208_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_209_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_210_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_211_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_212_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_213_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_214_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_215_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_216_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_217_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_218_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_219_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_220_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_221_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_222_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_223_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_224_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_225_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_226_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_227_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_228_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_229_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_230_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_231_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_232_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_233_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_234_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_235_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_236_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_237_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_238_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_239_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_240_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_241_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_242_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_243_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_244_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_245_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_246_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_247_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_248_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_249_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_250_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_251_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_252_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_253_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_254_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'internal_poly_255_U(mlkem_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.15 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.39 seconds; current allocated memory: 3.318 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2 seconds; current allocated memory: 3.339 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.33 seconds; current allocated memory: 3.445 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for mlkem_top.
INFO: [VLOG 209-307] Generating Verilog RTL for mlkem_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 413.22 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:09:47; Allocated memory: 3.156 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:03; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 295.863 MB.
INFO: [HLS 200-10] Analyzing design file 'mlkem_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ntt_engine.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.44 seconds. CPU system time: 0.8 seconds. Elapsed time: 4.26 seconds; current allocated memory: 297.633 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,189 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 308 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 244 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 244 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 338 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 338 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 338 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 339 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 339 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 339 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 338 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 338 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 340 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 375 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-387] Ignore depth setting for top argument 'in_stream' (mlkem_ip.cpp:63:0)
WARNING: [HLS 214-387] Ignore depth setting for top argument 'out_stream' (mlkem_ip.cpp:63:0)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:93:29)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:92:29)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.14)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:91:28)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:150:16)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.14)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:149:17)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.14)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:135:29)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:134:29)
INFO: [HLS 214-131] Inlining function 'make_pkt(ap_int<16>, bool)' into 'mlkem_top(int, hls::stream<axis_pkt, 0>&, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:134:19)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>)' into 'mlkem_top(int, hls::stream<axis_pkt, 0>&, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:118:28)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'mlkem_top(int, hls::stream<axis_pkt, 0>&, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:117:17)
INFO: [HLS 214-178] Inlining function 'ntt(ap_int<16>*)' into 'mlkem_top(int, hls::stream<axis_pkt, 0>&, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'inv_ntt(ap_int<16>*)' into 'mlkem_top(int, hls::stream<axis_pkt, 0>&, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:63:0)
INFO: [HLS 214-248] Applying array_partition to 'internal_poly': Cyclic partitioning with factor 2 on dimension 1. (mlkem_ip.cpp:84:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.68 seconds. CPU system time: 0.29 seconds. Elapsed time: 6.61 seconds; current allocated memory: 307.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 307.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 308.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 309.195 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 333.379 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_62_1'(ntt_engine.cpp:62:22) and 'VITIS_LOOP_67_2'(ntt_engine.cpp:67:26) in function 'mlkem_top' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_114_1'(ntt_engine.cpp:114:23) and 'VITIS_LOOP_116_2'(ntt_engine.cpp:116:27) in function 'mlkem_top' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_62_1' (ntt_engine.cpp:62:22) in function 'mlkem_top' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_114_1' (ntt_engine.cpp:114:23) in function 'mlkem_top' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 382.605 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlkem_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 383.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_67_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_2'.
WARNING: [HLS 200-880] The II Violation in module 'mlkem_top_Pipeline_VITIS_LOOP_67_2' (loop 'VITIS_LOOP_67_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('internal_poly_addr_write_ln95', ntt_engine.cpp:95->mlkem_ip.cpp:103) of variable 'na', ./mlkem_types.h:119->ntt_engine.cpp:92->mlkem_ip.cpp:103 on array 'internal_poly' and 'load' operation 16 bit ('internal_poly_load', ntt_engine.cpp:80->mlkem_ip.cpp:103) on array 'internal_poly'.
WARNING: [HLS 200-880] The II Violation in module 'mlkem_top_Pipeline_VITIS_LOOP_67_2' (loop 'VITIS_LOOP_67_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('internal_poly_addr_1_write_ln96', ntt_engine.cpp:96->mlkem_ip.cpp:103) of variable 'nb', ./mlkem_types.h:119->ntt_engine.cpp:93->mlkem_ip.cpp:103 on array 'internal_poly' and 'load' operation 16 bit ('internal_poly_load_1', ntt_engine.cpp:81->mlkem_ip.cpp:103) on array 'internal_poly'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'VITIS_LOOP_67_2'
WARNING: [HLS 200-871] Estimated clock period (18.382 ns) exceeds the target (target clock period: 3.330 ns, clock uncertainty: 0.899 ns, effective delay budget: 2.431 ns).
WARNING: [HLS 200-1016] The critical path in module 'mlkem_top_Pipeline_VITIS_LOOP_67_2' consists of the following:
	'load' operation 16 bit ('internal_poly_load_1', ntt_engine.cpp:81->mlkem_ip.cpp:103) on array 'internal_poly' [50]  (1.237 ns)
	'select' operation 16 bit ('b', ntt_engine.cpp:81->mlkem_ip.cpp:103) [52]  (0.357 ns)
	'mul' operation 28 bit ('a', ntt_engine.cpp:91->mlkem_ip.cpp:103) [59]  (2.380 ns)
	'mul' operation 16 bit ('u', ./mlkem_types.h:100->ntt_engine.cpp:91->mlkem_ip.cpp:103) [62]  (2.380 ns)
	'mul' operation 29 bit of DSP[65] ('mul_ln101', ./mlkem_types.h:101->ntt_engine.cpp:91->mlkem_ip.cpp:103) [64]  (0.494 ns)
	'add' operation 29 bit of DSP[65] ('t', ./mlkem_types.h:101->ntt_engine.cpp:91->mlkem_ip.cpp:103) [65]  (2.039 ns)
	'add' operation 17 bit ('a', ntt_engine.cpp:92->mlkem_ip.cpp:103) [69]  (0.853 ns)
	'mul' operation 33 bit ('mul_ln117', ./mlkem_types.h:117->ntt_engine.cpp:92->mlkem_ip.cpp:103) [72]  (2.417 ns)
	'mul' operation 19 bit of DSP[76] ('mul_ln117_1', ./mlkem_types.h:117->ntt_engine.cpp:92->mlkem_ip.cpp:103) [75]  (0.494 ns)
	'add' operation 19 bit of DSP[76] ('t', ./mlkem_types.h:117->ntt_engine.cpp:92->mlkem_ip.cpp:103) [76]  (2.039 ns)
	'icmp' operation 1 bit ('icmp_ln118', ./mlkem_types.h:118->ntt_engine.cpp:92->mlkem_ip.cpp:103) [77]  (0.884 ns)
	'select' operation 19 bit ('t', ./mlkem_types.h:118->ntt_engine.cpp:92->mlkem_ip.cpp:103) [79]  (0.361 ns)
	'add' operation 16 bit ('add_ln119', ./mlkem_types.h:119->ntt_engine.cpp:92->mlkem_ip.cpp:103) [83]  (0.853 ns)
	'select' operation 16 bit ('na', ./mlkem_types.h:119->ntt_engine.cpp:92->mlkem_ip.cpp:103) [84]  (0.357 ns)
	'store' operation 0 bit ('internal_poly_addr_write_ln95', ntt_engine.cpp:95->mlkem_ip.cpp:103) of variable 'na', ./mlkem_types.h:119->ntt_engine.cpp:92->mlkem_ip.cpp:103 on array 'internal_poly' [105]  (1.237 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 383.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_115_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 15, loop 'VITIS_LOOP_115_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 383.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_116_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_2'.
WARNING: [HLS 200-880] The II Violation in module 'mlkem_top_Pipeline_VITIS_LOOP_116_2' (loop 'VITIS_LOOP_116_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('internal_poly_addr_write_ln137', ntt_engine.cpp:137->mlkem_ip.cpp:124) of variable 'na', ./mlkem_types.h:119->ntt_engine.cpp:134->mlkem_ip.cpp:124 on array 'internal_poly' and 'load' operation 16 bit ('internal_poly_load', ntt_engine.cpp:124->mlkem_ip.cpp:124) on array 'internal_poly'.
WARNING: [HLS 200-880] The II Violation in module 'mlkem_top_Pipeline_VITIS_LOOP_116_2' (loop 'VITIS_LOOP_116_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('internal_poly_addr_2_write_ln138', ntt_engine.cpp:138->mlkem_ip.cpp:124) of variable 'sext_ln102', ./mlkem_types.h:102->ntt_engine.cpp:135->mlkem_ip.cpp:124 on array 'internal_poly' and 'load' operation 16 bit ('internal_poly_load_2', ntt_engine.cpp:125->mlkem_ip.cpp:124) on array 'internal_poly'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 17, loop 'VITIS_LOOP_116_2'
WARNING: [HLS 200-871] Estimated clock period (11.101 ns) exceeds the target (target clock period: 3.330 ns, clock uncertainty: 0.899 ns, effective delay budget: 2.431 ns).
WARNING: [HLS 200-1016] The critical path in module 'mlkem_top_Pipeline_VITIS_LOOP_116_2' consists of the following:
	'load' operation 16 bit ('internal_poly_load', ntt_engine.cpp:124->mlkem_ip.cpp:124) on array 'internal_poly' [46]  (1.237 ns)
	'select' operation 16 bit ('a', ntt_engine.cpp:124->mlkem_ip.cpp:124) [48]  (0.357 ns)
	'add' operation 17 bit ('a', ntt_engine.cpp:134->mlkem_ip.cpp:124) [63]  (0.853 ns)
	'mul' operation 33 bit ('mul_ln117', ./mlkem_types.h:117->ntt_engine.cpp:134->mlkem_ip.cpp:124) [66]  (2.417 ns)
	'mul' operation 20 bit of DSP[70] ('mul_ln117_5', ./mlkem_types.h:117->ntt_engine.cpp:134->mlkem_ip.cpp:124) [69]  (0.494 ns)
	'add' operation 20 bit of DSP[70] ('t', ./mlkem_types.h:117->ntt_engine.cpp:134->mlkem_ip.cpp:124) [70]  (2.039 ns)
	'icmp' operation 1 bit ('icmp_ln118', ./mlkem_types.h:118->ntt_engine.cpp:134->mlkem_ip.cpp:124) [71]  (0.894 ns)
	'select' operation 20 bit ('t', ./mlkem_types.h:118->ntt_engine.cpp:134->mlkem_ip.cpp:124) [73]  (0.363 ns)
	'add' operation 16 bit ('add_ln119', ./mlkem_types.h:119->ntt_engine.cpp:134->mlkem_ip.cpp:124) [77]  (0.853 ns)
	'select' operation 16 bit ('na', ./mlkem_types.h:119->ntt_engine.cpp:134->mlkem_ip.cpp:124) [78]  (0.357 ns)
	'store' operation 0 bit ('internal_poly_addr_write_ln137', ntt_engine.cpp:137->mlkem_ip.cpp:124) of variable 'na', ./mlkem_types.h:119->ntt_engine.cpp:134->mlkem_ip.cpp:124 on array 'internal_poly' [96]  (1.237 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 383.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_147_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_147_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 384.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_132_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_132_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 384.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 385.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_92_1' pipeline 'VITIS_LOOP_92_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_92_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 385.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_67_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_67_2' pipeline 'VITIS_LOOP_67_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_7s_17s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_16s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_16ns_33_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_13s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_7ns_8ns_7_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_9s_9ns_9_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_8_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_67_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 387.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_115_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_115_2' pipeline 'VITIS_LOOP_115_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_3s_13s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_115_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 390.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_116_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_116_2' pipeline 'VITIS_LOOP_116_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_submul_17s_16s_13s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_7s_17s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_30s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_16ns_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_11ns_32ns_32_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_9ns_32ns_7_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_9ns_32ns_8_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_116_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 392.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_147_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_147_3' pipeline 'VITIS_LOOP_147_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_3s_13s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_147_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 395.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_132_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_132_3' pipeline 'VITIS_LOOP_132_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_132_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 397.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlkem_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mode' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top'.
INFO: [RTMG 210-279] Implementing memory 'mlkem_top_ZETA_TABLE_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlkem_top_internal_poly_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 399.156 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 403.098 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 416.172 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mlkem_top.
INFO: [VLOG 209-307] Generating Verilog RTL for mlkem_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 54.40 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:12; Allocated memory: 120.797 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 295.863 MB.
INFO: [HLS 200-10] Analyzing design file 'mlkem_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ntt_engine.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.66 seconds. CPU system time: 0.86 seconds. Elapsed time: 4.55 seconds; current allocated memory: 297.676 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,205 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 324 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 350 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 350 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 350 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 351 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 351 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 351 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 350 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 350 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-387] Ignore depth setting for top argument 'in_stream' (mlkem_ip.cpp:42:0)
WARNING: [HLS 214-387] Ignore depth setting for top argument 'out_stream' (mlkem_ip.cpp:42:0)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:71:29)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:70:29)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.14)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:69:28)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:141:16)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.14)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:140:17)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.14)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:119:29)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.15)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:118:29)
INFO: [HLS 214-131] Inlining function 'make_pkt(ap_int<16>, bool)' into 'mlkem_top(int, hls::stream<axis_pkt, 0>&, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:96:19)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>)' into 'mlkem_top(int, hls::stream<axis_pkt, 0>&, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:81:28)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'mlkem_top(int, hls::stream<axis_pkt, 0>&, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:80:17)
INFO: [HLS 214-178] Inlining function 'ntt(ap_int<16>*)' into 'mlkem_top(int, hls::stream<axis_pkt, 0>&, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'inv_ntt(ap_int<16>*)' into 'mlkem_top(int, hls::stream<axis_pkt, 0>&, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:42:0)
INFO: [HLS 214-248] Applying array_partition to 'internal_poly': Cyclic partitioning with factor 2 on dimension 1. (mlkem_ip.cpp:51:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.68 seconds. CPU system time: 0.27 seconds. Elapsed time: 6.6 seconds; current allocated memory: 308.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 308.102 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 308.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 309.281 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 333.465 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_1'(ntt_engine.cpp:41:22) and 'VITIS_LOOP_58_2'(ntt_engine.cpp:58:26) in function 'mlkem_top' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_101_1'(ntt_engine.cpp:101:23) and 'VITIS_LOOP_107_2'(ntt_engine.cpp:107:27) in function 'mlkem_top' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_41_1' (ntt_engine.cpp:41:22) in function 'mlkem_top' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_101_1' (ntt_engine.cpp:101:23) in function 'mlkem_top' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 383.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlkem_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_57_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 383.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_58_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2'.
WARNING: [HLS 200-880] The II Violation in module 'mlkem_top_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('internal_poly_addr_write_ln73', ntt_engine.cpp:73->mlkem_ip.cpp:68) of variable 'na', ./mlkem_types.h:119->ntt_engine.cpp:70->mlkem_ip.cpp:68 on array 'internal_poly' and 'load' operation 16 bit ('internal_poly_load', ntt_engine.cpp:63->mlkem_ip.cpp:68) on array 'internal_poly'.
WARNING: [HLS 200-880] The II Violation in module 'mlkem_top_Pipeline_VITIS_LOOP_58_2' (loop 'VITIS_LOOP_58_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('internal_poly_addr_1_write_ln74', ntt_engine.cpp:74->mlkem_ip.cpp:68) of variable 'nb', ./mlkem_types.h:119->ntt_engine.cpp:71->mlkem_ip.cpp:68 on array 'internal_poly' and 'load' operation 16 bit ('internal_poly_load_1', ntt_engine.cpp:64->mlkem_ip.cpp:68) on array 'internal_poly'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 14, loop 'VITIS_LOOP_58_2'
WARNING: [HLS 200-871] Estimated clock period (18.382 ns) exceeds the target (target clock period: 3.330 ns, clock uncertainty: 0.899 ns, effective delay budget: 2.431 ns).
WARNING: [HLS 200-1016] The critical path in module 'mlkem_top_Pipeline_VITIS_LOOP_58_2' consists of the following:
	'load' operation 16 bit ('internal_poly_load_1', ntt_engine.cpp:64->mlkem_ip.cpp:68) on array 'internal_poly' [54]  (1.237 ns)
	'select' operation 16 bit ('b', ntt_engine.cpp:64->mlkem_ip.cpp:68) [56]  (0.357 ns)
	'mul' operation 28 bit ('a', ntt_engine.cpp:69->mlkem_ip.cpp:68) [63]  (2.380 ns)
	'mul' operation 16 bit ('u', ./mlkem_types.h:100->ntt_engine.cpp:69->mlkem_ip.cpp:68) [66]  (2.380 ns)
	'mul' operation 29 bit of DSP[69] ('mul_ln101', ./mlkem_types.h:101->ntt_engine.cpp:69->mlkem_ip.cpp:68) [68]  (0.494 ns)
	'add' operation 29 bit of DSP[69] ('t', ./mlkem_types.h:101->ntt_engine.cpp:69->mlkem_ip.cpp:68) [69]  (2.039 ns)
	'add' operation 17 bit ('a', ntt_engine.cpp:70->mlkem_ip.cpp:68) [73]  (0.853 ns)
	'mul' operation 33 bit ('mul_ln117', ./mlkem_types.h:117->ntt_engine.cpp:70->mlkem_ip.cpp:68) [76]  (2.417 ns)
	'mul' operation 19 bit of DSP[80] ('mul_ln117_1', ./mlkem_types.h:117->ntt_engine.cpp:70->mlkem_ip.cpp:68) [79]  (0.494 ns)
	'add' operation 19 bit of DSP[80] ('t', ./mlkem_types.h:117->ntt_engine.cpp:70->mlkem_ip.cpp:68) [80]  (2.039 ns)
	'icmp' operation 1 bit ('icmp_ln118', ./mlkem_types.h:118->ntt_engine.cpp:70->mlkem_ip.cpp:68) [81]  (0.884 ns)
	'select' operation 19 bit ('t', ./mlkem_types.h:118->ntt_engine.cpp:70->mlkem_ip.cpp:68) [83]  (0.361 ns)
	'add' operation 16 bit ('add_ln119', ./mlkem_types.h:119->ntt_engine.cpp:70->mlkem_ip.cpp:68) [87]  (0.853 ns)
	'select' operation 16 bit ('na', ./mlkem_types.h:119->ntt_engine.cpp:70->mlkem_ip.cpp:68) [88]  (0.357 ns)
	'store' operation 0 bit ('internal_poly_1_addr_write_ln73', ntt_engine.cpp:73->mlkem_ip.cpp:68) of variable 'na', ./mlkem_types.h:119->ntt_engine.cpp:70->mlkem_ip.cpp:68 on array 'internal_poly_1' [112]  (1.237 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 384.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 15, loop 'VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 384.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 384.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_2'.
WARNING: [HLS 200-880] The II Violation in module 'mlkem_top_Pipeline_VITIS_LOOP_107_2' (loop 'VITIS_LOOP_107_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('internal_poly_addr_write_ln122', ntt_engine.cpp:122->mlkem_ip.cpp:87) of variable 'na', ./mlkem_types.h:119->ntt_engine.cpp:118->mlkem_ip.cpp:87 on array 'internal_poly' and 'load' operation 16 bit ('internal_poly_load', ntt_engine.cpp:112->mlkem_ip.cpp:87) on array 'internal_poly'.
WARNING: [HLS 200-880] The II Violation in module 'mlkem_top_Pipeline_VITIS_LOOP_107_2' (loop 'VITIS_LOOP_107_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('internal_poly_addr_2_write_ln123', ntt_engine.cpp:123->mlkem_ip.cpp:87) of variable 'sext_ln102', ./mlkem_types.h:102->ntt_engine.cpp:119->mlkem_ip.cpp:87 on array 'internal_poly' and 'load' operation 16 bit ('internal_poly_load_2', ntt_engine.cpp:113->mlkem_ip.cpp:87) on array 'internal_poly'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 16, loop 'VITIS_LOOP_107_2'
WARNING: [HLS 200-871] Estimated clock period (11.101 ns) exceeds the target (target clock period: 3.330 ns, clock uncertainty: 0.899 ns, effective delay budget: 2.431 ns).
WARNING: [HLS 200-1016] The critical path in module 'mlkem_top_Pipeline_VITIS_LOOP_107_2' consists of the following:
	'load' operation 16 bit ('internal_poly_load', ntt_engine.cpp:112->mlkem_ip.cpp:87) on array 'internal_poly' [47]  (1.237 ns)
	'select' operation 16 bit ('a', ntt_engine.cpp:112->mlkem_ip.cpp:87) [49]  (0.357 ns)
	'add' operation 17 bit ('a', ntt_engine.cpp:118->mlkem_ip.cpp:87) [64]  (0.853 ns)
	'mul' operation 33 bit ('mul_ln117', ./mlkem_types.h:117->ntt_engine.cpp:118->mlkem_ip.cpp:87) [67]  (2.417 ns)
	'mul' operation 20 bit of DSP[71] ('mul_ln117_5', ./mlkem_types.h:117->ntt_engine.cpp:118->mlkem_ip.cpp:87) [70]  (0.494 ns)
	'add' operation 20 bit of DSP[71] ('t', ./mlkem_types.h:117->ntt_engine.cpp:118->mlkem_ip.cpp:87) [71]  (2.039 ns)
	'icmp' operation 1 bit ('icmp_ln118', ./mlkem_types.h:118->ntt_engine.cpp:118->mlkem_ip.cpp:87) [72]  (0.894 ns)
	'select' operation 20 bit ('t', ./mlkem_types.h:118->ntt_engine.cpp:118->mlkem_ip.cpp:87) [74]  (0.363 ns)
	'add' operation 16 bit ('add_ln119', ./mlkem_types.h:119->ntt_engine.cpp:118->mlkem_ip.cpp:87) [78]  (0.853 ns)
	'select' operation 16 bit ('na', ./mlkem_types.h:119->ntt_engine.cpp:118->mlkem_ip.cpp:87) [79]  (0.357 ns)
	'store' operation 0 bit ('internal_poly_addr_write_ln122', ntt_engine.cpp:122->mlkem_ip.cpp:87) of variable 'na', ./mlkem_types.h:119->ntt_engine.cpp:118->mlkem_ip.cpp:87 on array 'internal_poly' [97]  (1.237 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 384.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_138_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 384.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 384.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_93_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 385.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 385.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 385.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_57_1' pipeline 'VITIS_LOOP_57_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_57_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_58_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_58_2' pipeline 'VITIS_LOOP_58_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_7s_17s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_16s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_16ns_33_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_13s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_9s_9ns_9_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_58_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 387.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_3s_13s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 391.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_107_2' pipeline 'VITIS_LOOP_107_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_submul_17s_16s_13s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_7s_17s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_30s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_16ns_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_11ns_32ns_32_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_107_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 393.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_138_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_138_3' pipeline 'VITIS_LOOP_138_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_3s_13s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_138_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 396.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_93_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_93_3' pipeline 'VITIS_LOOP_93_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_93_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 398.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlkem_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mode' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top'.
INFO: [RTMG 210-279] Implementing memory 'mlkem_top_ZETA_TABLE_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlkem_top_internal_poly_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 400.168 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 404.148 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 417.336 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mlkem_top.
INFO: [VLOG 209-307] Generating Verilog RTL for mlkem_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 54.40 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:12; Allocated memory: 121.949 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 295.863 MB.
INFO: [HLS 200-10] Analyzing design file 'mlkem_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ntt_engine.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.44 seconds. CPU system time: 0.87 seconds. Elapsed time: 5.35 seconds; current allocated memory: 297.691 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,037 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 313 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 239 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 239 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,715 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 330 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-387] Ignore depth setting for top argument 'in_stream' (mlkem_ip.cpp:42:0)
WARNING: [HLS 214-387] Ignore depth setting for top argument 'out_stream' (mlkem_ip.cpp:42:0)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.16)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:436:21)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.16)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:435:21)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.15)' into 'ntt(ap_int<16>*)' (ntt_engine.cpp:434:28)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.16)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:473:16)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.15)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:472:17)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>) (.15)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:465:21)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>) (.16)' into 'inv_ntt(ap_int<16>*)' (ntt_engine.cpp:464:21)
INFO: [HLS 214-131] Inlining function 'make_pkt(ap_int<16>, bool)' into 'mlkem_top(int, hls::stream<axis_pkt, 0>&, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:96:19)
INFO: [HLS 214-131] Inlining function 'barrett_reduce(ap_int<32>)' into 'mlkem_top(int, hls::stream<axis_pkt, 0>&, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:81:28)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'mlkem_top(int, hls::stream<axis_pkt, 0>&, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:80:17)
INFO: [HLS 214-178] Inlining function 'ntt(ap_int<16>*)' into 'mlkem_top(int, hls::stream<axis_pkt, 0>&, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'inv_ntt(ap_int<16>*)' into 'mlkem_top(int, hls::stream<axis_pkt, 0>&, hls::stream<axis_pkt, 0>&)' (mlkem_ip.cpp:42:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5INV_Z': Complete partitioning on dimension 1. (ntt_engine.cpp:346:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5INV_B': Complete partitioning on dimension 1. (ntt_engine.cpp:287:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5INV_A': Complete partitioning on dimension 1. (ntt_engine.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5NTT_Z': Complete partitioning on dimension 1. (ntt_engine.cpp:169:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5NTT_B': Complete partitioning on dimension 1. (ntt_engine.cpp:110:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5NTT_A': Complete partitioning on dimension 1. (ntt_engine.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'internal_poly': Cyclic partitioning with factor 2 on dimension 1. (mlkem_ip.cpp:51:13)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (ntt_engine.cpp:426:11)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (ntt_engine.cpp:427:22)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (ntt_engine.cpp:456:11)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (ntt_engine.cpp:457:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.39 seconds. CPU system time: 0.33 seconds. Elapsed time: 7.02 seconds; current allocated memory: 308.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 308.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 310.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 312.262 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 341.723 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_419_1'(ntt_engine.cpp:419:20) and 'VITIS_LOOP_422_2'(ntt_engine.cpp:422:27) in function 'mlkem_top' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_450_1'(ntt_engine.cpp:450:20) and 'VITIS_LOOP_453_2'(ntt_engine.cpp:453:27) in function 'mlkem_top' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_419_1' (ntt_engine.cpp:419:20) in function 'mlkem_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_450_1' (ntt_engine.cpp:450:20) in function 'mlkem_top'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 402.793 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlkem_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_57_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 403.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 403.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_419_1_VITIS_LOOP_422_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_419_1_VITIS_LOOP_422_2'.
WARNING: [HLS 200-880] The II Violation in module 'mlkem_top_Pipeline_VITIS_LOOP_419_1_VITIS_LOOP_422_2' (loop 'VITIS_LOOP_419_1_VITIS_LOOP_422_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('internal_poly_addr_write_ln435', ntt_engine.cpp:435->mlkem_ip.cpp:68) of variable 'select_ln119', ./mlkem_types.h:119->ntt_engine.cpp:435->mlkem_ip.cpp:68 on array 'internal_poly' and 'load' operation 16 bit ('internal_poly_load_1', ntt_engine.cpp:430->mlkem_ip.cpp:68) on array 'internal_poly'.
WARNING: [HLS 200-880] The II Violation in module 'mlkem_top_Pipeline_VITIS_LOOP_419_1_VITIS_LOOP_422_2' (loop 'VITIS_LOOP_419_1_VITIS_LOOP_422_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('internal_poly_addr_2_write_ln436', ntt_engine.cpp:436->mlkem_ip.cpp:68) of variable 'select_ln119_1', ./mlkem_types.h:119->ntt_engine.cpp:436->mlkem_ip.cpp:68 on array 'internal_poly' and 'load' operation 16 bit ('internal_poly_load', ntt_engine.cpp:431->mlkem_ip.cpp:68) on array 'internal_poly'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_419_1_VITIS_LOOP_422_2'
WARNING: [HLS 200-871] Estimated clock period (18.382 ns) exceeds the target (target clock period: 3.330 ns, clock uncertainty: 0.899 ns, effective delay budget: 2.431 ns).
WARNING: [HLS 200-1016] The critical path in module 'mlkem_top_Pipeline_VITIS_LOOP_419_1_VITIS_LOOP_422_2' consists of the following:
	'load' operation 16 bit ('internal_poly_load', ntt_engine.cpp:431->mlkem_ip.cpp:68) on array 'internal_poly' [44]  (1.237 ns)
	'select' operation 16 bit ('b', ntt_engine.cpp:431->mlkem_ip.cpp:68) [46]  (0.357 ns)
	'mul' operation 28 bit ('a', ntt_engine.cpp:434->mlkem_ip.cpp:68) [49]  (2.380 ns)
	'mul' operation 16 bit ('u', ./mlkem_types.h:100->ntt_engine.cpp:434->mlkem_ip.cpp:68) [52]  (2.380 ns)
	'mul' operation 29 bit of DSP[55] ('mul_ln101', ./mlkem_types.h:101->ntt_engine.cpp:434->mlkem_ip.cpp:68) [54]  (0.494 ns)
	'add' operation 29 bit of DSP[55] ('t', ./mlkem_types.h:101->ntt_engine.cpp:434->mlkem_ip.cpp:68) [55]  (2.039 ns)
	'add' operation 17 bit ('a', ntt_engine.cpp:435->mlkem_ip.cpp:68) [59]  (0.853 ns)
	'mul' operation 33 bit ('mul_ln117_2', ./mlkem_types.h:117->ntt_engine.cpp:435->mlkem_ip.cpp:68) [62]  (2.417 ns)
	'mul' operation 19 bit of DSP[66] ('mul_ln117_3', ./mlkem_types.h:117->ntt_engine.cpp:435->mlkem_ip.cpp:68) [65]  (0.494 ns)
	'add' operation 19 bit of DSP[66] ('t', ./mlkem_types.h:117->ntt_engine.cpp:435->mlkem_ip.cpp:68) [66]  (2.039 ns)
	'icmp' operation 1 bit ('icmp_ln118', ./mlkem_types.h:118->ntt_engine.cpp:435->mlkem_ip.cpp:68) [67]  (0.884 ns)
	'select' operation 19 bit ('t', ./mlkem_types.h:118->ntt_engine.cpp:435->mlkem_ip.cpp:68) [69]  (0.361 ns)
	'add' operation 16 bit ('add_ln119', ./mlkem_types.h:119->ntt_engine.cpp:435->mlkem_ip.cpp:68) [73]  (0.853 ns)
	'select' operation 16 bit ('select_ln119', ./mlkem_types.h:119->ntt_engine.cpp:435->mlkem_ip.cpp:68) [74]  (0.357 ns)
	'store' operation 0 bit ('internal_poly_addr_write_ln435', ntt_engine.cpp:435->mlkem_ip.cpp:68) of variable 'select_ln119', ./mlkem_types.h:119->ntt_engine.cpp:435->mlkem_ip.cpp:68 on array 'internal_poly' [95]  (1.237 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 404.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 409.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 15, loop 'VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 411.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 411.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_450_1_VITIS_LOOP_453_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_450_1_VITIS_LOOP_453_2'.
WARNING: [HLS 200-880] The II Violation in module 'mlkem_top_Pipeline_VITIS_LOOP_450_1_VITIS_LOOP_453_2' (loop 'VITIS_LOOP_450_1_VITIS_LOOP_453_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('internal_poly_addr_write_ln464', ntt_engine.cpp:464->mlkem_ip.cpp:87) of variable 'select_ln119', ./mlkem_types.h:119->ntt_engine.cpp:464->mlkem_ip.cpp:87 on array 'internal_poly' and 'load' operation 16 bit ('internal_poly_load', ntt_engine.cpp:460->mlkem_ip.cpp:87) on array 'internal_poly'.
WARNING: [HLS 200-880] The II Violation in module 'mlkem_top_Pipeline_VITIS_LOOP_450_1_VITIS_LOOP_453_2' (loop 'VITIS_LOOP_450_1_VITIS_LOOP_453_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('internal_poly_addr_1_write_ln465', ntt_engine.cpp:465->mlkem_ip.cpp:87) of variable 'sext_ln102', ./mlkem_types.h:102->ntt_engine.cpp:465->mlkem_ip.cpp:87 on array 'internal_poly' and 'load' operation 16 bit ('internal_poly_load_1', ntt_engine.cpp:461->mlkem_ip.cpp:87) on array 'internal_poly'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_450_1_VITIS_LOOP_453_2'
WARNING: [HLS 200-871] Estimated clock period (11.101 ns) exceeds the target (target clock period: 3.330 ns, clock uncertainty: 0.899 ns, effective delay budget: 2.431 ns).
WARNING: [HLS 200-1016] The critical path in module 'mlkem_top_Pipeline_VITIS_LOOP_450_1_VITIS_LOOP_453_2' consists of the following:
	'load' operation 16 bit ('internal_poly_load', ntt_engine.cpp:460->mlkem_ip.cpp:87) on array 'internal_poly' [39]  (1.237 ns)
	'select' operation 16 bit ('a', ntt_engine.cpp:460->mlkem_ip.cpp:87) [41]  (0.357 ns)
	'add' operation 17 bit ('a', ntt_engine.cpp:464->mlkem_ip.cpp:87) [50]  (0.853 ns)
	'mul' operation 33 bit ('mul_ln117', ./mlkem_types.h:117->ntt_engine.cpp:464->mlkem_ip.cpp:87) [53]  (2.417 ns)
	'mul' operation 20 bit of DSP[57] ('mul_ln117_3', ./mlkem_types.h:117->ntt_engine.cpp:464->mlkem_ip.cpp:87) [56]  (0.494 ns)
	'add' operation 20 bit of DSP[57] ('t', ./mlkem_types.h:117->ntt_engine.cpp:464->mlkem_ip.cpp:87) [57]  (2.039 ns)
	'icmp' operation 1 bit ('icmp_ln118', ./mlkem_types.h:118->ntt_engine.cpp:464->mlkem_ip.cpp:87) [58]  (0.894 ns)
	'select' operation 20 bit ('t', ./mlkem_types.h:118->ntt_engine.cpp:464->mlkem_ip.cpp:87) [60]  (0.363 ns)
	'add' operation 16 bit ('add_ln119', ./mlkem_types.h:119->ntt_engine.cpp:464->mlkem_ip.cpp:87) [64]  (0.853 ns)
	'select' operation 16 bit ('select_ln119', ./mlkem_types.h:119->ntt_engine.cpp:464->mlkem_ip.cpp:87) [65]  (0.357 ns)
	'store' operation 0 bit ('internal_poly_addr_write_ln464', ntt_engine.cpp:464->mlkem_ip.cpp:87) of variable 'select_ln119', ./mlkem_types.h:119->ntt_engine.cpp:464->mlkem_ip.cpp:87 on array 'internal_poly' [84]  (1.237 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 412.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 417.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_470_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_470_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_470_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 418.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 418.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_93_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 419.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 419.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 419.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 419.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_57_1' pipeline 'VITIS_LOOP_57_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_57_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 419.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_419_1_VITIS_LOOP_422_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_7s_17s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_16ns_33_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_13s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_1793_10_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_1793_10_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_419_1_VITIS_LOOP_422_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 439.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_3s_13s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 454.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_450_1_VITIS_LOOP_453_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_1793_10_8_1_1' is changed to 'sparsemux_1793_10_8_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'am_submul_17s_16s_13s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_7s_17s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_29s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_16ns_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_1793_10_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_1793_10_8_1_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_450_1_VITIS_LOOP_453_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 471.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_470_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_470_3' pipeline 'VITIS_LOOP_470_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_3s_13s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_470_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 486.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_93_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_93_3' pipeline 'VITIS_LOOP_93_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_93_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 486.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlkem_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mode' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top'.
INFO: [RTMG 210-278] Implementing memory 'mlkem_top_internal_poly_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 486.855 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 490.242 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 503.449 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mlkem_top.
INFO: [VLOG 209-307] Generating Verilog RTL for mlkem_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 54.40 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 208.082 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:03; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 295.863 MB.
INFO: [HLS 200-10] Analyzing design file 'mlkem_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ntt_engine.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'p' (ntt_engine.cpp:4:21)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.14 seconds. CPU system time: 0.83 seconds. Elapsed time: 4 seconds; current allocated memory: 297.512 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,193 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 220 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 220 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 220 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 220 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 220 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 222 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 242 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'mlkem_top(int, hls::stream<mlkem_data, 0>&, hls::stream<mlkem_data, 0>&)' (mlkem_ip.cpp:37:36)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'mlkem_top(int, hls::stream<mlkem_data, 0>&, hls::stream<mlkem_data, 0>&)' (mlkem_ip.cpp:34:36)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'mlkem_top(int, hls::stream<mlkem_data, 0>&, hls::stream<mlkem_data, 0>&)' (mlkem_ip.cpp:31:36)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9mlkem_topiRN3hls6streamI10mlkem_dataLi0EEES3_E13internal_poly': Cyclic partitioning with factor 8 on dimension 1. (mlkem_ip.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.54 seconds. CPU system time: 0.26 seconds. Elapsed time: 6.54 seconds; current allocated memory: 307.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 307.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 308.258 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 308.473 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 331.402 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 351.406 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlkem_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 352.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 352.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_25_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 352.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 352.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 352.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 352.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 352.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 352.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_18_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 352.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_25_2' pipeline 'VITIS_LOOP_25_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_26s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_25_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 354.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_42_3' pipeline 'VITIS_LOOP_42_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 357.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlkem_top' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_RAM_AUTO_1R1W' to 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_RAM_AUTO_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_RAM_AUTO_1R1W' to 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_RAM_AUTcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_RAM_AUTO_1R1W' to 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_RAM_AUTdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_RAM_AUTO_1R1W' to 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_RAM_AUTeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_RAM_AUTO_1R1W' to 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_RAM_AUTfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_RAM_AUTO_1R1W' to 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_RAM_AUTg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_RAM_AUTO_1R1W' to 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_RAM_AUThbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_RAM_AUTO_1R1W' to 'mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_RAM_AUTibs' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'mode' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top'.
INFO: [RTMG 210-278] Implementing memory 'mlkem_top_mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_RAM_AUTO_bkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 359.531 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 363.242 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 374.453 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mlkem_top.
INFO: [VLOG 209-307] Generating Verilog RTL for mlkem_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 417.71 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 78.758 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:03; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 295.863 MB.
INFO: [HLS 200-10] Analyzing design file 'mlkem_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ntt_engine.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'p' (ntt_engine.cpp:4:21)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.24 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.09 seconds; current allocated memory: 297.512 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,304 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 262 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 278 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 277 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 244 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'mlkem_top(int, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (mlkem_ip.cpp:37:36)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'mlkem_top(int, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (mlkem_ip.cpp:34:36)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'mlkem_top(int, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (mlkem_ip.cpp:31:36)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9mlkem_topiRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_E13internal_poly': Cyclic partitioning with factor 8 on dimension 1. (mlkem_ip.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.58 seconds. CPU system time: 0.31 seconds. Elapsed time: 6.54 seconds; current allocated memory: 307.887 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 307.887 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 308.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 308.680 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 331.941 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 351.613 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlkem_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 352.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 352.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_25_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 353.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 353.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 353.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 353.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 353.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 353.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_18_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 353.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_25_2' pipeline 'VITIS_LOOP_25_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_26s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_25_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 354.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top_Pipeline_VITIS_LOOP_42_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mlkem_top_Pipeline_VITIS_LOOP_42_3' pipeline 'VITIS_LOOP_42_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top_Pipeline_VITIS_LOOP_42_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 357.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlkem_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mode' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top'.
INFO: [RTMG 210-278] Implementing memory 'mlkem_top_mlkem_top_int_stream_stream_axis_0_internal_poly_7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 360.117 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 363.926 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 375.191 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mlkem_top.
INFO: [VLOG 209-307] Generating Verilog RTL for mlkem_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 417.71 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 79.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 295.863 MB.
INFO: [HLS 200-10] Analyzing design file 'mlkem_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ntt_engine.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'p' (ntt_engine.cpp:4:21)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.36 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.21 seconds; current allocated memory: 297.574 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,360 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 112 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'process_phase(int, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (mlkem_ip.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'process_phase(int, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (mlkem_ip.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'process_phase(int, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (mlkem_ip.cpp:51:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.63 seconds. CPU system time: 0.33 seconds. Elapsed time: 6.6 seconds; current allocated memory: 308.004 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 308.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 308.094 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 308.844 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'mlkem_top' (mlkem_ip.cpp:77:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_phase'
	 'process_phase'
	 'write_phase'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 331.484 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 380.234 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlkem_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 380.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 380.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_phase_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 380.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 380.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 380.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 380.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_phase_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 380.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 380.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_phase_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_phase_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_phase_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_phase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 382.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_phase_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_phase_Pipeline_VITIS_LOOP_44_1' pipeline 'VITIS_LOOP_44_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_26s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_phase_Pipeline_VITIS_LOOP_44_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_phase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_phase' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_phase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 385.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlkem_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mode' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top'.
INFO: [RTMG 210-285] Implementing FIFO 'mode_c_U(mlkem_top_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'coeff_stream_U(mlkem_top_fifo_w16_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_stream_U(mlkem_top_fifo_w16_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_process_phase_U0_U(mlkem_top_start_for_process_phase_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_phase_U0_U(mlkem_top_start_for_write_phase_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 387.277 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 390.715 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 402.051 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mlkem_top.
INFO: [VLOG 209-307] Generating Verilog RTL for mlkem_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 420.17 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 106.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 295.863 MB.
INFO: [HLS 200-10] Analyzing design file 'mlkem_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ntt_engine.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'p' (ntt_engine.cpp:4:21)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.42 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.25 seconds; current allocated memory: 297.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,360 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 112 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/samarth/Desktop/6g_ai_ran/ml_kem_pqc/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'process_phase(int, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (mlkem_ip.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'process_phase(int, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (mlkem_ip.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'montgomery_reduce(ap_int<32>)' into 'process_phase(int, hls::stream<ap_int<16>, 0>&, hls::stream<ap_int<16>, 0>&)' (mlkem_ip.cpp:51:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.83 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.82 seconds; current allocated memory: 308.035 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 308.035 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 308.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 308.824 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'mlkem_top' (mlkem_ip.cpp:77:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_phase'
	 'process_phase'
	 'write_phase'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 331.480 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 379.758 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlkem_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 379.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 379.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_phase_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 380.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 380.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 380.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 380.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_phase_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=t_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 380.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 380.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 380.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 380.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_phase_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_phase_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_phase_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_phase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 382.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_phase_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_phase_Pipeline_VITIS_LOOP_44_1' pipeline 'VITIS_LOOP_44_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_26s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_phase_Pipeline_VITIS_LOOP_44_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_phase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_phase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_phase' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_phase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlkem_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlkem_top/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlkem_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mode' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlkem_top'.
INFO: [RTMG 210-285] Implementing FIFO 'mode_c_U(mlkem_top_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'coeff_stream_U(mlkem_top_fifo_w16_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_stream_U(mlkem_top_fifo_w16_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_process_phase_U0_U(mlkem_top_start_for_process_phase_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_phase_U0_U(mlkem_top_start_for_write_phase_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 387.383 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 390.566 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 402.051 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mlkem_top.
INFO: [VLOG 209-307] Generating Verilog RTL for mlkem_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 420.17 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:12; Allocated memory: 106.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/samarth/Desktop/6g_ai_ran
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran -rtl verilog 
INFO: [HLS 200-1510] Running: source ./ml_kem_pqc/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlkem_top mlkem_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/samarth/Desktop/6g_ai_ran 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:18; Allocated memory: 6.453 MB.
