Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Wed Apr 29 18:56:24 2020
| Host             : LAPTOP-H2S94EA8 running 64-bit major release  (build 9200)
| Command          : report_power -file version3_wrapper_power_routed.rpt -pb version3_wrapper_power_summary_routed.pb -rpx version3_wrapper_power_routed.rpx
| Design           : version3_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.135        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.970        |
| Device Static (W)        | 0.165        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 60.4         |
| Junction Temperature (C) | 49.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.133 |        3 |       --- |             --- |
| Slice Logic              |     0.127 |   136890 |       --- |             --- |
|   LUT as Logic           |     0.097 |    39105 |     53200 |           73.51 |
|   Register               |     0.012 |    67776 |    106400 |           63.70 |
|   LUT as Distributed RAM |     0.009 |     4118 |     17400 |           23.67 |
|   LUT as Shift Register  |     0.005 |     3249 |     17400 |           18.67 |
|   CARRY4                 |     0.004 |     1058 |     13300 |            7.95 |
|   F7/F8 Muxes            |    <0.001 |      493 |     53200 |            0.93 |
|   Others                 |     0.000 |     5489 |       --- |             --- |
| Signals                  |     0.235 |    98807 |       --- |             --- |
| Block RAM                |     0.084 |       60 |       140 |           42.86 |
| DSPs                     |     0.125 |      148 |       220 |           67.27 |
| I/O                      |     0.001 |        4 |       125 |            3.20 |
| PS7                      |     1.264 |        1 |       --- |             --- |
| Static Power             |     0.165 |          |           |                 |
| Total                    |     2.135 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.723 |       0.701 |      0.022 |
| Vccaux    |       1.800 |     0.017 |       0.000 |      0.017 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.004 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.691 |       0.655 |      0.036 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | version3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| version3_wrapper                |     1.970 |
|   version3_i                    |     1.968 |
|     FFT_Hierarchy               |     0.544 |
|       FFT_channelO1             |     0.115 |
|       FFT_channelO2             |     0.112 |
|       FFT_channelP7             |     0.114 |
|       FFT_channelP8             |     0.117 |
|       standard_interconnect_fft |     0.001 |
|       stream_interconnect_fft   |     0.084 |
|     Filter_Hierarchy            |     0.151 |
|       FIR_channelO1             |     0.016 |
|       FIR_channelO2             |     0.016 |
|       FIR_channelP7             |     0.016 |
|       FIR_channelP8             |     0.016 |
|       standard_interconnect_fir |     0.004 |
|       stream_interconnect_fir   |     0.084 |
|     axi_interconnect_0          |     0.004 |
|       s00_couplers              |     0.003 |
|     processing_system7_0        |     1.270 |
|       inst                      |     1.270 |
+---------------------------------+-----------+


