Fully working 16-bit pipelined cpu with optimizations written in verilog. ASM instructions written in the WISC-F24 ISA
