[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  31731       tick       3157401       1471646       1419006       3157401 
      2  31731       tick       4410513       2159385       2123036       4410513 
      3  31731       tick       4385598       2147356       2129980       4385598 
      4  31731       tick       4386116       2146381       2130233       4386116 
      5  31731       tick       4384173       2145791       2130542       4384173 
      6  31731       tick       4386241       2147243       2130998       4386241 
      7  31731       tick       4390872       2149322       2133932       4390872 
      8  31731       tick       4308518       2109274       2090296       4308518 
      9  31731       tick       4471518       2189218       2168834       4471518 
     10  31731       tick       4379255       2143975       2123086       4379255 
     11  31731       tick       4380028       2143603       2126749       4380028 
     12  31731       tick       4396892       2151933       2131102       4396892 
     13  31731       tick       4391522       2150115       2134383       4391522 
     14  31731       tick       4384323       2147129       2128791       4384323 
     15  31731       tick       4382372       2145526       2130295       4382372 
     16  31731       tick       4380555       2144747       2124448       4380555 
     17  31731       tick       4382725       2145429       2129552       4382725 
     18  31731       tick       4390929       2149496       2129805       4390929 
     19  31731       tick       4395470       2151411       2128650       4395470 
     20  31731       tick       4379471       2144429       2126238       4379471 
     21  31731       exit       3359069       1644556       1630760       3359069 
