{"Source Block": ["hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@122:132@HdlStmAssign", "\n//------------------------------------------------------------------------------\n// Output assignments\n//------------------------------------------------------------------------------\n\nassign s_axis_waddr = s_axis_waddr_reg[ADDRESS_WIDTH-1:0];\nassign m_axis_raddr = m_axis_raddr_reg[ADDRESS_WIDTH-1:0];\n\n//------------------------------------------------------------------------------\n// CDC circuits for double clock configuration\n//------------------------------------------------------------------------------\n"], "Clone Blocks": [["hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@123:133", "//------------------------------------------------------------------------------\n// Output assignments\n//------------------------------------------------------------------------------\n\nassign s_axis_waddr = s_axis_waddr_reg[ADDRESS_WIDTH-1:0];\nassign m_axis_raddr = m_axis_raddr_reg[ADDRESS_WIDTH-1:0];\n\n//------------------------------------------------------------------------------\n// CDC circuits for double clock configuration\n//------------------------------------------------------------------------------\n\n"]], "Diff Content": {"Delete": [[127, "assign s_axis_waddr = s_axis_waddr_reg[ADDRESS_WIDTH-1:0];\n"]], "Add": []}}