Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/18.0/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off part1 -c part1 --vector_source="C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 14/Zadanie 2/codec/Waveform.vwf" --testbench_file="C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 14/Zadanie 2/codec/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Jun 11 18:55:33 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off part1 -c part1 --vector_source="C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 14/Zadanie 2/codec/Waveform.vwf" --testbench_file="C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 14/Zadanie 2/codec/simulation/qsim/Waveform.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 14/Zadanie 2/codec/simulation/qsim/" part1 -c part1

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Jun 11 18:55:35 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 14/Zadanie 2/codec/simulation/qsim/" part1 -c part1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file part1.vo in folder "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 14/Zadanie 2/codec/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4824 megabytes
    Info: Processing ended: Tue Jun 11 18:55:36 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 14/Zadanie 2/codec/simulation/qsim/part1.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/18.0/modelsim_ase/win32aloem//vsim -c -do part1.do

Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do part1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:37 on Jun 11,2024
# vlog -work work part1.vo 

# -- Compiling module part1

# 
# Top level modules:
# 	part1
# End time: 18:55:37 on Jun 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:37 on Jun 11,2024
# vlog -work work Waveform.vwf.vt 
# -- Compiling module part1_vlg_vec_tst
# 
# Top level modules:
# 	part1_vlg_vec_tst
# End time: 18:55:38 on Jun 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.part1_vlg_vec_tst 
# Start time: 18:55:38 on Jun 11,2024
# Loading work.part1_vlg_vec_tst
# Loading work.part1
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_pll_refclk_select
# Loading cyclonev_ver.cyclonev_fractional_pll
# Loading cyclonev_ver.cyclonev_pll_reconfig
# Loading cyclonev_ver.cyclonev_pll_output_counter
# Loading cyclonev_ver.cyclonev_ram_block
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_lnsim_ver.altera_pll_reconfig_tasks
# Loading altera_lnsim_ver.generic_device_pll
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) part1.vo(4786): [TFMPC] - Too few port connections. Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /part1_vlg_vec_tst/i1/\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3722) part1.vo(4786): [TFMPC] - Missing connection for port 'pllen'.
# ** Warning: (vsim-3017) (): [TFMPC] - Too few port connections. Expected , found .
#    Time: 0 ps  Iteration: 0  Protected: /part1_vlg_vec_tst/i1/\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT /cyclonev_pll_refclk_select_encrypted_inst/ File: nofile
# ** Warning: (vsim-3722) (): [TFMPC] - Missing connection for port ''.
# ** Warning: (vsim-3017) part1.vo(4813): [TFMPC] - Too few port connections. Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /part1_vlg_vec_tst/i1/\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3722) part1.vo(4813): [TFMPC] - Missing connection for port 'vsspl'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(3492): [TFMPC] - Too few port connections. Expected 33, found 32.
#    Time: 0 ps  Iteration: 0  Instance: /part1_vlg_vec_tst/i1/\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst File: nofile
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(3492): [TFMPC] - Missing connection for port 'mhi'.
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /part1_vlg_vec_tst/i1/\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst/ File: nofile
# after#23

# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (part1_vlg_vec_tst.i1.\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = part1_vlg_vec_tst.i1.\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.no_need_to_gen
# Info: reference_clock_frequency = 27.000039 mhz
# Info: output_clock_frequency = 378.000546 mhz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1322.749412
# Info: output_clock_low_period = 1322.749412
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (part1_vlg_vec_tst.i1.\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = part1_vlg_vec_tst.i1.\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.no_need_to_gen
# Info: reference_clock_frequency = 27.000039 mhz
# Info: output_clock_frequency = 378.000546 mhz
# Info: phase_shift = 330 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1322.749412
# Info: output_clock_low_period = 1322.749412
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (part1_vlg_vec_tst.i1.\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = part1_vlg_vec_tst.i1.\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.no_need_to_gen
# Info: reference_clock_frequency = 27.000039 mhz
# Info: output_clock_frequency = 378.000546 mhz
# Info: phase_shift = 660 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1322.749412
# Info: output_clock_low_period = 1322.749412
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (part1_vlg_vec_tst.i1.\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = part1_vlg_vec_tst.i1.\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.no_need_to_gen
# Info: reference_clock_frequency = 27.000039 mhz
# Info: output_clock_frequency = 378.000546 mhz
# Info: phase_shift = 990 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1322.749412
# Info: output_clock_low_period = 1322.749412
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# ** Note: $finish    : Waveform.vwf.vt(66)
#    Time: 1 us  Iteration: 0  Instance: /part1_vlg_vec_tst
# End time: 18:55:39 on Jun 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 9

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 14/Zadanie 2/codec/Waveform.vwf...

Reading C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 14/Zadanie 2/codec/simulation/qsim/part1.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 14/Zadanie 2/codec/simulation/qsim/part1_20240611185539.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.