$date
	Mon Jun 09 16:13:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux_tb $end
$var wire 4 ! o [3:0] $end
$var reg 1 " En $end
$var reg 1 # d $end
$var reg 2 $ s [1:0] $end
$scope module dut $end
$var wire 1 " En $end
$var wire 1 # d $end
$var wire 2 % s [1:0] $end
$var reg 4 & o [3:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ( j [31:0] $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 ) k [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
bx (
b0 '
bx &
bx %
bx $
x#
0"
bx !
$end
#10
bx1 !
bx1 &
b0 $
b0 %
b0 (
1#
1"
b1 '
#20
bx11 !
bx11 &
b1 $
b1 %
b1 (
#30
bx111 !
bx111 &
b10 $
b10 %
b10 (
#40
b1111 !
b1111 &
b11 $
b11 %
b11 (
#50
b100 (
#60
b1110 !
b1110 &
b0 $
b0 %
b0 )
0#
#70
b1100 !
b1100 &
b1 $
b1 %
b1 )
#80
b1000 !
b1000 &
b10 $
b10 %
b10 )
#90
b0 !
b0 &
b11 $
b11 %
b11 )
#100
b10 '
b100 )
#110
