----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 11/28/2018 09:46:46 AM
-- Design Name: 
-- Module Name: guess - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity guess is
  Port (
        guess: in STD_LOGIC_VECTOR( );
end guess;

architecture Behavioral of guess is

begin


end Behavioral;
