// Seed: 2590987395
`timescale 1ps / 1ps
module module_0 (
    input id_0
    , id_12,
    output id_1,
    output logic id_2,
    output logic id_3,
    output id_4,
    output id_5,
    output id_6,
    input logic id_7,
    output id_8,
    input id_9,
    input id_10,
    output logic id_11
);
  reg   id_13;
  logic id_14 = 1;
  logic id_15;
  always @(posedge 1'b0)
    #1
      if (id_13) id_6 <= id_0;
      else begin
        id_13 <= id_9;
      end
endmodule
