 Starting Stratus DPOpt (Linux)
  Time: May 26, 2023. 07:01:38
  Host: ws26
  User: m111064503
  Args: --dofile /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/tcl/bdw_cmd_shell.tcl --locallogfile /dev/null -x bdw_server_start

               Stratus DpOpt
               =============
              Version: 21.05.01 

  Copyright (c) 2014-2021 Cadence Design Systems.  All rights reserved worldwide.
  
  Warning: This computer program is protected by copyright law and 
  international treaties.  Unauthorized reproduction, modification, 
  or distribution of this program, or any portion of it, may result 
  in severe civil and criminal penalties.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
  
  Info: Script "/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/tcl/bdw_cmd_shell.tcl" run successfully

##########################################################################
# Starting in server mode with port 41597
#   client pid = 9639
##########################################################################
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
WARNING: No library loaded, loading generic library. (CMDSHELL-13)
WARNING: No directories in variable lib_path  (CMDSHELL-10)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/libs/generic.lbf' and building datastructures (LBFPARSE-1)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/libs/gencount.lbf' and building datastructures (LBFPARSE-1)
INFO: Constructing composite cells (CMDSHELL-4)
INFO: Library load complete (CMDSHELL-5)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux2U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux2U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux2U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux2U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux2U_6S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux2U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux2U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux2U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux2U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux2U_6S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux2U_5U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_5U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux2U_5U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux2U_5U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux2U_5U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux2U_5U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux2U_5U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_5U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux2U_5U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux2U_5U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux2U_5U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux2U_5U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx5U_7S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_7S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx5U_7S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx5U_7S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx5U_7S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx5U_7S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx5U_7S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_7S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx5U_7S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx5U_7S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx5U_7S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx5U_7S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx4U_7S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_7S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx4U_7S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx4U_7S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx4U_7S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx4U_7S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx4U_7S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_7S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx4U_7S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx4U_7S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx4U_7S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx4U_7S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux5U_7S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_7S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux5U_7S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux5U_7S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux5U_7S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux5U_7S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux5U_7S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_7S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux5U_7S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux5U_7S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux5U_7S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux5U_7S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux5U_6U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux5U_6U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux5U_6U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux5U_6U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux5U_6U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux5U_6U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux5U_6U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux5U_6U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux5U_6U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux5U_6U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux4U_7S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_7S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux4U_7S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux4U_7S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux4U_7S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux4U_7S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux4U_7S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_7S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux4U_7S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux4U_7S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux4U_7S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux4U_7S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux4U_6U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux4U_6U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux4U_6U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux4U_6U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux4U_6U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux4U_6U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux4U_6U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux4U_6U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux4U_6U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux4U_6U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_33Sx32U_34S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_34S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_33Sx32U_34S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_33Sx32U_34S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_33Sx32U_34S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_33Sx32U_34S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_33Sx32U_34S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_34S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_33Sx32U_34S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_33Sx32U_34S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_33Sx32U_34S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_33Sx32U_34S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_33Sx32U_35S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_35S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_33Sx32U_35S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_33Sx32U_35S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_33Sx32U_35S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_33Sx32U_35S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_33Sx32U_35S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_35S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_33Sx32U_35S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_33Sx32U_35S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_33Sx32U_35S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_33Sx32U_35S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux32U_33U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_33U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux32U_33U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux32U_33U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux32U_33U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_32Ux32U_33U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux32U_33U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_33U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux32U_33U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux32U_33U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux32U_33U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_32Ux32U_33U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux32U_34U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_34U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux32U_34U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux32U_34U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux32U_34U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_32Ux32U_34U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux32U_34U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_34U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux32U_34U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux32U_34U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux32U_34U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_32Ux32U_34U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux32U_32U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_32U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux32U_32U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux32U_32U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux32U_32U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_32Ux32U_32U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux32U_32U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_32U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux32U_32U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux32U_32U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_32U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_32U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux32U_32U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_32Ux32U_32U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx3U_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx3U_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx3U_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx3U_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx3U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx3U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx3U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx3U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx3U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx3U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx3U_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_32Sx3U_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx3U_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx3U_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx3U_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx3U_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx3U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx3U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx3U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx3U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx3U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx3U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx3U_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_32Sx3U_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx3U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx3U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx3U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx3U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx3U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx3U_6S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx3U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx3U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx3U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx3U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx3U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx3U_6S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux3U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux3U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux3U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux3U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux3U_6S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux3U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux3U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux3U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux3U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux3U_6S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux3U_5U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_5U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux3U_5U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux3U_5U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux3U_5U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux3U_5U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux3U_5U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_5U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux3U_5U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux3U_5U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux3U_5U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux3U_5U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx5U_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx5U_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx5U_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx5U_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx5U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx5U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx5U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx5U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx5U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx5U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx5U_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_32Sx5U_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx5U_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx5U_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx5U_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx5U_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx5U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx5U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx5U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx5U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx5U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx5U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx5U_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_32Sx5U_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx4U_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx4U_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx4U_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx4U_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx4U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx4U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx4U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx4U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx4U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx4U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx4U_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_32Sx4U_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx4U_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx4U_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx4U_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx4U_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx4U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx4U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx4U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx4U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx4U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx4U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx4U_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_32Sx4U_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx14U_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx14U_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx14U_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx14U_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx14U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx14U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx14U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx14U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx14U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx14U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx14U_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_32Sx14U_32S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx14U_32S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx14U_32S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx14U_32S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx14U_32S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx14U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx14U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx14U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx14U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx14U_32S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx14U_32S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx14U_32S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_32Sx14U_32S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_7Sx5U_7S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx5U_7S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_7Sx5U_7S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_7Sx5U_7S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_7Sx5U_7S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_7Sx5U_7S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_7Sx5U_7S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx5U_7S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_7Sx5U_7S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_7Sx5U_7S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_7Sx5U_7S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_7Sx5U_7S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_7Sx4U_7S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx4U_7S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_7Sx4U_7S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_7Sx4U_7S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_7Sx4U_7S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_7Sx4U_7S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_7Sx4U_7S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx4U_7S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_7Sx4U_7S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_7Sx4U_7S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_7Sx4U_7S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_7Sx4U_7S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Ux5U_7S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_7S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Ux5U_7S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Ux5U_7S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Ux5U_7S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Ux5U_7S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Ux5U_7S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_7S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Ux5U_7S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Ux5U_7S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Ux5U_7S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Ux5U_7S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Ux5U_6U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_6U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Ux5U_6U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Ux5U_6U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Ux5U_6U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Ux5U_6U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Ux5U_6U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_6U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Ux5U_6U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Ux5U_6U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Ux5U_6U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Ux5U_6U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Ux4U_7S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_7S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Ux4U_7S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Ux4U_7S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Ux4U_7S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Ux4U_7S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Ux4U_7S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_7S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Ux4U_7S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Ux4U_7S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_7S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_7S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Ux4U_7S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Ux4U_7S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Ux4U_6U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_6U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Ux4U_6U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Ux4U_6U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Ux4U_6U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Ux4U_6U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Ux4U_6U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_6U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Ux4U_6U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Ux4U_6U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_6U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_6U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Ux4U_6U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Ux4U_6U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx5U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx5U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx5U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx5U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx5U_6S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx5U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx5U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx5U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx5U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx5U_6S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx4U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx4U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx4U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx4U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx4U_6S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx4U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx4U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx4U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx4U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx4U_6S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_25Sx14U_25S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_25Sx14U_25S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_25Sx14U_25S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_25Sx14U_25S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_25Sx14U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx14U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_25Sx14U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx14U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_25Sx14U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx14U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_25Sx14U_25S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_25Sx14U_25S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_25Sx14U_25S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_25Sx14U_25S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_25Sx14U_25S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_25Sx14U_25S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_25Sx14U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx14U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_25Sx14U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx14U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_25Sx14U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx14U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_25Sx14U_25S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_25Sx14U_25S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_25Sx24U_35S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_35S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_25Sx24U_35S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_25Sx24U_35S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_25Sx24U_35S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_25Sx24U_35S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_25Sx24U_35S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_35S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_25Sx24U_35S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_25Sx24U_35S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_25Sx24U_35S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_25Sx24U_35S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_25Sx24U_34S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_34S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_25Sx24U_34S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_25Sx24U_34S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_25Sx24U_34S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_25Sx24U_34S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_25Sx24U_34S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_34S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_25Sx24U_34S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_25Sx24U_34S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_34S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_34S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_25Sx24U_34S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_25Sx24U_34S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_25Sx10U_35S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx10U_35S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_25Sx10U_35S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_25Sx10U_35S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx10U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx10U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx10U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx10U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx10U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx10U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_25Sx10U_35S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_25Sx10U_35S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_25Sx10U_35S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx10U_35S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_25Sx10U_35S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_25Sx10U_35S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx10U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx10U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx10U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx10U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx10U_35S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx10U_35S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_25Sx10U_35S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_25Sx10U_35S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Not_1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Not_1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Not_1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Not_1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Not_1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Not_1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Not_1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Not_1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Not_1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Not_1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Not_1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Not_1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Not_1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Not_1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Or_1Ux1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Or_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Or_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Or_1Ux1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Or_1Ux1U_1U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Or_1Ux1U_1U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Or_1Ux1U_1U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Or_1Ux1U_1U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Or_1Ux1U_1U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Or_1Ux1U_1U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Or_1Ux1U_1U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Or_1Ux1U_1U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux4U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux4U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux4U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux4U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_4Ux4U_6S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux4U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux4U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux4U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux4U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_4Ux4U_6S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux4U_5U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_5U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux4U_5U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux4U_5U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux4U_5U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_4Ux4U_5U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux4U_5U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_5U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux4U_5U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux4U_5U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux4U_5U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_4Ux4U_5U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_24Ux24U_34U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_34U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_24Ux24U_34U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_24Ux24U_34U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_24Ux24U_34U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_24Ux24U_34U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_24Ux24U_34U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_34U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_24Ux24U_34U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_24Ux24U_34U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_24Ux24U_34U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_24Ux24U_34U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_24Ux24U_33U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_33U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_24Ux24U_33U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_24Ux24U_33U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_24Ux24U_33U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_24Ux24U_33U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_24Ux24U_33U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_33U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_24Ux24U_33U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_24Ux24U_33U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_33U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_33U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_24Ux24U_33U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_24Ux24U_33U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux5U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux5U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux5U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux5U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux5U_6S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux5U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux5U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux5U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux5U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux5U_6S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux5U_5U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_5U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux5U_5U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux5U_5U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux5U_5U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux5U_5U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux5U_5U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_5U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux5U_5U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux5U_5U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux5U_5U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux5U_5U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux4U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux4U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux4U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux4U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux4U_6S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux4U_6S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux4U_6S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux4U_6S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux4U_6S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux4U_6S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux4U_5U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_5U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux4U_5U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux4U_5U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux4U_5U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux4U_5U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux4U_5U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_5U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux4U_5U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux4U_5U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_5U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_5U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux4U_5U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux4U_5U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_24Ux14U_25S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_25S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_24Ux14U_25S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_24Ux14U_25S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_24Ux14U_25S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_24Ux14U_25S_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_24Ux14U_25S_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_25S_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_24Ux14U_25S_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_24Ux14U_25S_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_25S_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_25S_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_24Ux14U_25S_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_24Ux14U_25S_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_24Ux14U_24U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_24U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_24Ux14U_24U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_24Ux14U_24U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_24U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_24U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_24U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_24U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_24U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_24U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_24Ux14U_24U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_24Ux14U_24U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_24Ux14U_24U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_24U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_24Ux14U_24U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_24Ux14U_24U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_24U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_24U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_24U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_24U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_24U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_24U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_24Ux14U_24U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_24Ux14U_24U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_24Ux10U_34U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux10U_34U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_24Ux10U_34U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_24Ux10U_34U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux10U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux10U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux10U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux10U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux10U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux10U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_24Ux10U_34U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_24Ux10U_34U_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_24Ux10U_34U_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux10U_34U_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_24Ux10U_34U_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_24Ux10U_34U_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux10U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux10U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux10U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux10U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux10U_34U_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux10U_34U_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_24Ux10U_34U_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_24Ux10U_34U_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux2U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux2U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux2U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux2U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux2U_6S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux2U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux2U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux2U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux2U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux2U_6S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux2U_5U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_5U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux2U_5U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux2U_5U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux2U_5U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux2U_5U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux2U_5U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_5U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux2U_5U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux2U_5U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux2U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux2U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux2U_5U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux2U_5U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx5U_7S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_7S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx5U_7S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx5U_7S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx5U_7S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx5U_7S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx5U_7S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_7S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx5U_7S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx5U_7S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx5U_7S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx5U_7S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx4U_7S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_7S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx4U_7S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx4U_7S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx4U_7S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx4U_7S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx4U_7S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_7S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx4U_7S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx4U_7S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx4U_7S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx4U_7S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux5U_7S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_7S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux5U_7S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux5U_7S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux5U_7S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux5U_7S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux5U_7S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_7S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux5U_7S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux5U_7S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux5U_7S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux5U_7S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux5U_6U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux5U_6U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux5U_6U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux5U_6U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux5U_6U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux5U_6U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux5U_6U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux5U_6U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux5U_6U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux5U_6U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux4U_7S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_7S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux4U_7S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux4U_7S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux4U_7S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux4U_7S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux4U_7S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_7S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux4U_7S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux4U_7S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux4U_7S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux4U_7S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux4U_6U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux4U_6U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux4U_6U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux4U_6U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux4U_6U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux4U_6U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux4U_6U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux4U_6U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux4U_6U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux4U_6U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_33Sx32U_34S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_34S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_33Sx32U_34S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_33Sx32U_34S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_33Sx32U_34S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_33Sx32U_34S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_33Sx32U_34S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_34S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_33Sx32U_34S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_33Sx32U_34S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_33Sx32U_34S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_33Sx32U_34S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_33Sx32U_35S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_35S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_33Sx32U_35S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_33Sx32U_35S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_33Sx32U_35S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_33Sx32U_35S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_33Sx32U_35S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_35S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_33Sx32U_35S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_33Sx32U_35S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_33Sx32U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_33Sx32U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_33Sx32U_35S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_33Sx32U_35S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux32U_33U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_33U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux32U_33U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux32U_33U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux32U_33U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_32Ux32U_33U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux32U_33U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_33U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux32U_33U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux32U_33U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux32U_33U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_32Ux32U_33U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux32U_34U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_34U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux32U_34U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux32U_34U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux32U_34U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_32Ux32U_34U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux32U_34U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_34U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux32U_34U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux32U_34U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux32U_34U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_32Ux32U_34U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux32U_32U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_32U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux32U_32U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux32U_32U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux32U_32U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_32Ux32U_32U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_32Ux32U_32U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_32U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_32Ux32U_32U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_32Ux32U_32U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_32Ux32U_32U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_32Ux32U_32U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_32Ux32U_32U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_32Ux32U_32U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx3U_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx3U_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx3U_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx3U_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx3U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx3U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx3U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx3U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx3U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx3U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx3U_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_32Sx3U_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx3U_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx3U_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx3U_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx3U_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx3U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx3U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx3U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx3U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx3U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx3U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx3U_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_32Sx3U_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx3U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx3U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx3U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx3U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx3U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx3U_6S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx3U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx3U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx3U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx3U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx3U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx3U_6S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux3U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux3U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux3U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux3U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux3U_6S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux3U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux3U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux3U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux3U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux3U_6S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux3U_5U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_5U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux3U_5U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux3U_5U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux3U_5U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux3U_5U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux3U_5U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_5U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux3U_5U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux3U_5U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux3U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux3U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux3U_5U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux3U_5U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx5U_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx5U_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx5U_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx5U_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx5U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx5U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx5U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx5U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx5U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx5U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx5U_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_32Sx5U_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx5U_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx5U_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx5U_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx5U_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx5U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx5U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx5U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx5U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx5U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx5U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx5U_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_32Sx5U_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx4U_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx4U_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx4U_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx4U_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx4U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx4U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx4U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx4U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx4U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx4U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx4U_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_32Sx4U_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx4U_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx4U_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx4U_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx4U_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx4U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx4U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx4U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx4U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx4U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx4U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx4U_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_32Sx4U_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx14U_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx14U_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx14U_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx14U_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx14U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx14U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx14U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx14U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx14U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx14U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx14U_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_32Sx14U_32S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_32Sx14U_32S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx14U_32S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_32Sx14U_32S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_32Sx14U_32S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx14U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx14U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx14U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx14U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_32Sx14U_32S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_32Sx14U_32S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_32Sx14U_32S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_32Sx14U_32S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_7Sx5U_7S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx5U_7S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_7Sx5U_7S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_7Sx5U_7S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_7Sx5U_7S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_7Sx5U_7S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_7Sx5U_7S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx5U_7S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_7Sx5U_7S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_7Sx5U_7S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_7Sx5U_7S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_7Sx5U_7S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_7Sx4U_7S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx4U_7S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_7Sx4U_7S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_7Sx4U_7S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_7Sx4U_7S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_7Sx4U_7S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_7Sx4U_7S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx4U_7S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_7Sx4U_7S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_7Sx4U_7S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7Sx4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7Sx4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_7Sx4U_7S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_7Sx4U_7S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Ux5U_7S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_7S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Ux5U_7S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Ux5U_7S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Ux5U_7S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Ux5U_7S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Ux5U_7S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_7S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Ux5U_7S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Ux5U_7S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Ux5U_7S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Ux5U_7S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Ux5U_6U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_6U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Ux5U_6U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Ux5U_6U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Ux5U_6U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Ux5U_6U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Ux5U_6U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_6U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Ux5U_6U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Ux5U_6U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux5U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux5U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Ux5U_6U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Ux5U_6U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Ux4U_7S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_7S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Ux4U_7S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Ux4U_7S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Ux4U_7S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Ux4U_7S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Ux4U_7S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_7S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Ux4U_7S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Ux4U_7S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_7S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_7S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Ux4U_7S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Ux4U_7S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Ux4U_6U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_6U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Ux4U_6U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Ux4U_6U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Ux4U_6U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Ux4U_6U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Ux4U_6U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_6U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Ux4U_6U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Ux4U_6U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Ux4U_6U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Ux4U_6U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Ux4U_6U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Ux4U_6U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx5U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx5U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx5U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx5U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx5U_6S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx5U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx5U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx5U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx5U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx5U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx5U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx5U_6S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx4U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx4U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx4U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx4U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx4U_6S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_6Sx4U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_6Sx4U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_6Sx4U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_6Sx4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_6Sx4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_6Sx4U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_6Sx4U_6S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_25Sx14U_25S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_25Sx14U_25S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_25Sx14U_25S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_25Sx14U_25S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_25Sx14U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx14U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_25Sx14U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx14U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_25Sx14U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx14U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_25Sx14U_25S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_25Sx14U_25S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_25Sx14U_25S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_25Sx14U_25S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_25Sx14U_25S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_25Sx14U_25S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_25Sx14U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx14U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_25Sx14U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx14U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_25Sx14U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_25Sx14U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_25Sx14U_25S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_25Sx14U_25S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_25Sx24U_35S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_35S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_25Sx24U_35S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_25Sx24U_35S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_25Sx24U_35S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_25Sx24U_35S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_25Sx24U_35S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_35S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_25Sx24U_35S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_25Sx24U_35S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_25Sx24U_35S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_25Sx24U_35S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_25Sx24U_34S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_34S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_25Sx24U_34S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_25Sx24U_34S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_25Sx24U_34S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_25Sx24U_34S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_25Sx24U_34S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_34S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_25Sx24U_34S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_25Sx24U_34S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx24U_34S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx24U_34S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_25Sx24U_34S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_25Sx24U_34S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_25Sx10U_35S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx10U_35S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_25Sx10U_35S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_25Sx10U_35S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx10U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx10U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx10U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx10U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx10U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx10U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_25Sx10U_35S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_25Sx10U_35S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_25Sx10U_35S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx10U_35S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_25Sx10U_35S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_25Sx10U_35S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx10U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx10U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx10U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx10U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_25Sx10U_35S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_25Sx10U_35S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_25Sx10U_35S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_25Sx10U_35S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux4U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux4U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux4U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux4U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_4Ux4U_6S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux4U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux4U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux4U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux4U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_4Ux4U_6S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux4U_5U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_5U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux4U_5U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux4U_5U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux4U_5U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_4Ux4U_5U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_4Ux4U_5U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_5U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_4Ux4U_5U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_4Ux4U_5U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_4Ux4U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_4Ux4U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_4Ux4U_5U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_4Ux4U_5U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_24Ux24U_34U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_34U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_24Ux24U_34U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_24Ux24U_34U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_24Ux24U_34U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_24Ux24U_34U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_24Ux24U_34U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_34U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_24Ux24U_34U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_24Ux24U_34U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_24Ux24U_34U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_24Ux24U_34U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_24Ux24U_33U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_33U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_24Ux24U_33U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_24Ux24U_33U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_24Ux24U_33U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_24Ux24U_33U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_24Ux24U_33U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_33U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_24Ux24U_33U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_24Ux24U_33U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux24U_33U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux24U_33U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_24Ux24U_33U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_24Ux24U_33U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux5U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux5U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux5U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux5U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux5U_6S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux5U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux5U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux5U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux5U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux5U_6S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux5U_5U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_5U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux5U_5U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux5U_5U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux5U_5U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux5U_5U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux5U_5U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_5U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux5U_5U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux5U_5U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux5U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux5U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux5U_5U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux5U_5U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux4U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux4U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux4U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux4U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux4U_6S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux4U_6S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux4U_6S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux4U_6S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_6S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_6S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux4U_6S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux4U_6S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux4U_5U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_5U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux4U_5U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux4U_5U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux4U_5U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux4U_5U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_5Ux4U_5U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_5U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_5Ux4U_5U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_5Ux4U_5U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_5Ux4U_5U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_5Ux4U_5U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_5Ux4U_5U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_5Ux4U_5U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_24Ux14U_25S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_25S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_24Ux14U_25S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_24Ux14U_25S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_24Ux14U_25S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_24Ux14U_25S_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_24Ux14U_25S_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_25S_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_24Ux14U_25S_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_24Ux14U_25S_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_25S_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_25S_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_24Ux14U_25S_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_24Ux14U_25S_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_24Ux14U_24U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_24U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_24Ux14U_24U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_24Ux14U_24U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_24U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_24U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_24U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_24U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_24U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_24U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_24Ux14U_24U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_24Ux14U_24U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_24Ux14U_24U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_24U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_24Ux14U_24U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_24Ux14U_24U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_24U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_24U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_24U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_24U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_24Ux14U_24U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_24Ux14U_24U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_24Ux14U_24U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_24Ux14U_24U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_24Ux10U_34U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux10U_34U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_24Ux10U_34U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_24Ux10U_34U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux10U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux10U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux10U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux10U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux10U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux10U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_24Ux10U_34U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_24Ux10U_34U_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Mul_24Ux10U_34U_1" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux10U_34U_1.sdl(2,3): INFO: Running flattening on "SobelFilter_Mul_24Ux10U_34U_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Mul_24Ux10U_34U_1" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux10U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux10U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux10U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux10U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Mul_24Ux10U_34U_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Mul_24Ux10U_34U_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Mul_24Ux10U_34U_1 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Mul_24Ux10U_34U_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_7U_7_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7U_7_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_7U_7_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_7U_7_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_7U_7_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_7U_7_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "SobelFilter_Add_7U_7_4" (CMDSHELL-8)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7U_7_4.sdl(2,3): INFO: Running flattening on "SobelFilter_Add_7U_7_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "SobelFilter_Add_7U_7_4" is now selected. (CMDSHELL-12)
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_Add_7U_7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "SobelFilter_Add_7U_7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model SobelFilter_Add_7U_7_4 for output to /home/m111/m111064503/EE6470/Final/Guassian_sharpen_filter/stratus/bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_Add_7U_7_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
