Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/lowpass/runs/RUN_2024-06-17_01-32-47/39-openroad-repairantennas/1-diodeinsertion/lowpass.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   lowpass
Die area:                 ( 0 0 ) ( 657085 667805 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     28561
Number of terminals:      263
Number of snets:          2
Number of nets:           22038

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 522.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 604151.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 66222.
[INFO DRT-0033] via shape region query size = 5950.
[INFO DRT-0033] met2 shape region query size = 3814.
[INFO DRT-0033] via2 shape region query size = 4760.
[INFO DRT-0033] met3 shape region query size = 3587.
[INFO DRT-0033] via3 shape region query size = 4760.
[INFO DRT-0033] met4 shape region query size = 1260.
[INFO DRT-0033] via4 shape region query size = 50.
[INFO DRT-0033] met5 shape region query size = 70.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0077]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2055 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0081]   Complete 516 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 13124 groups.
#scanned instances     = 28561
#unique  instances     = 522
#stdCellGenAp          = 15396
#stdCellValidPlanarAp  = 63
#stdCellValidViaAp     = 11789
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 70722
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:41, elapsed time = 00:00:19, memory = 258.99 (MB), peak = 261.46 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     140335

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 95 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 96 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 50510.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 37924.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 19238.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1709.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 723.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 70471 vertical wires in 2 frboxes and 39634 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 6835 vertical wires in 2 frboxes and 10970 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:04, memory = 523.23 (MB), peak = 523.23 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 523.23 (MB), peak = 523.23 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 915.40 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:16, memory = 1106.85 (MB).
    Completing 30% with 2847 violations.
    elapsed time = 00:00:24, memory = 1169.23 (MB).
    Completing 40% with 2847 violations.
    elapsed time = 00:00:34, memory = 1247.84 (MB).
    Completing 50% with 2847 violations.
    elapsed time = 00:00:44, memory = 1155.86 (MB).
    Completing 60% with 6005 violations.
    elapsed time = 00:00:53, memory = 1227.08 (MB).
    Completing 70% with 6005 violations.
    elapsed time = 00:01:02, memory = 1299.39 (MB).
    Completing 80% with 8898 violations.
    elapsed time = 00:01:11, memory = 1288.97 (MB).
    Completing 90% with 8898 violations.
    elapsed time = 00:01:22, memory = 1403.16 (MB).
    Completing 100% with 12064 violations.
    elapsed time = 00:01:33, memory = 1228.99 (MB).
[INFO DRT-0199]   Number of violations = 13889.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     20      0      0      0      0      0
Metal Spacing      170      0   2261      0    374     17      1
Min Hole             0      0      7      0      0      0      0
NS Metal             2      0      0      0      0      0      0
Recheck              3      0   1118      0    621     45     38
Short                0      1   8238      2    970      1      0
[INFO DRT-0267] cpu time = 00:16:11, elapsed time = 00:01:34, memory = 1428.20 (MB), peak = 1428.20 (MB)
Total wire length = 831422 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325417 um.
Total wire length on LAYER met2 = 337494 um.
Total wire length on LAYER met3 = 75985 um.
Total wire length on LAYER met4 = 92525 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 142326.
Up-via summary (total 142326):.

-------------------------
 FR_MASTERSLICE         0
            li1     70572
           met1     67945
           met2      2430
           met3      1379
           met4         0
-------------------------
                   142326


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13889 violations.
    elapsed time = 00:00:07, memory = 1513.28 (MB).
    Completing 20% with 13889 violations.
    elapsed time = 00:00:18, memory = 1460.35 (MB).
    Completing 30% with 12710 violations.
    elapsed time = 00:00:30, memory = 1460.59 (MB).
    Completing 40% with 12710 violations.
    elapsed time = 00:00:39, memory = 1493.03 (MB).
    Completing 50% with 12710 violations.
    elapsed time = 00:00:49, memory = 1442.25 (MB).
    Completing 60% with 11589 violations.
    elapsed time = 00:00:58, memory = 1465.40 (MB).
    Completing 70% with 11589 violations.
    elapsed time = 00:01:06, memory = 1488.68 (MB).
    Completing 80% with 10310 violations.
    elapsed time = 00:01:17, memory = 1427.82 (MB).
    Completing 90% with 10310 violations.
    elapsed time = 00:01:26, memory = 1482.77 (MB).
    Completing 100% with 9027 violations.
    elapsed time = 00:01:36, memory = 1404.49 (MB).
[INFO DRT-0199]   Number of violations = 9033.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         32      0      0      0      0
Metal Spacing        0   1382    224      8      3
Min Hole             0      4      1      0      0
Recheck              0      3      3      0      0
Short                0   6935    433      1      4
[INFO DRT-0267] cpu time = 00:16:32, elapsed time = 00:01:37, memory = 1408.61 (MB), peak = 1534.46 (MB)
Total wire length = 828060 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 324151 um.
Total wire length on LAYER met2 = 335310 um.
Total wire length on LAYER met3 = 76213 um.
Total wire length on LAYER met4 = 92385 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 141744.
Up-via summary (total 141744):.

-------------------------
 FR_MASTERSLICE         0
            li1     70503
           met1     67367
           met2      2489
           met3      1385
           met4         0
-------------------------
                   141744


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9033 violations.
    elapsed time = 00:00:03, memory = 1408.61 (MB).
    Completing 20% with 9033 violations.
    elapsed time = 00:00:12, memory = 1486.08 (MB).
    Completing 30% with 8978 violations.
    elapsed time = 00:00:21, memory = 1410.92 (MB).
    Completing 40% with 8978 violations.
    elapsed time = 00:00:30, memory = 1440.85 (MB).
    Completing 50% with 8978 violations.
    elapsed time = 00:00:42, memory = 1496.52 (MB).
    Completing 60% with 8911 violations.
    elapsed time = 00:00:50, memory = 1409.12 (MB).
    Completing 70% with 8911 violations.
    elapsed time = 00:00:59, memory = 1532.63 (MB).
    Completing 80% with 8735 violations.
    elapsed time = 00:01:11, memory = 1410.26 (MB).
    Completing 90% with 8735 violations.
    elapsed time = 00:01:21, memory = 1459.06 (MB).
    Completing 100% with 8522 violations.
    elapsed time = 00:01:35, memory = 1476.77 (MB).
[INFO DRT-0199]   Number of violations = 8522.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         24      0      0      0      0      0
Metal Spacing        0   1299      0    182      1      0
Short                0   6603      1    405      0      7
[INFO DRT-0267] cpu time = 00:16:08, elapsed time = 00:01:36, memory = 1476.77 (MB), peak = 1534.63 (MB)
Total wire length = 827231 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 323734 um.
Total wire length on LAYER met2 = 334987 um.
Total wire length on LAYER met3 = 76209 um.
Total wire length on LAYER met4 = 92300 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 141423.
Up-via summary (total 141423):.

-------------------------
 FR_MASTERSLICE         0
            li1     70503
           met1     67070
           met2      2461
           met3      1389
           met4         0
-------------------------
                   141423


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 8522 violations.
    elapsed time = 00:00:10, memory = 1542.75 (MB).
    Completing 20% with 8522 violations.
    elapsed time = 00:00:17, memory = 1547.57 (MB).
    Completing 30% with 6756 violations.
    elapsed time = 00:00:29, memory = 1448.93 (MB).
    Completing 40% with 6756 violations.
    elapsed time = 00:00:36, memory = 1582.05 (MB).
    Completing 50% with 6756 violations.
    elapsed time = 00:00:50, memory = 1475.41 (MB).
    Completing 60% with 4980 violations.
    elapsed time = 00:00:57, memory = 1508.70 (MB).
    Completing 70% with 4980 violations.
    elapsed time = 00:01:04, memory = 1552.10 (MB).
    Completing 80% with 3196 violations.
    elapsed time = 00:01:13, memory = 1450.03 (MB).
    Completing 90% with 3196 violations.
    elapsed time = 00:01:23, memory = 1554.11 (MB).
    Completing 100% with 1167 violations.
    elapsed time = 00:01:33, memory = 1449.83 (MB).
[INFO DRT-0199]   Number of violations = 1167.
Viol/Layer        mcon   met1   met2
Cut Spacing          5      0      0
Metal Spacing        0    381     39
Min Hole             0      3      1
Short                0    697     41
[INFO DRT-0267] cpu time = 00:14:34, elapsed time = 00:01:34, memory = 1455.62 (MB), peak = 1584.82 (MB)
Total wire length = 826896 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 301938 um.
Total wire length on LAYER met2 = 335997 um.
Total wire length on LAYER met3 = 95971 um.
Total wire length on LAYER met4 = 92988 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 145851.
Up-via summary (total 145851):.

-------------------------
 FR_MASTERSLICE         0
            li1     70503
           met1     69293
           met2      4607
           met3      1448
           met4         0
-------------------------
                   145851


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1167 violations.
    elapsed time = 00:00:00, memory = 1471.14 (MB).
    Completing 20% with 1167 violations.
    elapsed time = 00:00:01, memory = 1535.99 (MB).
    Completing 30% with 958 violations.
    elapsed time = 00:00:04, memory = 1502.75 (MB).
    Completing 40% with 958 violations.
    elapsed time = 00:00:05, memory = 1536.75 (MB).
    Completing 50% with 958 violations.
    elapsed time = 00:00:12, memory = 1450.09 (MB).
    Completing 60% with 660 violations.
    elapsed time = 00:00:12, memory = 1450.09 (MB).
    Completing 70% with 660 violations.
    elapsed time = 00:00:14, memory = 1527.64 (MB).
    Completing 80% with 398 violations.
    elapsed time = 00:00:20, memory = 1450.07 (MB).
    Completing 90% with 398 violations.
    elapsed time = 00:00:22, memory = 1528.77 (MB).
    Completing 100% with 68 violations.
    elapsed time = 00:00:25, memory = 1449.86 (MB).
[INFO DRT-0199]   Number of violations = 68.
Viol/Layer        met1   met2
Metal Spacing       33      0
Short               32      3
[INFO DRT-0267] cpu time = 00:02:25, elapsed time = 00:00:25, memory = 1455.92 (MB), peak = 1584.82 (MB)
Total wire length = 826896 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 301131 um.
Total wire length on LAYER met2 = 336015 um.
Total wire length on LAYER met3 = 96733 um.
Total wire length on LAYER met4 = 93016 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 145906.
Up-via summary (total 145906):.

-------------------------
 FR_MASTERSLICE         0
            li1     70503
           met1     69296
           met2      4660
           met3      1447
           met4         0
-------------------------
                   145906


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 68 violations.
    elapsed time = 00:00:00, memory = 1455.92 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:00, memory = 1456.13 (MB).
    Completing 30% with 65 violations.
    elapsed time = 00:00:00, memory = 1456.13 (MB).
    Completing 40% with 65 violations.
    elapsed time = 00:00:00, memory = 1456.13 (MB).
    Completing 50% with 65 violations.
    elapsed time = 00:00:05, memory = 1456.13 (MB).
    Completing 60% with 49 violations.
    elapsed time = 00:00:06, memory = 1456.13 (MB).
    Completing 70% with 49 violations.
    elapsed time = 00:00:06, memory = 1456.13 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:08, memory = 1456.39 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:08, memory = 1456.39 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:09, memory = 1456.39 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer        met1   met2
Metal Spacing       11      1
Short                4      0
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:09, memory = 1456.39 (MB), peak = 1584.82 (MB)
Total wire length = 826905 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 301106 um.
Total wire length on LAYER met2 = 336010 um.
Total wire length on LAYER met3 = 96769 um.
Total wire length on LAYER met4 = 93018 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 145910.
Up-via summary (total 145910):.

-------------------------
 FR_MASTERSLICE         0
            li1     70503
           met1     69297
           met2      4661
           met3      1449
           met4         0
-------------------------
                   145910


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:01, memory = 1456.39 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 1456.39 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 1456.39 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        2
Short                2
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:04, memory = 1456.39 (MB), peak = 1584.82 (MB)
Total wire length = 826903 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 301108 um.
Total wire length on LAYER met2 = 336010 um.
Total wire length on LAYER met3 = 96765 um.
Total wire length on LAYER met4 = 93018 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 145912.
Up-via summary (total 145912):.

-------------------------
 FR_MASTERSLICE         0
            li1     70503
           met1     69299
           met2      4661
           met3      1449
           met4         0
-------------------------
                   145912


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 1456.39 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 1456.39 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        2
Short                2
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:04, memory = 1456.39 (MB), peak = 1584.82 (MB)
Total wire length = 826903 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 301108 um.
Total wire length on LAYER met2 = 336010 um.
Total wire length on LAYER met3 = 96765 um.
Total wire length on LAYER met4 = 93018 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 145912.
Up-via summary (total 145912):.

-------------------------
 FR_MASTERSLICE         0
            li1     70503
           met1     69299
           met2      4661
           met3      1449
           met4         0
-------------------------
                   145912


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 1456.39 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 1456.39 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 1456.39 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 1456.39 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 1456.39 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        3
Short                1
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:04, memory = 1456.39 (MB), peak = 1584.82 (MB)
Total wire length = 826902 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 301107 um.
Total wire length on LAYER met2 = 336005 um.
Total wire length on LAYER met3 = 96770 um.
Total wire length on LAYER met4 = 93018 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 145913.
Up-via summary (total 145913):.

-------------------------
 FR_MASTERSLICE         0
            li1     70503
           met1     69298
           met2      4663
           met3      1449
           met4         0
-------------------------
                   145913


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:01, memory = 1456.39 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:01, memory = 1456.39 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:01, memory = 1456.39 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:01, memory = 1456.39 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:01, memory = 1456.39 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:02, memory = 1456.39 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 1456.39 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 1456.39 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:02, memory = 1456.39 (MB), peak = 1584.82 (MB)
Total wire length = 826901 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 301110 um.
Total wire length on LAYER met2 = 336003 um.
Total wire length on LAYER met3 = 96768 um.
Total wire length on LAYER met4 = 93018 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 145916.
Up-via summary (total 145916):.

-------------------------
 FR_MASTERSLICE         0
            li1     70503
           met1     69301
           met2      4663
           met3      1449
           met4         0
-------------------------
                   145916


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:05, memory = 1456.39 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:05, memory = 1456.39 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:05, memory = 1456.39 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:05, memory = 1456.39 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:05, memory = 1456.39 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:05, memory = 1456.39 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:05, memory = 1456.39 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:05, memory = 1456.39 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:05, memory = 1456.39 (MB), peak = 1584.82 (MB)
Total wire length = 826901 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 301110 um.
Total wire length on LAYER met2 = 336003 um.
Total wire length on LAYER met3 = 96768 um.
Total wire length on LAYER met4 = 93018 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 145916.
Up-via summary (total 145916):.

-------------------------
 FR_MASTERSLICE         0
            li1     70503
           met1     69301
           met2      4663
           met3      1449
           met4         0
-------------------------
                   145916


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:04, memory = 1456.39 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 1456.39 (MB), peak = 1584.82 (MB)
Total wire length = 826901 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 301110 um.
Total wire length on LAYER met2 = 336003 um.
Total wire length on LAYER met3 = 96768 um.
Total wire length on LAYER met4 = 93018 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 145916.
Up-via summary (total 145916):.

-------------------------
 FR_MASTERSLICE         0
            li1     70503
           met1     69301
           met2      4663
           met3      1449
           met4         0
-------------------------
                   145916


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1456.39 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1456.39 (MB), peak = 1584.82 (MB)
Total wire length = 826905 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 301112 um.
Total wire length on LAYER met2 = 336006 um.
Total wire length on LAYER met3 = 96768 um.
Total wire length on LAYER met4 = 93018 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 145917.
Up-via summary (total 145917):.

-------------------------
 FR_MASTERSLICE         0
            li1     70503
           met1     69302
           met2      4663
           met3      1449
           met4         0
-------------------------
                   145917


[INFO DRT-0198] Complete detail routing.
Total wire length = 826905 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 301112 um.
Total wire length on LAYER met2 = 336006 um.
Total wire length on LAYER met3 = 96768 um.
Total wire length on LAYER met4 = 93018 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 145917.
Up-via summary (total 145917):.

-------------------------
 FR_MASTERSLICE         0
            li1     70503
           met1     69302
           met2      4663
           met3      1449
           met4         0
-------------------------
                   145917


[INFO DRT-0267] cpu time = 01:07:41, elapsed time = 00:07:25, memory = 1456.39 (MB), peak = 1584.82 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/lowpass/runs/RUN_2024-06-17_01-32-47/41-openroad-detailedrouting/lowpass.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/lowpass/runs/RUN_2024-06-17_01-32-47/41-openroad-detailedrouting/lowpass.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/lowpass/runs/RUN_2024-06-17_01-32-47/41-openroad-detailedrouting/lowpass.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/lowpass/runs/RUN_2024-06-17_01-32-47/41-openroad-detailedrouting/lowpass.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/lowpass/runs/RUN_2024-06-17_01-32-47/41-openroad-detailedrouting/lowpass.sdc'…
