# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/sim/bd_a878_psr_aclk_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_1/sim/design_1_axi_dma_0_1.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_2/sim/bd_68b9_psr_aclk_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_1/sim/design_1_axi_smc_1_1.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_2_0/sim/design_1_axi_gpio_2_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_3_0/sim/design_1_axi_gpio_3_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_dma_2_0/sim/design_1_axi_dma_2_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/sim/bd_a888_psr_aclk_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/sim/design_1_axi_smc_2_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_2/sim/bd_68d9_psr_aclk_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_3_0/sim/design_1_axi_smc_3_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_dma_2_1/sim/design_1_axi_dma_2_1.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_5_0/sim/design_1_axi_gpio_5_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_5_1/sim/design_1_axi_gpio_5_1.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_6_0/sim/design_1_axi_gpio_6_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_7_0/sim/design_1_axi_gpio_7_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_8_0/sim/design_1_axi_gpio_8_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_2_1/sim/design_1_axi_gpio_2_1.vhd"
vhdl xbip_dsp48_wrapper_v3_0_4  "../../../project_12axis.srcs/sources_1/bd/design_1/ip/design_1_conv_bn_core_0_0/src/dsp00/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"
vhdl xbip_utils_v3_0_7  "../../../project_12axis.srcs/sources_1/bd/design_1/ip/design_1_conv_bn_core_0_0/src/dsp00/hdl/xbip_utils_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0_3  "../../../project_12axis.srcs/sources_1/bd/design_1/ip/design_1_conv_bn_core_0_0/src/dsp00/hdl/xbip_pipe_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_macro_v3_0_14  "../../../project_12axis.srcs/sources_1/bd/design_1/ip/design_1_conv_bn_core_0_0/src/dsp00/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_conv_bn_core_0_0/src/dsp00/sim/dsp00.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ipshared/dc27/hdl/filter_block_8in_1out.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ipshared/dc27/hdl/conv_bn_core_v1_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_conv_bn_core_0_0/sim/design_1_conv_bn_core_0_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_4_0/sim/design_1_axi_gpio_4_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_11_0/sim/design_1_axi_gpio_11_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_3_1/sim/design_1_axi_gpio_3_1.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_3_2/sim/design_1_axi_gpio_3_2.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_3_3/sim/design_1_axi_gpio_3_3.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/hdl/design_1.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_2/sim/design_1_axi_gpio_0_2.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_16_0/sim/design_1_axi_gpio_16_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_gpio_17_0/sim/design_1_axi_gpio_17_0.vhd"
vhdl xil_defaultlib  "../../../project_12axis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd"

# Do not sort compile order
nosort
