<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="userdma.cpp:21:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" OldID="for.inc.store.13," ID="scevgepseq" BundleName="gmem0" VarName="out_memory" LoopLoc="userdma.cpp:21:20" LoopName="VITIS_LOOP_21_2" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;*)" Length="variable" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="userdma.cpp:18:19" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="userdma.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="userdma.cpp:15:12" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then.store.4" VarName="buf_sts" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:587:105" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.load.5" VarName="in_en_clrsts" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:33:14" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.cond.load.0" VarName="_ZZ25streamtoparallelwithburstRN3hls6streamI4dataLi0EEERNS0_IiLi0EEE7ap_uintILi1EEPVbS6_ILi32EEPSA_E7out_sts" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="userdma.cpp:33:12" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="do.cond.store.1" VarName="buf_sts" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:30:12" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="if.then8.store.0" VarName="_ZZ25streamtoparallelwithburstRN3hls6streamI4dataLi0EEERNS0_IiLi0EEE7ap_uintILi1EEPVbS6_ILi32EEPSA_E7out_sts" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:32:12" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="if.else.store.0" VarName="_ZZ25streamtoparallelwithburstRN3hls6streamI4dataLi0EEERNS0_IiLi0EEE7ap_uintILi1EEPVbS6_ILi32EEPSA_E7out_sts" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:47:14" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="if.then.store.1" VarName="s2m_err" ParentFunc="getinstream(hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;1&gt;, ap_uint&lt;32&gt;, ap_uint&lt;2&gt;&amp;, hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:587:105" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.load.8" VarName="in_en_clrsts" ParentFunc="getinstream(hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;1&gt;, ap_uint&lt;32&gt;, ap_uint&lt;2&gt;&amp;, hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:52:9" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.body.load.8" VarName="ref.tmp2" ParentFunc="getinstream(hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;1&gt;, ap_uint&lt;32&gt;, ap_uint&lt;2&gt;&amp;, hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:56:11" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.end.store.13" VarName="s2m_err" ParentFunc="getinstream(hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;1&gt;, ap_uint&lt;32&gt;, ap_uint&lt;2&gt;&amp;, hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="userdma.cpp:95:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="for.body.load.5," ID="scevgepseq" BundleName="gmem1" VarName="in_memory" LoopLoc="userdma.cpp:95:20" LoopName="VITIS_LOOP_95_2" ParentFunc="paralleltostreamwithburst(ap_uint&lt;32&gt;*, ap_uint&lt;1&gt;, int, hls::stream&lt;data, 0&gt;&amp;)" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="userdma.cpp:88:19" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="userdma.cpp:88:19" LoopName="VITIS_LOOP_88_1" ParentFunc="paralleltostreamwithburst(ap_uint&lt;32&gt;*, ap_uint&lt;1&gt;, int, hls::stream&lt;data, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:587:105" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.load.3" VarName="in_en_clrsts" ParentFunc="paralleltostreamwithburst(ap_uint&lt;32&gt;*, ap_uint&lt;1&gt;, int, hls::stream&lt;data, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="userdma.cpp:120:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="userdma.cpp:120:23" LoopName="VITIS_LOOP_120_1" ParentFunc="sendoutstream(hls::stream&lt;data, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="userdma.cpp:118:32" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then.store.0" VarName="buf_sts" ParentFunc="sendoutstream(hls::stream&lt;data, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:587:105" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.load.7" VarName="in_en_clrsts" ParentFunc="sendoutstream(hls::stream&lt;data, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="userdma.cpp:130:14" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="do.end.store.1" VarName="buf_sts" ParentFunc="sendoutstream(hls::stream&lt;data, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:303:21" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.cond.store.15" VarName="tmp.i" ParentFunc="sendoutstream(hls::stream&lt;data, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:303:21" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.cond.store.16" VarName="tmp.i" ParentFunc="sendoutstream(hls::stream&lt;data, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:303:21" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.cond.store.17" VarName="tmp.i" ParentFunc="sendoutstream(hls::stream&lt;data, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:303:21" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.cond.store.18" VarName="tmp.i" ParentFunc="sendoutstream(hls::stream&lt;data, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:303:21" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.cond.store.19" VarName="tmp.i" ParentFunc="sendoutstream(hls::stream&lt;data, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:303:21" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.cond.store.20" VarName="tmp.i" ParentFunc="sendoutstream(hls::stream&lt;data, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:166:27" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.store.40" VarName="agg.tmp" ParentFunc="userdma(hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, bool volatile*, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, ap_uint&lt;32&gt;*, ap_uint&lt;2&gt;*, ap_uint&lt;32&gt;*, bool volatile*, int, ap_uint&lt;1&gt;, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:167:44" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.store.45" VarName="agg.tmp5" ParentFunc="userdma(hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, bool volatile*, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, ap_uint&lt;32&gt;*, ap_uint&lt;2&gt;*, ap_uint&lt;32&gt;*, bool volatile*, int, ap_uint&lt;1&gt;, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:168:36" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.store.49" VarName="agg.tmp7" ParentFunc="userdma(hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, bool volatile*, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, ap_uint&lt;32&gt;*, ap_uint&lt;2&gt;*, ap_uint&lt;32&gt;*, bool volatile*, int, ap_uint&lt;1&gt;, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:169:24" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.store.51" VarName="agg.tmp8" ParentFunc="userdma(hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, bool volatile*, ap_uint&lt;32&gt;, ap_uint&lt;1&gt;, ap_uint&lt;32&gt;*, ap_uint&lt;2&gt;*, ap_uint&lt;32&gt;*, bool volatile*, int, ap_uint&lt;1&gt;, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="userdma.cpp:21:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="gmem0" VarName="out_memory" LoopLoc="userdma.cpp:21:20" LoopName="VITIS_LOOP_21_2" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, ap_uint&lt;1&gt;, bool volatile*, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="userdma.cpp:95:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="gmem1" VarName="in_memory" LoopLoc="userdma.cpp:95:20" LoopName="VITIS_LOOP_95_2" ParentFunc="paralleltostreamwithburst(ap_uint&lt;32&gt;*, ap_uint&lt;1&gt;, int, hls::stream&lt;data, 0&gt;&amp;)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="userdma.cpp:21:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_21_2' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="userdma.cpp:21:20" LoopName="VITIS_LOOP_21_2" Length="variable" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="userdma.cpp:95:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_95_2' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="userdma.cpp:95:20" LoopName="VITIS_LOOP_95_2" Length="variable" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

