// Seed: 3079974671
module module_0 (
    input tri id_0,
    input wire id_1,
    input tri1 id_2,
    output tri1 id_3,
    output tri id_4,
    input supply1 id_5,
    output tri id_6,
    input uwire id_7,
    output uwire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input tri0 id_11
);
  assign id_8 = id_2;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd90,
    parameter id_3 = 32'd12
) (
    input supply1 id_0,
    input tri0 _id_1,
    input wor id_2,
    output wire _id_3,
    input wand id_4,
    output wand id_5[1 : -1  ==  id_1],
    output tri id_6,
    input tri0 id_7,
    input uwire id_8,
    output wire id_9,
    output wand id_10,
    output supply1 id_11,
    output wor id_12
);
  wire id_14[!  1 : 1  ==  id_3], id_15, id_16;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_0,
      id_9,
      id_5,
      id_8,
      id_6,
      id_8,
      id_12,
      id_2,
      id_11,
      id_2
  );
endmodule
