Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: mecobo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mecobo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mecobo"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : mecobo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/xbar_control.v" into library work
Parsing module <xbar_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/scheduler.v" into library work
Parsing module <scheduler>.
WARNING:HDLCompiler:568 - "/home/lykkebo/mecobo/fpga/scheduler.v" Line 29: Constant value is truncated to fit in <4> bits.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/sample_collector.v" into library work
Parsing module <sample_collector>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/sample_fifo/sample_fifo.v" into library work
Parsing module <sample_fifo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/ebi.v" into library work
Parsing module <ebi>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/cmd_fifo/command_fifo.v" into library work
Parsing module <command_fifo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/xbar_clock.v" into library work
Parsing module <xbar_clock>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/pincontrol.v" into library work
Parsing module <pincontrol>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/main_clocks.v" into library work
Parsing module <main_clocks>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/dac_control.v" into library work
Parsing module <dac_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/adccontrol.v" into library work
Parsing module <adc_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/toplevel.v" into library work
Parsing module <mecobo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/mem.v" into library work
Parsing module <mem>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/ram.v" into library work
Parsing module <dp_ram>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/tb.v" into library work
Parsing module <toplevel_tb>.
Analyzing Verilog file "/opt/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing module <glbl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 212: Port dac_fifo_dout is not connected to this instance

Elaborating module <mecobo>.

Elaborating module <main_clocks>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=9,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=6,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=90,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=53,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=15,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/main_clocks.v" Line 131: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/main_clocks.v" Line 132: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <xbar_clock>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=5.0,CLKFX_DIVIDE=2,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2=0,CLKIN_PERIOD=200.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT=0)>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/xbar_clock.v" Line 130: Assignment to status_int ignored, since the identifier is never used

Elaborating module <ODDR2>.

Elaborating module <ebi>.
"/home/lykkebo/mecobo/fpga/ebi.v" Line 131. $display ebi: 0\n
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/ebi.v" Line 153: Assignment to status_register_old ignored, since the identifier is never used

Elaborating module <command_fifo>.
WARNING:HDLCompiler:1499 - "/home/lykkebo/mecobo/fpga/cmd_fifo/command_fifo.v" Line 39: Empty module <command_fifo> remains a black box.

Elaborating module <scheduler>.

Elaborating module <pincontrol(POSITION=0)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 271: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=1)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 271: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=2)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 271: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=3)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 271: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=4)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 271: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=5)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 271: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=6)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 271: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=7)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 271: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=8)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 271: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=9)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 271: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=10)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 271: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=11)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 271: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=12)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 271: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=13)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 271: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=14)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 271: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=15)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 271: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <adc_control(MIN_CHANNEL=100,MAX_CHANNEL=107)>.
WARNING:HDLCompiler:872 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 72: Using initial value of last_executed_command since it is never assigned
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 120: Assignment to clock_divide_register ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 310: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 312: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 331: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <dac_control(POSITION=240)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/dac_control.v" Line 147: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:634 - "/home/lykkebo/mecobo/fpga/dac_control.v" Line 22: Net <busy> does not have a driver.

Elaborating module <xbar_control(POSITION=241)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/xbar_control.v" Line 169: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <sample_collector>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/sample_collector.v" Line 226: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/sample_collector.v" Line 233: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <sample_fifo>.
WARNING:HDLCompiler:1499 - "/home/lykkebo/mecobo/fpga/sample_fifo/sample_fifo.v" Line 39: Empty module <sample_fifo> remains a black box.
WARNING:HDLCompiler:552 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 212: Input port dac_fifo_dout[15] is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 236: Input port data_rd is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 257: Input port re is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 278: Input port re is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 293: Input port re is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mecobo>.
    Related source file is "/home/lykkebo/mecobo/fpga/toplevel.v".
WARNING:Xst:2898 - Port 'dac_fifo_dout', unconnected in block instance 'sched', is tied to GND.
WARNING:Xst:2898 - Port 'dac_fifo_empty', unconnected in block instance 'sched', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[0].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[1].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[2].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[3].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[4].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[5].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[6].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[7].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[8].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[9].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[10].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[11].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[12].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[13].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[14].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[15].pc', is tied to GND.
WARNING:Xst:2898 - Port 're', unconnected in block instance 'adc0', is tied to GND.
WARNING:Xst:2898 - Port 're', unconnected in block instance 'dac0', is tied to GND.
WARNING:Xst:2898 - Port 're', unconnected in block instance 'xbar0', is tied to GND.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 195: Output port <wr_ack> of the instance <cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 212: Output port <dac_fifo_rd_en> of the instance <sched> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 212: Output port <cmd_bus_rd> of the instance <sched> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 236: Output port <data_out> of the instance <pinControl[0].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 236: Output port <data_out> of the instance <pinControl[1].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 236: Output port <data_out> of the instance <pinControl[2].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 236: Output port <data_out> of the instance <pinControl[3].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 236: Output port <data_out> of the instance <pinControl[4].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 236: Output port <data_out> of the instance <pinControl[5].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 236: Output port <data_out> of the instance <pinControl[6].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 236: Output port <data_out> of the instance <pinControl[7].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 236: Output port <data_out> of the instance <pinControl[8].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 236: Output port <data_out> of the instance <pinControl[9].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 236: Output port <data_out> of the instance <pinControl[10].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 236: Output port <data_out> of the instance <pinControl[11].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 236: Output port <data_out> of the instance <pinControl[12].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 236: Output port <data_out> of the instance <pinControl[13].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 236: Output port <data_out> of the instance <pinControl[14].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 236: Output port <data_out> of the instance <pinControl[15].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 257: Output port <data_out> of the instance <adc0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 278: Output port <out_data> of the instance <dac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 293: Output port <data_out> of the instance <xbar0> is unconnected or connected to loadless signal.
    Found 27-bit register for signal <led_heartbeat>.
    Found 27-bit adder for signal <led_heartbeat[26]_GND_1_o_add_3_OUT> created at line 113.
    Found 1-bit tristate buffer for signal <ebi_data<15>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<14>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<13>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<12>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<11>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<10>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<9>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<8>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<7>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<6>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<5>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<4>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<3>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<2>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<1>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<0>> created at line 71
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <mecobo> synthesized.

Synthesizing Unit <main_clocks>.
    Related source file is "/home/lykkebo/mecobo/fpga/main_clocks.v".
    Summary:
	no macro.
Unit <main_clocks> synthesized.

Synthesizing Unit <xbar_clock>.
    Related source file is "/home/lykkebo/mecobo/fpga/xbar_clock.v".
    Summary:
	no macro.
Unit <xbar_clock> synthesized.

Synthesizing Unit <ebi>.
    Related source file is "/home/lykkebo/mecobo/fpga/ebi.v".
WARNING:Xst:647 - Input <addr<18:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <status_register>.
    Found 16-bit register for signal <fifo_captured_data>.
    Found 176-bit register for signal <n0119[175:0]>.
    Found 1-bit register for signal <irq>.
    Found 16-bit register for signal <data_out>.
    Found 1-bit register for signal <rd_d>.
    Found 1-bit register for signal <wr_d>.
    Found 1-bit register for signal <rd_dd>.
    Found 1-bit register for signal <wr_dd>.
    Found 32-bit register for signal <clock_reg>.
    Found 1-bit register for signal <time_running>.
    Found 6-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <clock_reg[31]_GND_25_o_add_75_OUT> created at line 263.
    Found 8-bit comparator lessequal for signal <n0044> created at line 196
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 262 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ebi> synthesized.

Synthesizing Unit <scheduler>.
    Related source file is "/home/lykkebo/mecobo/fpga/scheduler.v".
WARNING:Xst:647 - Input <dac_fifo_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dac_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dac_fifo_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 5-bit register for signal <state>.
    Found 80-bit register for signal <command>.
    Found 32-bit comparator lessequal for signal <n0009> created at line 98
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <scheduler> synthesized.

Synthesizing Unit <pincontrol_1>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 0
    Found 1-bit register for signal <reset_clk_DFF_349>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_12_o_dff_12_OUT>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_28_o_sub_85_OUT> created at line 267.
    Found 16-bit adder for signal <sample_cnt[15]_GND_28_o_add_87_OUT> created at line 271.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_92_OUT> created at line 291.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0100> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_1>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_1> synthesized.

Synthesizing Unit <pincontrol_2>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 1
    Found 1-bit register for signal <reset_clk_DFF_386>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_13_o_dff_13_OUT>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_62_o_sub_86_OUT> created at line 267.
    Found 16-bit adder for signal <sample_cnt[15]_GND_62_o_add_88_OUT> created at line 271.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_93_OUT> created at line 291.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_2>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_2> synthesized.

Synthesizing Unit <pincontrol_3>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 2
    Found 1-bit register for signal <reset_clk_DFF_419>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_14_o_dff_13_OUT>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_96_o_sub_86_OUT> created at line 267.
    Found 16-bit adder for signal <sample_cnt[15]_GND_96_o_add_88_OUT> created at line 271.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_93_OUT> created at line 291.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_3>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_3> synthesized.

Synthesizing Unit <pincontrol_4>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 3
    Found 1-bit register for signal <reset_clk_DFF_452>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_15_o_dff_13_OUT>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_130_o_sub_86_OUT> created at line 267.
    Found 16-bit adder for signal <sample_cnt[15]_GND_130_o_add_88_OUT> created at line 271.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_93_OUT> created at line 291.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_4>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_4> synthesized.

Synthesizing Unit <pincontrol_5>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 4
    Found 1-bit register for signal <reset_clk_DFF_485>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_16_o_dff_13_OUT>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_164_o_sub_86_OUT> created at line 267.
    Found 16-bit adder for signal <sample_cnt[15]_GND_164_o_add_88_OUT> created at line 271.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_93_OUT> created at line 291.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_5>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_5> synthesized.

Synthesizing Unit <pincontrol_6>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 5
    Found 1-bit register for signal <reset_clk_DFF_518>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_17_o_dff_13_OUT>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_198_o_sub_86_OUT> created at line 267.
    Found 16-bit adder for signal <sample_cnt[15]_GND_198_o_add_88_OUT> created at line 271.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_93_OUT> created at line 291.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_6>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_6> synthesized.

Synthesizing Unit <pincontrol_7>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 6
    Found 1-bit register for signal <reset_clk_DFF_551>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_18_o_dff_13_OUT>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_232_o_sub_86_OUT> created at line 267.
    Found 16-bit adder for signal <sample_cnt[15]_GND_232_o_add_88_OUT> created at line 271.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_93_OUT> created at line 291.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_7>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_7> synthesized.

Synthesizing Unit <pincontrol_8>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 7
    Found 1-bit register for signal <reset_clk_DFF_584>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_19_o_dff_13_OUT>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_266_o_sub_86_OUT> created at line 267.
    Found 16-bit adder for signal <sample_cnt[15]_GND_266_o_add_88_OUT> created at line 271.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_93_OUT> created at line 291.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_8>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_8> synthesized.

Synthesizing Unit <pincontrol_9>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8
    Found 1-bit register for signal <reset_clk_DFF_617>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_20_o_dff_13_OUT>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_300_o_sub_86_OUT> created at line 267.
    Found 16-bit adder for signal <sample_cnt[15]_GND_300_o_add_88_OUT> created at line 271.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_93_OUT> created at line 291.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_9>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_9> synthesized.

Synthesizing Unit <pincontrol_10>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 9
    Found 1-bit register for signal <reset_clk_DFF_650>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_21_o_dff_13_OUT>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_334_o_sub_86_OUT> created at line 267.
    Found 16-bit adder for signal <sample_cnt[15]_GND_334_o_add_88_OUT> created at line 271.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_93_OUT> created at line 291.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_10>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_10> synthesized.

Synthesizing Unit <pincontrol_11>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 10
    Found 1-bit register for signal <reset_clk_DFF_683>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_22_o_dff_13_OUT>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_368_o_sub_86_OUT> created at line 267.
    Found 16-bit adder for signal <sample_cnt[15]_GND_368_o_add_88_OUT> created at line 271.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_93_OUT> created at line 291.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_11>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_11> synthesized.

Synthesizing Unit <pincontrol_12>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 11
    Found 1-bit register for signal <reset_clk_DFF_716>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_23_o_dff_13_OUT>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_402_o_sub_86_OUT> created at line 267.
    Found 16-bit adder for signal <sample_cnt[15]_GND_402_o_add_88_OUT> created at line 271.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_93_OUT> created at line 291.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_12>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_12> synthesized.

Synthesizing Unit <pincontrol_13>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 12
    Found 1-bit register for signal <reset_clk_DFF_749>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_24_o_dff_13_OUT>.
    Found finite state machine <FSM_13> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_436_o_sub_86_OUT> created at line 267.
    Found 16-bit adder for signal <sample_cnt[15]_GND_436_o_add_88_OUT> created at line 271.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_93_OUT> created at line 291.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_13>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_13> synthesized.

Synthesizing Unit <pincontrol_14>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 13
    Found 1-bit register for signal <reset_clk_DFF_782>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_25_o_dff_13_OUT>.
    Found finite state machine <FSM_14> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_470_o_sub_86_OUT> created at line 267.
    Found 16-bit adder for signal <sample_cnt[15]_GND_470_o_add_88_OUT> created at line 271.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_93_OUT> created at line 291.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_14>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_14> synthesized.

Synthesizing Unit <pincontrol_15>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 14
    Found 1-bit register for signal <reset_clk_DFF_815>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_26_o_dff_13_OUT>.
    Found finite state machine <FSM_15> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_504_o_sub_86_OUT> created at line 267.
    Found 16-bit adder for signal <sample_cnt[15]_GND_504_o_add_88_OUT> created at line 271.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_93_OUT> created at line 291.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_15>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_15> synthesized.

Synthesizing Unit <pincontrol_16>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15
    Found 1-bit register for signal <reset_clk_DFF_848>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_27_o_dff_13_OUT>.
    Found finite state machine <FSM_16> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_538_o_sub_86_OUT> created at line 267.
    Found 16-bit adder for signal <sample_cnt[15]_GND_538_o_add_88_OUT> created at line 271.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_93_OUT> created at line 291.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_16>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_16> synthesized.

Synthesizing Unit <adc_control>.
    Related source file is "/home/lykkebo/mecobo/fpga/adccontrol.v".
        MIN_CHANNEL = 100
        MAX_CHANNEL = 107
        NUM_STATES = 5
        init = 5'b00001
        program_adc = 5'b00010
        get_values = 5'b00100
        copy = 5'b01000
        writeback = 5'b10000
WARNING:Xst:647 - Input <addr<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <Z_28_o_dff_97_OUT>.
    Found 1-bit register for signal <reset_clk_DFF_881>.
    Found 128-bit register for signal <n1358[127:0]>.
    Found 256-bit register for signal <n1362[255:0]>.
    Found 32-bit register for signal <current_command>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <sample_register<0><15>>.
    Found 1-bit register for signal <sample_register<0><14>>.
    Found 1-bit register for signal <sample_register<0><13>>.
    Found 1-bit register for signal <sample_register<0><12>>.
    Found 1-bit register for signal <sample_register<0><11>>.
    Found 1-bit register for signal <sample_register<0><10>>.
    Found 1-bit register for signal <sample_register<0><9>>.
    Found 1-bit register for signal <sample_register<0><8>>.
    Found 1-bit register for signal <sample_register<0><7>>.
    Found 1-bit register for signal <sample_register<0><6>>.
    Found 1-bit register for signal <sample_register<0><5>>.
    Found 1-bit register for signal <sample_register<0><4>>.
    Found 1-bit register for signal <sample_register<0><3>>.
    Found 1-bit register for signal <sample_register<0><2>>.
    Found 1-bit register for signal <sample_register<0><1>>.
    Found 1-bit register for signal <sample_register<0><0>>.
    Found 1-bit register for signal <sequence_number<0><15>>.
    Found 1-bit register for signal <sequence_number<0><14>>.
    Found 1-bit register for signal <sequence_number<0><13>>.
    Found 1-bit register for signal <sequence_number<0><12>>.
    Found 1-bit register for signal <sequence_number<0><11>>.
    Found 1-bit register for signal <sequence_number<0><10>>.
    Found 1-bit register for signal <sequence_number<0><9>>.
    Found 1-bit register for signal <sequence_number<0><8>>.
    Found 1-bit register for signal <sequence_number<0><7>>.
    Found 1-bit register for signal <sequence_number<0><6>>.
    Found 1-bit register for signal <sequence_number<0><5>>.
    Found 1-bit register for signal <sequence_number<0><4>>.
    Found 1-bit register for signal <sequence_number<0><3>>.
    Found 1-bit register for signal <sequence_number<0><2>>.
    Found 1-bit register for signal <sequence_number<0><1>>.
    Found 1-bit register for signal <sequence_number<0><0>>.
    Found 1-bit register for signal <fast_clk_counter<0><15>>.
    Found 1-bit register for signal <fast_clk_counter<0><14>>.
    Found 1-bit register for signal <fast_clk_counter<0><13>>.
    Found 1-bit register for signal <fast_clk_counter<0><12>>.
    Found 1-bit register for signal <fast_clk_counter<0><11>>.
    Found 1-bit register for signal <fast_clk_counter<0><10>>.
    Found 1-bit register for signal <fast_clk_counter<0><9>>.
    Found 1-bit register for signal <fast_clk_counter<0><8>>.
    Found 1-bit register for signal <fast_clk_counter<0><7>>.
    Found 1-bit register for signal <fast_clk_counter<0><6>>.
    Found 1-bit register for signal <fast_clk_counter<0><5>>.
    Found 1-bit register for signal <fast_clk_counter<0><4>>.
    Found 1-bit register for signal <fast_clk_counter<0><3>>.
    Found 1-bit register for signal <fast_clk_counter<0><2>>.
    Found 1-bit register for signal <fast_clk_counter<0><1>>.
    Found 1-bit register for signal <fast_clk_counter<0><0>>.
    Found 1-bit register for signal <sample_register<1><15>>.
    Found 1-bit register for signal <sample_register<1><14>>.
    Found 1-bit register for signal <sample_register<1><13>>.
    Found 1-bit register for signal <sample_register<1><12>>.
    Found 1-bit register for signal <sample_register<1><11>>.
    Found 1-bit register for signal <sample_register<1><10>>.
    Found 1-bit register for signal <sample_register<1><9>>.
    Found 1-bit register for signal <sample_register<1><8>>.
    Found 1-bit register for signal <sample_register<1><7>>.
    Found 1-bit register for signal <sample_register<1><6>>.
    Found 1-bit register for signal <sample_register<1><5>>.
    Found 1-bit register for signal <sample_register<1><4>>.
    Found 1-bit register for signal <sample_register<1><3>>.
    Found 1-bit register for signal <sample_register<1><2>>.
    Found 1-bit register for signal <sample_register<1><1>>.
    Found 1-bit register for signal <sample_register<1><0>>.
    Found 1-bit register for signal <sequence_number<1><15>>.
    Found 1-bit register for signal <sequence_number<1><14>>.
    Found 1-bit register for signal <sequence_number<1><13>>.
    Found 1-bit register for signal <sequence_number<1><12>>.
    Found 1-bit register for signal <sequence_number<1><11>>.
    Found 1-bit register for signal <sequence_number<1><10>>.
    Found 1-bit register for signal <sequence_number<1><9>>.
    Found 1-bit register for signal <sequence_number<1><8>>.
    Found 1-bit register for signal <sequence_number<1><7>>.
    Found 1-bit register for signal <sequence_number<1><6>>.
    Found 1-bit register for signal <sequence_number<1><5>>.
    Found 1-bit register for signal <sequence_number<1><4>>.
    Found 1-bit register for signal <sequence_number<1><3>>.
    Found 1-bit register for signal <sequence_number<1><2>>.
    Found 1-bit register for signal <sequence_number<1><1>>.
    Found 1-bit register for signal <sequence_number<1><0>>.
    Found 1-bit register for signal <fast_clk_counter<1><15>>.
    Found 1-bit register for signal <fast_clk_counter<1><14>>.
    Found 1-bit register for signal <fast_clk_counter<1><13>>.
    Found 1-bit register for signal <fast_clk_counter<1><12>>.
    Found 1-bit register for signal <fast_clk_counter<1><11>>.
    Found 1-bit register for signal <fast_clk_counter<1><10>>.
    Found 1-bit register for signal <fast_clk_counter<1><9>>.
    Found 1-bit register for signal <fast_clk_counter<1><8>>.
    Found 1-bit register for signal <fast_clk_counter<1><7>>.
    Found 1-bit register for signal <fast_clk_counter<1><6>>.
    Found 1-bit register for signal <fast_clk_counter<1><5>>.
    Found 1-bit register for signal <fast_clk_counter<1><4>>.
    Found 1-bit register for signal <fast_clk_counter<1><3>>.
    Found 1-bit register for signal <fast_clk_counter<1><2>>.
    Found 1-bit register for signal <fast_clk_counter<1><1>>.
    Found 1-bit register for signal <fast_clk_counter<1><0>>.
    Found 1-bit register for signal <sample_register<2><15>>.
    Found 1-bit register for signal <sample_register<2><14>>.
    Found 1-bit register for signal <sample_register<2><13>>.
    Found 1-bit register for signal <sample_register<2><12>>.
    Found 1-bit register for signal <sample_register<2><11>>.
    Found 1-bit register for signal <sample_register<2><10>>.
    Found 1-bit register for signal <sample_register<2><9>>.
    Found 1-bit register for signal <sample_register<2><8>>.
    Found 1-bit register for signal <sample_register<2><7>>.
    Found 1-bit register for signal <sample_register<2><6>>.
    Found 1-bit register for signal <sample_register<2><5>>.
    Found 1-bit register for signal <sample_register<2><4>>.
    Found 1-bit register for signal <sample_register<2><3>>.
    Found 1-bit register for signal <sample_register<2><2>>.
    Found 1-bit register for signal <sample_register<2><1>>.
    Found 1-bit register for signal <sample_register<2><0>>.
    Found 1-bit register for signal <sequence_number<2><15>>.
    Found 1-bit register for signal <sequence_number<2><14>>.
    Found 1-bit register for signal <sequence_number<2><13>>.
    Found 1-bit register for signal <sequence_number<2><12>>.
    Found 1-bit register for signal <sequence_number<2><11>>.
    Found 1-bit register for signal <sequence_number<2><10>>.
    Found 1-bit register for signal <sequence_number<2><9>>.
    Found 1-bit register for signal <sequence_number<2><8>>.
    Found 1-bit register for signal <sequence_number<2><7>>.
    Found 1-bit register for signal <sequence_number<2><6>>.
    Found 1-bit register for signal <sequence_number<2><5>>.
    Found 1-bit register for signal <sequence_number<2><4>>.
    Found 1-bit register for signal <sequence_number<2><3>>.
    Found 1-bit register for signal <sequence_number<2><2>>.
    Found 1-bit register for signal <sequence_number<2><1>>.
    Found 1-bit register for signal <sequence_number<2><0>>.
    Found 1-bit register for signal <fast_clk_counter<2><15>>.
    Found 1-bit register for signal <fast_clk_counter<2><14>>.
    Found 1-bit register for signal <fast_clk_counter<2><13>>.
    Found 1-bit register for signal <fast_clk_counter<2><12>>.
    Found 1-bit register for signal <fast_clk_counter<2><11>>.
    Found 1-bit register for signal <fast_clk_counter<2><10>>.
    Found 1-bit register for signal <fast_clk_counter<2><9>>.
    Found 1-bit register for signal <fast_clk_counter<2><8>>.
    Found 1-bit register for signal <fast_clk_counter<2><7>>.
    Found 1-bit register for signal <fast_clk_counter<2><6>>.
    Found 1-bit register for signal <fast_clk_counter<2><5>>.
    Found 1-bit register for signal <fast_clk_counter<2><4>>.
    Found 1-bit register for signal <fast_clk_counter<2><3>>.
    Found 1-bit register for signal <fast_clk_counter<2><2>>.
    Found 1-bit register for signal <fast_clk_counter<2><1>>.
    Found 1-bit register for signal <fast_clk_counter<2><0>>.
    Found 1-bit register for signal <sample_register<3><15>>.
    Found 1-bit register for signal <sample_register<3><14>>.
    Found 1-bit register for signal <sample_register<3><13>>.
    Found 1-bit register for signal <sample_register<3><12>>.
    Found 1-bit register for signal <sample_register<3><11>>.
    Found 1-bit register for signal <sample_register<3><10>>.
    Found 1-bit register for signal <sample_register<3><9>>.
    Found 1-bit register for signal <sample_register<3><8>>.
    Found 1-bit register for signal <sample_register<3><7>>.
    Found 1-bit register for signal <sample_register<3><6>>.
    Found 1-bit register for signal <sample_register<3><5>>.
    Found 1-bit register for signal <sample_register<3><4>>.
    Found 1-bit register for signal <sample_register<3><3>>.
    Found 1-bit register for signal <sample_register<3><2>>.
    Found 1-bit register for signal <sample_register<3><1>>.
    Found 1-bit register for signal <sample_register<3><0>>.
    Found 1-bit register for signal <sequence_number<3><15>>.
    Found 1-bit register for signal <sequence_number<3><14>>.
    Found 1-bit register for signal <sequence_number<3><13>>.
    Found 1-bit register for signal <sequence_number<3><12>>.
    Found 1-bit register for signal <sequence_number<3><11>>.
    Found 1-bit register for signal <sequence_number<3><10>>.
    Found 1-bit register for signal <sequence_number<3><9>>.
    Found 1-bit register for signal <sequence_number<3><8>>.
    Found 1-bit register for signal <sequence_number<3><7>>.
    Found 1-bit register for signal <sequence_number<3><6>>.
    Found 1-bit register for signal <sequence_number<3><5>>.
    Found 1-bit register for signal <sequence_number<3><4>>.
    Found 1-bit register for signal <sequence_number<3><3>>.
    Found 1-bit register for signal <sequence_number<3><2>>.
    Found 1-bit register for signal <sequence_number<3><1>>.
    Found 1-bit register for signal <sequence_number<3><0>>.
    Found 1-bit register for signal <fast_clk_counter<3><15>>.
    Found 1-bit register for signal <fast_clk_counter<3><14>>.
    Found 1-bit register for signal <fast_clk_counter<3><13>>.
    Found 1-bit register for signal <fast_clk_counter<3><12>>.
    Found 1-bit register for signal <fast_clk_counter<3><11>>.
    Found 1-bit register for signal <fast_clk_counter<3><10>>.
    Found 1-bit register for signal <fast_clk_counter<3><9>>.
    Found 1-bit register for signal <fast_clk_counter<3><8>>.
    Found 1-bit register for signal <fast_clk_counter<3><7>>.
    Found 1-bit register for signal <fast_clk_counter<3><6>>.
    Found 1-bit register for signal <fast_clk_counter<3><5>>.
    Found 1-bit register for signal <fast_clk_counter<3><4>>.
    Found 1-bit register for signal <fast_clk_counter<3><3>>.
    Found 1-bit register for signal <fast_clk_counter<3><2>>.
    Found 1-bit register for signal <fast_clk_counter<3><1>>.
    Found 1-bit register for signal <fast_clk_counter<3><0>>.
    Found 1-bit register for signal <sample_register<4><15>>.
    Found 1-bit register for signal <sample_register<4><14>>.
    Found 1-bit register for signal <sample_register<4><13>>.
    Found 1-bit register for signal <sample_register<4><12>>.
    Found 1-bit register for signal <sample_register<4><11>>.
    Found 1-bit register for signal <sample_register<4><10>>.
    Found 1-bit register for signal <sample_register<4><9>>.
    Found 1-bit register for signal <sample_register<4><8>>.
    Found 1-bit register for signal <sample_register<4><7>>.
    Found 1-bit register for signal <sample_register<4><6>>.
    Found 1-bit register for signal <sample_register<4><5>>.
    Found 1-bit register for signal <sample_register<4><4>>.
    Found 1-bit register for signal <sample_register<4><3>>.
    Found 1-bit register for signal <sample_register<4><2>>.
    Found 1-bit register for signal <sample_register<4><1>>.
    Found 1-bit register for signal <sample_register<4><0>>.
    Found 1-bit register for signal <sequence_number<4><15>>.
    Found 1-bit register for signal <sequence_number<4><14>>.
    Found 1-bit register for signal <sequence_number<4><13>>.
    Found 1-bit register for signal <sequence_number<4><12>>.
    Found 1-bit register for signal <sequence_number<4><11>>.
    Found 1-bit register for signal <sequence_number<4><10>>.
    Found 1-bit register for signal <sequence_number<4><9>>.
    Found 1-bit register for signal <sequence_number<4><8>>.
    Found 1-bit register for signal <sequence_number<4><7>>.
    Found 1-bit register for signal <sequence_number<4><6>>.
    Found 1-bit register for signal <sequence_number<4><5>>.
    Found 1-bit register for signal <sequence_number<4><4>>.
    Found 1-bit register for signal <sequence_number<4><3>>.
    Found 1-bit register for signal <sequence_number<4><2>>.
    Found 1-bit register for signal <sequence_number<4><1>>.
    Found 1-bit register for signal <sequence_number<4><0>>.
    Found 1-bit register for signal <fast_clk_counter<4><15>>.
    Found 1-bit register for signal <fast_clk_counter<4><14>>.
    Found 1-bit register for signal <fast_clk_counter<4><13>>.
    Found 1-bit register for signal <fast_clk_counter<4><12>>.
    Found 1-bit register for signal <fast_clk_counter<4><11>>.
    Found 1-bit register for signal <fast_clk_counter<4><10>>.
    Found 1-bit register for signal <fast_clk_counter<4><9>>.
    Found 1-bit register for signal <fast_clk_counter<4><8>>.
    Found 1-bit register for signal <fast_clk_counter<4><7>>.
    Found 1-bit register for signal <fast_clk_counter<4><6>>.
    Found 1-bit register for signal <fast_clk_counter<4><5>>.
    Found 1-bit register for signal <fast_clk_counter<4><4>>.
    Found 1-bit register for signal <fast_clk_counter<4><3>>.
    Found 1-bit register for signal <fast_clk_counter<4><2>>.
    Found 1-bit register for signal <fast_clk_counter<4><1>>.
    Found 1-bit register for signal <fast_clk_counter<4><0>>.
    Found 1-bit register for signal <sample_register<5><15>>.
    Found 1-bit register for signal <sample_register<5><14>>.
    Found 1-bit register for signal <sample_register<5><13>>.
    Found 1-bit register for signal <sample_register<5><12>>.
    Found 1-bit register for signal <sample_register<5><11>>.
    Found 1-bit register for signal <sample_register<5><10>>.
    Found 1-bit register for signal <sample_register<5><9>>.
    Found 1-bit register for signal <sample_register<5><8>>.
    Found 1-bit register for signal <sample_register<5><7>>.
    Found 1-bit register for signal <sample_register<5><6>>.
    Found 1-bit register for signal <sample_register<5><5>>.
    Found 1-bit register for signal <sample_register<5><4>>.
    Found 1-bit register for signal <sample_register<5><3>>.
    Found 1-bit register for signal <sample_register<5><2>>.
    Found 1-bit register for signal <sample_register<5><1>>.
    Found 1-bit register for signal <sample_register<5><0>>.
    Found 1-bit register for signal <sequence_number<5><15>>.
    Found 1-bit register for signal <sequence_number<5><14>>.
    Found 1-bit register for signal <sequence_number<5><13>>.
    Found 1-bit register for signal <sequence_number<5><12>>.
    Found 1-bit register for signal <sequence_number<5><11>>.
    Found 1-bit register for signal <sequence_number<5><10>>.
    Found 1-bit register for signal <sequence_number<5><9>>.
    Found 1-bit register for signal <sequence_number<5><8>>.
    Found 1-bit register for signal <sequence_number<5><7>>.
    Found 1-bit register for signal <sequence_number<5><6>>.
    Found 1-bit register for signal <sequence_number<5><5>>.
    Found 1-bit register for signal <sequence_number<5><4>>.
    Found 1-bit register for signal <sequence_number<5><3>>.
    Found 1-bit register for signal <sequence_number<5><2>>.
    Found 1-bit register for signal <sequence_number<5><1>>.
    Found 1-bit register for signal <sequence_number<5><0>>.
    Found 1-bit register for signal <fast_clk_counter<5><15>>.
    Found 1-bit register for signal <fast_clk_counter<5><14>>.
    Found 1-bit register for signal <fast_clk_counter<5><13>>.
    Found 1-bit register for signal <fast_clk_counter<5><12>>.
    Found 1-bit register for signal <fast_clk_counter<5><11>>.
    Found 1-bit register for signal <fast_clk_counter<5><10>>.
    Found 1-bit register for signal <fast_clk_counter<5><9>>.
    Found 1-bit register for signal <fast_clk_counter<5><8>>.
    Found 1-bit register for signal <fast_clk_counter<5><7>>.
    Found 1-bit register for signal <fast_clk_counter<5><6>>.
    Found 1-bit register for signal <fast_clk_counter<5><5>>.
    Found 1-bit register for signal <fast_clk_counter<5><4>>.
    Found 1-bit register for signal <fast_clk_counter<5><3>>.
    Found 1-bit register for signal <fast_clk_counter<5><2>>.
    Found 1-bit register for signal <fast_clk_counter<5><1>>.
    Found 1-bit register for signal <fast_clk_counter<5><0>>.
    Found 1-bit register for signal <sample_register<6><15>>.
    Found 1-bit register for signal <sample_register<6><14>>.
    Found 1-bit register for signal <sample_register<6><13>>.
    Found 1-bit register for signal <sample_register<6><12>>.
    Found 1-bit register for signal <sample_register<6><11>>.
    Found 1-bit register for signal <sample_register<6><10>>.
    Found 1-bit register for signal <sample_register<6><9>>.
    Found 1-bit register for signal <sample_register<6><8>>.
    Found 1-bit register for signal <sample_register<6><7>>.
    Found 1-bit register for signal <sample_register<6><6>>.
    Found 1-bit register for signal <sample_register<6><5>>.
    Found 1-bit register for signal <sample_register<6><4>>.
    Found 1-bit register for signal <sample_register<6><3>>.
    Found 1-bit register for signal <sample_register<6><2>>.
    Found 1-bit register for signal <sample_register<6><1>>.
    Found 1-bit register for signal <sample_register<6><0>>.
    Found 1-bit register for signal <sequence_number<6><15>>.
    Found 1-bit register for signal <sequence_number<6><14>>.
    Found 1-bit register for signal <sequence_number<6><13>>.
    Found 1-bit register for signal <sequence_number<6><12>>.
    Found 1-bit register for signal <sequence_number<6><11>>.
    Found 1-bit register for signal <sequence_number<6><10>>.
    Found 1-bit register for signal <sequence_number<6><9>>.
    Found 1-bit register for signal <sequence_number<6><8>>.
    Found 1-bit register for signal <sequence_number<6><7>>.
    Found 1-bit register for signal <sequence_number<6><6>>.
    Found 1-bit register for signal <sequence_number<6><5>>.
    Found 1-bit register for signal <sequence_number<6><4>>.
    Found 1-bit register for signal <sequence_number<6><3>>.
    Found 1-bit register for signal <sequence_number<6><2>>.
    Found 1-bit register for signal <sequence_number<6><1>>.
    Found 1-bit register for signal <sequence_number<6><0>>.
    Found 1-bit register for signal <fast_clk_counter<6><15>>.
    Found 1-bit register for signal <fast_clk_counter<6><14>>.
    Found 1-bit register for signal <fast_clk_counter<6><13>>.
    Found 1-bit register for signal <fast_clk_counter<6><12>>.
    Found 1-bit register for signal <fast_clk_counter<6><11>>.
    Found 1-bit register for signal <fast_clk_counter<6><10>>.
    Found 1-bit register for signal <fast_clk_counter<6><9>>.
    Found 1-bit register for signal <fast_clk_counter<6><8>>.
    Found 1-bit register for signal <fast_clk_counter<6><7>>.
    Found 1-bit register for signal <fast_clk_counter<6><6>>.
    Found 1-bit register for signal <fast_clk_counter<6><5>>.
    Found 1-bit register for signal <fast_clk_counter<6><4>>.
    Found 1-bit register for signal <fast_clk_counter<6><3>>.
    Found 1-bit register for signal <fast_clk_counter<6><2>>.
    Found 1-bit register for signal <fast_clk_counter<6><1>>.
    Found 1-bit register for signal <fast_clk_counter<6><0>>.
    Found 1-bit register for signal <sample_register<7><15>>.
    Found 1-bit register for signal <sample_register<7><14>>.
    Found 1-bit register for signal <sample_register<7><13>>.
    Found 1-bit register for signal <sample_register<7><12>>.
    Found 1-bit register for signal <sample_register<7><11>>.
    Found 1-bit register for signal <sample_register<7><10>>.
    Found 1-bit register for signal <sample_register<7><9>>.
    Found 1-bit register for signal <sample_register<7><8>>.
    Found 1-bit register for signal <sample_register<7><7>>.
    Found 1-bit register for signal <sample_register<7><6>>.
    Found 1-bit register for signal <sample_register<7><5>>.
    Found 1-bit register for signal <sample_register<7><4>>.
    Found 1-bit register for signal <sample_register<7><3>>.
    Found 1-bit register for signal <sample_register<7><2>>.
    Found 1-bit register for signal <sample_register<7><1>>.
    Found 1-bit register for signal <sample_register<7><0>>.
    Found 1-bit register for signal <sequence_number<7><15>>.
    Found 1-bit register for signal <sequence_number<7><14>>.
    Found 1-bit register for signal <sequence_number<7><13>>.
    Found 1-bit register for signal <sequence_number<7><12>>.
    Found 1-bit register for signal <sequence_number<7><11>>.
    Found 1-bit register for signal <sequence_number<7><10>>.
    Found 1-bit register for signal <sequence_number<7><9>>.
    Found 1-bit register for signal <sequence_number<7><8>>.
    Found 1-bit register for signal <sequence_number<7><7>>.
    Found 1-bit register for signal <sequence_number<7><6>>.
    Found 1-bit register for signal <sequence_number<7><5>>.
    Found 1-bit register for signal <sequence_number<7><4>>.
    Found 1-bit register for signal <sequence_number<7><3>>.
    Found 1-bit register for signal <sequence_number<7><2>>.
    Found 1-bit register for signal <sequence_number<7><1>>.
    Found 1-bit register for signal <sequence_number<7><0>>.
    Found 1-bit register for signal <fast_clk_counter<7><15>>.
    Found 1-bit register for signal <fast_clk_counter<7><14>>.
    Found 1-bit register for signal <fast_clk_counter<7><13>>.
    Found 1-bit register for signal <fast_clk_counter<7><12>>.
    Found 1-bit register for signal <fast_clk_counter<7><11>>.
    Found 1-bit register for signal <fast_clk_counter<7><10>>.
    Found 1-bit register for signal <fast_clk_counter<7><9>>.
    Found 1-bit register for signal <fast_clk_counter<7><8>>.
    Found 1-bit register for signal <fast_clk_counter<7><7>>.
    Found 1-bit register for signal <fast_clk_counter<7><6>>.
    Found 1-bit register for signal <fast_clk_counter<7><5>>.
    Found 1-bit register for signal <fast_clk_counter<7><4>>.
    Found 1-bit register for signal <fast_clk_counter<7><3>>.
    Found 1-bit register for signal <fast_clk_counter<7><2>>.
    Found 1-bit register for signal <fast_clk_counter<7><1>>.
    Found 1-bit register for signal <fast_clk_counter<7><0>>.
    Found 4-bit register for signal <adc_clocktick_counter>.
    Found 16-bit register for signal <shift_out_register>.
    Found 128-bit register for signal <n1361[127:0]>.
    Found 16-bit register for signal <shift_in_register>.
    Found finite state machine <FSM_17> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | sclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <sequence_number[0][15]_GND_572_o_add_128_OUT> created at line 310.
    Found 16-bit adder for signal <fast_clk_counter[0][15]_GND_572_o_add_129_OUT> created at line 312.
    Found 16-bit adder for signal <sequence_number[1][15]_GND_572_o_add_132_OUT> created at line 310.
    Found 16-bit adder for signal <fast_clk_counter[1][15]_GND_572_o_add_133_OUT> created at line 312.
    Found 16-bit adder for signal <sequence_number[2][15]_GND_572_o_add_136_OUT> created at line 310.
    Found 16-bit adder for signal <fast_clk_counter[2][15]_GND_572_o_add_137_OUT> created at line 312.
    Found 16-bit adder for signal <sequence_number[3][15]_GND_572_o_add_140_OUT> created at line 310.
    Found 16-bit adder for signal <fast_clk_counter[3][15]_GND_572_o_add_141_OUT> created at line 312.
    Found 16-bit adder for signal <sequence_number[4][15]_GND_572_o_add_144_OUT> created at line 310.
    Found 16-bit adder for signal <fast_clk_counter[4][15]_GND_572_o_add_145_OUT> created at line 312.
    Found 16-bit adder for signal <sequence_number[5][15]_GND_572_o_add_148_OUT> created at line 310.
    Found 16-bit adder for signal <fast_clk_counter[5][15]_GND_572_o_add_149_OUT> created at line 312.
    Found 16-bit adder for signal <sequence_number[6][15]_GND_572_o_add_152_OUT> created at line 310.
    Found 16-bit adder for signal <fast_clk_counter[6][15]_GND_572_o_add_153_OUT> created at line 312.
    Found 16-bit adder for signal <sequence_number[7][15]_GND_572_o_add_156_OUT> created at line 310.
    Found 16-bit adder for signal <fast_clk_counter[7][15]_GND_572_o_add_157_OUT> created at line 312.
    Found 4-bit adder for signal <adc_clocktick_counter[3]_GND_572_o_add_159_OUT> created at line 331.
    Found 3-bit subtractor for signal <chan_idx<2:0>> created at line 68.
    Found 4-bit subtractor for signal <int_chan_idx> created at line 69.
    Found 32-bit 8-to-1 multiplexer for signal <chan_idx[2]_end_time[7][31]_wide_mux_35_OUT> created at line 132.
    Found 32-bit 8-to-1 multiplexer for signal <n1482> created at line 135.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 120
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 120
    Found 32-bit comparator greater for signal <current_time[31]_chan_idx[2]_LessThan_37_o> created at line 132
    Found 4-bit comparator lessequal for signal <n0031> created at line 156
    Found 16-bit comparator equal for signal <fast_clk_counter[0][15]_overflow_register[0][15]_equal_128_o> created at line 307
    Found 16-bit comparator equal for signal <fast_clk_counter[1][15]_overflow_register[1][15]_equal_132_o> created at line 307
    Found 16-bit comparator equal for signal <fast_clk_counter[2][15]_overflow_register[2][15]_equal_136_o> created at line 307
    Found 16-bit comparator equal for signal <fast_clk_counter[3][15]_overflow_register[3][15]_equal_140_o> created at line 307
    Found 16-bit comparator equal for signal <fast_clk_counter[4][15]_overflow_register[4][15]_equal_144_o> created at line 307
    Found 16-bit comparator equal for signal <fast_clk_counter[5][15]_overflow_register[5][15]_equal_148_o> created at line 307
    Found 16-bit comparator equal for signal <fast_clk_counter[6][15]_overflow_register[6][15]_equal_152_o> created at line 307
    Found 16-bit comparator equal for signal <fast_clk_counter[7][15]_overflow_register[7][15]_equal_156_o> created at line 307
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <adc_control>.
    Summary:
	inferred  19 Adder/Subtractor(s).
	inferred 997 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  37 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <adc_control> synthesized.

Synthesizing Unit <dac_control>.
    Related source file is "/home/lykkebo/mecobo/fpga/dac_control.v".
        POSITION = 240
        init = 3'b001
        load = 3'b010
        pulse = 3'b100
WARNING:Xst:653 - Signal <busy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <command_bus_data>.
    Found 3-bit register for signal <state>.
    Found 16-bit register for signal <shift_out_register>.
    Found 4-bit register for signal <counter>.
    Found finite state machine <FSM_18> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | sclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Power Up State     | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <counter[3]_GND_605_o_add_32_OUT> created at line 147.
    WARNING:Xst:2404 -  FFs/Latches <out_data<15:0>> (without init value) have a constant value of 0 in block <dac_control>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dac_control> synthesized.

Synthesizing Unit <xbar_control>.
    Related source file is "/home/lykkebo/mecobo/fpga/xbar_control.v".
        POSITION = 241
        init = 5'b00001
        load = 5'b00010
        pulse_pclk = 5'b00100
        pulse_xbar_clk = 5'b01000
        load_shift = 5'b10000
    Found 32-bit register for signal <command>.
    Found 16-bit register for signal <data_out>.
    Found 5-bit register for signal <state>.
    Found 32-bit register for signal <shift_out_register>.
    Found 9-bit register for signal <counter>.
    Found 512-bit register for signal <n0078[511:0]>.
    Found finite state machine <FSM_19> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | sclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_606_o_add_64_OUT> created at line 169.
    Found 32-bit 16-to-1 multiplexer for signal <counter[8]_xbar_config_reg[15][31]_wide_mux_67_OUT> created at line 172.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 601 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <xbar_control> synthesized.

Synthesizing Unit <sample_collector>.
    Related source file is "/home/lykkebo/mecobo/fpga/sample_collector.v".
        POSITION = 242
        MAX_COLLECTION_UNITS = 16
        idle = 5'b00001
        store = 5'b00010
        increment = 5'b00100
        fetch = 5'b01000
        fetch_wait = 5'b10000
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 248: Output port <wr_ack> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 248: Output port <overflow> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 248: Output port <valid> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 248: Output port <underflow> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
    Found 128-bit register for signal <n0118[127:0]>.
    Found 512-bit register for signal <n0123[511:0]>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <num_units>.
    Found 4-bit register for signal <current_id_idx>.
    Found 1-bit register for signal <wr_d>.
    Found 1-bit register for signal <wr_dd>.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_20> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_607_o_GND_607_o_sub_76_OUT> created at line 230.
    Found 4-bit adder for signal <num_units[3]_GND_607_o_add_73_OUT> created at line 226.
    Found 4-bit adder for signal <current_id_idx[3]_GND_607_o_add_77_OUT> created at line 233.
    Found 32-bit 16-to-1 multiplexer for signal <current_id_idx[3]_last_fetched[15][31]_wide_mux_8_OUT> created at line 157.
    Found 8-bit 16-to-1 multiplexer for signal <channel_select> created at line 182.
    Found 32-bit comparator not equal for signal <n0012> created at line 157
    Found 32-bit comparator equal for signal <GND_607_o_GND_607_o_equal_77_o> created at line 230
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 682 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  42 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sample_collector> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 74
 16-bit adder                                          : 32
 27-bit adder                                          : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 17
 32-bit subtractor                                     : 16
 4-bit adder                                           : 4
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 334
 1-bit register                                        : 169
 128-bit register                                      : 3
 16-bit register                                       : 23
 176-bit register                                      : 1
 256-bit register                                      : 1
 27-bit register                                       : 1
 32-bit register                                       : 127
 4-bit register                                        : 4
 5-bit register                                        : 1
 512-bit register                                      : 2
 80-bit register                                       : 1
 9-bit register                                        : 1
# Comparators                                          : 30
 16-bit comparator equal                               : 8
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 17
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 4-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 254
 1-bit 2-to-1 multiplexer                              : 125
 128-bit 2-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 33
 32-bit 16-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 74
 32-bit 8-to-1 multiplexer                             : 2
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 16
# Tristates                                            : 576
 1-bit tristate buffer                                 : 576
# FSMs                                                 : 21

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <status_register_0> in Unit <ebi_if> is equivalent to the following 7 FFs/Latches, which will be removed : <status_register_1> <status_register_2> <status_register_3> <status_register_4> <status_register_5> <status_register_6> <status_register_7> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[0].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[0].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[1].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[1].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[2].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[2].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[3].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[3].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[4].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[4].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[5].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[5].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[6].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[6].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[7].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[7].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[8].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[8].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[9].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[9].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[10].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[10].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[11].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[11].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[12].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[12].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[13].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[13].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[14].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[14].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[15].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_11> <sample_data_13> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[15].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_5> <sample_data_10> <sample_data_12> <sample_data_14> 
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[7].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[8].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[8].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[9].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[9].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[10].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[10].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[11].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[11].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[12].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[12].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[13].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[13].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[14].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[14].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[15].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[15].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <status_register_0> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_0> (without init value) has a constant value of 0 in block <sched>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[0].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[0].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[1].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[1].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[2].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[2].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[3].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[3].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[4].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[4].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[5].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[5].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[6].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[6].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[7].pc>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <adc_control>.
The following registers are absorbed into counter <adc_clocktick_counter>: 1 register on signal <adc_clocktick_counter>.
Unit <adc_control> synthesized (advanced).

Synthesizing (advanced) Unit <dac_control>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <dac_control> synthesized (advanced).

Synthesizing (advanced) Unit <ebi>.
The following registers are absorbed into counter <clock_reg>: 1 register on signal <clock_reg>.
Unit <ebi> synthesized (advanced).

Synthesizing (advanced) Unit <mecobo>.
The following registers are absorbed into counter <led_heartbeat>: 1 register on signal <led_heartbeat>.
Unit <mecobo> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_1>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_1> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_10>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_10> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_11>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_11> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_12>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_12> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_13>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_13> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_14>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_14> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_15>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_15> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_16>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_16> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_2>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_2> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_3>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_3> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_4>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_4> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_5>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_5> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_6>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_6> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_7>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_7> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_8>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_8> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_9>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_9> synthesized (advanced).

Synthesizing (advanced) Unit <sample_collector>.
The following registers are absorbed into counter <num_units>: 1 register on signal <num_units>.
The following registers are absorbed into counter <current_id_idx>: 1 register on signal <current_id_idx>.
Unit <sample_collector> synthesized (advanced).

Synthesizing (advanced) Unit <xbar_control>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <xbar_control> synthesized (advanced).
WARNING:Xst:2677 - Node <ebi_captured_data_10_0> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_1> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_2> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_3> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_4> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_5> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_6> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_7> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_8> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_9> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_10> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_11> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_12> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_13> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_14> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_15> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_16> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_17> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_18> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_19> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_20> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_21> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_22> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_23> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_24> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_25> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_26> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_27> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_28> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_29> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_30> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_31> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_32> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_33> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_34> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_35> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_36> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_37> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_38> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_39> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_40> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_41> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_42> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_43> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_44> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_45> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_46> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_47> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_64> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_65> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_66> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_67> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_68> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_69> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_70> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_71> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_72> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_73> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_74> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_75> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_76> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_77> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_78> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_79> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_160> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_161> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_162> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_163> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_164> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_165> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_166> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_167> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_168> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_169> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_170> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_171> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_172> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_173> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_174> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_175> of sequential type is unconnected in block <ebi>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 19
 16-bit adder                                          : 16
 3-bit subtractor                                      : 1
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
# Counters                                             : 39
 16-bit up counter                                     : 16
 27-bit up counter                                     : 1
 32-bit down counter                                   : 16
 32-bit up counter                                     : 1
 4-bit up counter                                      : 4
 9-bit up counter                                      : 1
# Accumulators                                         : 16
 32-bit up loadable accumulator                        : 16
# Registers                                            : 5134
 Flip-Flops                                            : 5134
# Comparators                                          : 30
 16-bit comparator equal                               : 8
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 17
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 4-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 2030
 1-bit 16-to-1 multiplexer                             : 72
 1-bit 2-to-1 multiplexer                              : 1885
 1-bit 8-to-1 multiplexer                              : 64
 128-bit 2-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 21

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <status_register_0> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_1> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_2> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_3> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_4> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_5> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_6> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_7> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_0> (without init value) has a constant value of 0 in block <scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_0> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_1> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_5> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_7> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_8> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_9> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_11> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_12> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_13> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_14> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ebi_if/FSM_0> on signal <state[1:3]> with sequential encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000
 000010 | 001
 000100 | 010
 001000 | 011
 010000 | 100
 100000 | 101
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adc0/FSM_17> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 01000 | 01
 00100 | 11
 00010 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[0].pc/FSM_1> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[1].pc/FSM_2> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[2].pc/FSM_3> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[3].pc/FSM_4> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[4].pc/FSM_5> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[5].pc/FSM_6> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[6].pc/FSM_7> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[7].pc/FSM_8> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[8].pc/FSM_9> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[9].pc/FSM_10> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[10].pc/FSM_11> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[11].pc/FSM_12> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[12].pc/FSM_13> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[13].pc/FSM_14> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[14].pc/FSM_15> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[15].pc/FSM_16> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sample_collector0/FSM_20> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 01000 | 01000
 10000 | 10000
 00010 | 00010
 00100 | 00100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dac0/FSM_18> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xbar0/FSM_19> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 01000 | 01000
 00010 | 00010
 10000 | 10000
 00100 | 00100
-------------------
INFO:Xst:1901 - Instance clocks/pll_base_inst in unit clocks/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2040 - Unit mecobo: 32 multi-source signals are replaced by logic (pull-up yes): sample_data_bus<0>, sample_data_bus<10>, sample_data_bus<11>, sample_data_bus<12>, sample_data_bus<13>, sample_data_bus<14>, sample_data_bus<15>, sample_data_bus<16>, sample_data_bus<17>, sample_data_bus<18>, sample_data_bus<19>, sample_data_bus<1>, sample_data_bus<20>, sample_data_bus<21>, sample_data_bus<22>, sample_data_bus<23>, sample_data_bus<24>, sample_data_bus<25>, sample_data_bus<26>, sample_data_bus<27>, sample_data_bus<28>, sample_data_bus<29>, sample_data_bus<2>, sample_data_bus<30>, sample_data_bus<31>, sample_data_bus<3>, sample_data_bus<4>, sample_data_bus<5>, sample_data_bus<6>, sample_data_bus<7>, sample_data_bus<8>, sample_data_bus<9>.
WARNING:Xst:2042 - Unit adc_control: 32 internal tristates are replaced by logic (pull-up yes): sample_data<0>, sample_data<10>, sample_data<11>, sample_data<12>, sample_data<13>, sample_data<14>, sample_data<15>, sample_data<16>, sample_data<17>, sample_data<18>, sample_data<19>, sample_data<1>, sample_data<20>, sample_data<21>, sample_data<22>, sample_data<23>, sample_data<24>, sample_data<25>, sample_data<26>, sample_data<27>, sample_data<28>, sample_data<29>, sample_data<2>, sample_data<30>, sample_data<31>, sample_data<3>, sample_data<4>, sample_data<5>, sample_data<6>, sample_data<7>, sample_data<8>, sample_data<9>.

Optimizing unit <mecobo> ...

Optimizing unit <ebi> ...

Optimizing unit <scheduler> ...

Optimizing unit <sample_collector> ...

Optimizing unit <dac_control> ...

Optimizing unit <xbar_control> ...
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_29> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_46> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_61> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_62> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_79> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_93> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_95> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_110> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_111> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_125> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_126> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/tmp_register_7_127> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_13> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_15> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_151> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_142> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_133> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_134> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_144> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_135> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_145> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_155> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_146> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc0/sample_register_156> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <adc0/tmp_register_7_15> in Unit <mecobo> is equivalent to the following 2 FFs/Latches, which will be removed : <adc0/tmp_register_7_14> <adc0/tmp_register_7_13> 
INFO:Xst:2261 - The FF/Latch <adc0/tmp_register_7_31> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/tmp_register_7_30> 
INFO:Xst:2261 - The FF/Latch <adc0/tmp_register_7_47> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/tmp_register_7_45> 
INFO:Xst:2261 - The FF/Latch <adc0/tmp_register_7_78> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/tmp_register_7_77> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <adc0/sample_register_157> in Unit <mecobo> is equivalent to the following 2 FFs/Latches, which will be removed : <adc0/sample_register_147> <adc0/sample_register_137> 
INFO:Xst:2261 - The FF/Latch <adc0/sample_register_153> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/sample_register_143> 
INFO:Xst:2261 - The FF/Latch <adc0/sample_register_141> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/sample_register_131> 
INFO:Xst:2261 - The FF/Latch <adc0/sample_register_152> in Unit <mecobo> is equivalent to the following FF/Latch, which will be removed : <adc0/sample_register_132> 
Found area constraint ratio of 100 (+ 5) on block mecobo, actual ratio is 42.
FlipFlop ebi_if/clock_reg_0 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_1 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_10 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_11 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_12 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_13 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_14 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_15 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_16 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_17 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_18 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_19 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_2 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_20 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_21 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_22 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_23 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_24 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_25 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_26 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_27 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_28 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_29 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_3 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_30 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_31 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_4 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_5 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_6 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_7 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_8 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_9 has been replicated 2 time(s)
FlipFlop sample_collector0/current_id_idx_0 has been replicated 2 time(s)
FlipFlop sample_collector0/current_id_idx_1 has been replicated 2 time(s)
FlipFlop sample_collector0/current_id_idx_2 has been replicated 2 time(s)
FlipFlop sample_collector0/current_id_idx_3 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6320
 Flip-Flops                                            : 6320

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mecobo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12602
#      GND                         : 1
#      INV                         : 558
#      LUT1                        : 562
#      LUT2                        : 702
#      LUT3                        : 97
#      LUT4                        : 1800
#      LUT5                        : 1403
#      LUT6                        : 3507
#      MUXCY                       : 2087
#      MUXF7                       : 208
#      MUXF8                       : 72
#      VCC                         : 1
#      XORCY                       : 1604
# FlipFlops/Latches                : 6322
#      FD                          : 988
#      FDC                         : 4
#      FDE                         : 911
#      FDE_1                       : 16
#      FDR                         : 717
#      FDRE                        : 3535
#      FDS                         : 10
#      FDSE                        : 139
#      ODDR2                       : 2
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 61
#      IBUF                        : 13
#      IBUFG                       : 1
#      IOBUF                       : 32
#      OBUF                        : 15
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 3
#      command_fifo                : 1
#      PLL_ADV                     : 1
#      sample_fifo                 : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            6322  out of  54576    11%  
 Number of Slice LUTs:                 8629  out of  27288    31%  
    Number used as Logic:              8629  out of  27288    31%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9164
   Number with an unused Flip Flop:    2842  out of   9164    31%  
   Number with an unused LUT:           535  out of   9164     5%  
   Number of fully used LUT-FF pairs:  5787  out of   9164    63%  
   Number of unique control sets:       126

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                  61  out of    218    27%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         7  out of     16    43%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clocks/pll_base_inst/CLKOUT0       | BUFG                   | 6103  |
clocks/pll_base_inst/CLKOUT2       | BUFG                   | 151   |
clocks/pll_base_inst/CLKOUT3       | BUFG                   | 24    |
clocks/pll_base_inst/CLKOUT1       | DCM_SP:CLKDV           | 46    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.941ns (Maximum Frequency: 125.934MHz)
   Minimum input arrival time before clock: 8.180ns
   Maximum output required time after clock: 6.248ns
   Maximum combinational path delay: 6.261ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT0'
  Clock period: 7.941ns (frequency: 125.934MHz)
  Total number of paths / destination ports: 2174376 / 10777
-------------------------------------------------------------------------
Delay:               7.941ns (Levels of Logic = 23)
  Source:            sample_collector0/collection_channels_15_26 (FF)
  Destination:       adc0/sample_data_31 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT0 rising
  Destination Clock: clocks/pll_base_inst/CLKOUT0 rising

  Data Path: sample_collector0/collection_channels_15_26 to adc0/sample_data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             2   0.447   0.981  sample_collector0/collection_channels_15_26 (sample_collector0/collection_channels_15_26)
     LUT6:I0->O            1   0.203   0.000  sample_collector0/mux642_4 (sample_collector0/mux642_4)
     MUXF7:I1->O           1   0.140   0.000  sample_collector0/mux642_3_f7 (sample_collector0/mux642_3_f7)
     MUXF8:I1->O         144   0.152   2.357  sample_collector0/mux642_2_f8 (sample_channel_select<2>)
     LUT6:I0->O            1   0.203   0.000  adc0/mux512_2_f7_G (N131)
     MUXF7:I1->O           2   0.140   0.864  adc0/mux512_2_f7 (adc0/chan_idx[2]_end_time[7][31]_wide_mux_35_OUT<0>)
     LUT4:I0->O            1   0.203   0.000  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_lut<0> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<0> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<1> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<2> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<3> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<4> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<5> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<6> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<7> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<8> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<9> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<10> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<11> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<12> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<13> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<14> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<14>)
     MUXCY:CI->O          32   0.213   1.292  adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<15> (adc0/Mcompar_current_time[31]_chan_idx[2]_LessThan_37_o_cy<15>)
     LUT2:I1->O            1   0.205   0.000  adc0/sample_data_31_rstpot (adc0/sample_data_31_rstpot)
     FD:D                      0.102          adc0/sample_data_31
    ----------------------------------------
    Total                      7.941ns (2.446ns logic, 5.495ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT2'
  Clock period: 6.545ns (frequency: 152.786MHz)
  Total number of paths / destination ports: 1386 / 299
-------------------------------------------------------------------------
Delay:               3.273ns (Levels of Logic = 1)
  Source:            adc0/state_FSM_FFd2 (FF)
  Destination:       adc0/shift_in_register_15 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT2 rising
  Destination Clock: clocks/pll_base_inst/CLKOUT2 falling

  Data Path: adc0/state_FSM_FFd2 to adc0/shift_in_register_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             25   0.447   1.297  adc0/state_FSM_FFd2 (adc0/state_FSM_FFd2)
     LUT2:I0->O           16   0.203   1.004  adc0/state_shift_in1 (adc0/shift_in)
     FDE_1:CE                  0.322          adc0/shift_in_register_0
    ----------------------------------------
    Total                      3.273ns (0.972ns logic, 2.301ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT3'
  Clock period: 3.379ns (frequency: 295.946MHz)
  Total number of paths / destination ports: 112 / 46
-------------------------------------------------------------------------
Delay:               3.379ns (Levels of Logic = 1)
  Source:            dac0/state_FSM_FFd2 (FF)
  Destination:       dac0/shift_out_register_15 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT3 rising
  Destination Clock: clocks/pll_base_inst/CLKOUT3 rising

  Data Path: dac0/state_FSM_FFd2 to dac0/shift_out_register_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              24   0.447   1.401  dac0/state_FSM_FFd2 (dac0/state_FSM_FFd2)
     LUT3:I0->O           16   0.205   1.004  dac0/_n0099_inv1 (dac0/_n0099_inv)
     FDRE:CE                   0.322          dac0/shift_out_register_0
    ----------------------------------------
    Total                      3.379ns (0.974ns logic, 2.405ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT1'
  Clock period: 0.903ns (frequency: 1107.070MHz)
  Total number of paths / destination ports: 646 / 96
-------------------------------------------------------------------------
Delay:               4.516ns (Levels of Logic = 4)
  Source:            xbar0/counter_6 (FF)
  Destination:       xbar0/shift_out_register_31 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT1 rising 0.2X
  Destination Clock: clocks/pll_base_inst/CLKOUT1 rising 0.2X

  Data Path: xbar0/counter_6 to xbar0/shift_out_register_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           132   0.447   2.326  xbar0/counter_6 (xbar0/counter_6)
     LUT6:I0->O            1   0.203   0.000  xbar0/mux513_4 (xbar0/mux513_4)
     MUXF7:I1->O           1   0.140   0.000  xbar0/mux513_3_f7 (xbar0/mux513_3_f7)
     MUXF8:I1->O           1   0.152   0.944  xbar0/mux513_2_f8 (xbar0/counter[8]_xbar_config_reg[15][31]_wide_mux_67_OUT<10>)
     LUT6:I0->O            1   0.203   0.000  xbar0/Mmux_shift_out_register[31]_counter[8]_mux_69_OUT221 (xbar0/shift_out_register[31]_counter[8]_mux_69_OUT<10>)
     FDRE:D                    0.102          xbar0/shift_out_register_10
    ----------------------------------------
    Total                      4.516ns (1.247ns logic, 3.269ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 7039 / 5394
-------------------------------------------------------------------------
Offset:              8.180ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       ebi_if/clock_reg_16 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT0 rising

  Data Path: reset to ebi_if/clock_reg_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.434  reset_IBUF (reset_IBUF)
     LUT2:I1->O         3607   0.205   2.833  mecobo_reset1 (mecobo_reset)
     LUT6:I5->O           96   0.205   1.850  ebi_if/Mcount_clock_reg_val323 (ebi_if/Mcount_clock_reg_val)
     FDRE:R                    0.430          ebi_if/clock_reg_0
    ----------------------------------------
    Total                      8.180ns (2.062ns logic, 6.118ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 43 / 43
-------------------------------------------------------------------------
Offset:              7.374ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       adc0/adc_clocktick_counter_3 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT2 rising

  Data Path: reset to adc0/adc_clocktick_counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.434  reset_IBUF (reset_IBUF)
     LUT2:I1->O         3607   0.205   3.197  mecobo_reset1 (mecobo_reset)
     LUT6:I0->O            4   0.203   0.683  adc0/_n2146 (adc0/_n2146)
     FDRE:R                    0.430          adc0/adc_clocktick_counter_0
    ----------------------------------------
    Total                      7.374ns (2.060ns logic, 5.314ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              6.229ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       dac0/state_FSM_FFd1 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT3 rising

  Data Path: reset to dac0/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.434  reset_IBUF (reset_IBUF)
     LUT2:I1->O         3607   0.205   3.061  mecobo_reset1 (mecobo_reset)
     LUT6:I3->O            1   0.205   0.000  dac0/state_FSM_FFd1_rstpot (dac0/state_FSM_FFd1_rstpot)
     FD:D                      0.102          dac0/state_FSM_FFd1
    ----------------------------------------
    Total                      6.229ns (1.734ns logic, 4.495ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 55 / 55
-------------------------------------------------------------------------
Offset:              6.990ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       xbar0/state_FSM_FFd3 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT1 rising 0.2X

  Data Path: reset to xbar0/state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.434  reset_IBUF (reset_IBUF)
     LUT2:I1->O         3607   0.205   2.937  mecobo_reset1 (mecobo_reset)
     LUT6:I4->O            1   0.203   0.684  xbar0/GND_606_o_GND_606_o_equal_44_o1 (xbar0/GND_606_o_GND_606_o_equal_44_o_0)
     LUT2:I0->O            1   0.203   0.000  xbar0/state_FSM_FFd3_rstpot (xbar0/state_FSM_FFd3_rstpot)
     FD:D                      0.102          xbar0/state_FSM_FFd3
    ----------------------------------------
    Total                      6.990ns (1.935ns logic, 5.055ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 1920 / 135
-------------------------------------------------------------------------
Offset:              6.248ns (Levels of Logic = 2)
  Source:            pinControl[15].pc/state_FSM_FFd2 (FF)
  Destination:       HW<16> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT0 rising

  Data Path: pinControl[15].pc/state_FSM_FFd2 to HW<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             76   0.447   1.718  pinControl[15].pc/state_FSM_FFd2 (pinControl[15].pc/state_FSM_FFd2)
     INV:I->O             33   0.206   1.305  pinControl[15].pc/enable_pin_output_inv1_INV_0 (pinControl[15].pc/enable_pin_output_inv)
     IOBUF:T->IO               2.571          HW_16_IOBUF (HW<16>)
    ----------------------------------------
    Total                      6.248ns (3.224ns logic, 3.024ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.023ns (Levels of Logic = 2)
  Source:            adc0/state_FSM_FFd1 (FF)
  Destination:       HN<48> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT2 rising

  Data Path: adc0/state_FSM_FFd1 to HN<48>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             27   0.447   1.220  adc0/state_FSM_FFd1 (adc0/state_FSM_FFd1)
     INV:I->O              1   0.206   0.579  adc0/_n24241_INV_0 (HN_48_OBUF)
     OBUF:I->O                 2.571          HN_48_OBUF (HN<48>)
    ----------------------------------------
    Total                      5.023ns (3.224ns logic, 1.799ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.975ns (Levels of Logic = 2)
  Source:            dac0/state_FSM_FFd2 (FF)
  Destination:       HN<16> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT3 rising

  Data Path: dac0/state_FSM_FFd2 to HN<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              24   0.447   1.172  dac0/state_FSM_FFd2 (dac0/state_FSM_FFd2)
     INV:I->O              1   0.206   0.579  dac0/_n00961_INV_0 (HN_16_OBUF)
     OBUF:I->O                 2.571          HN_16_OBUF (HN<16>)
    ----------------------------------------
    Total                      4.975ns (3.224ns logic, 1.751ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.453ns (Levels of Logic = 2)
  Source:            xbar0/state_FSM_FFd3 (FF)
  Destination:       HN<1> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT1 rising 0.2X

  Data Path: xbar0/state_FSM_FFd3 to HN<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  xbar0/state_FSM_FFd3 (xbar0/state_FSM_FFd3)
     INV:I->O              1   0.206   0.579  xbar0/pclk1_INV_0 (HN_1_OBUF)
     OBUF:I->O                 2.571          HN_1_OBUF (HN<1>)
    ----------------------------------------
    Total                      4.453ns (3.224ns logic, 1.229ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 36 / 20
-------------------------------------------------------------------------
Delay:               6.261ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       sample_collector0/sample_fifo_0:rst (PAD)

  Data Path: reset to sample_collector0/sample_fifo_0:rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.434  reset_IBUF (reset_IBUF)
     LUT2:I1->O         3607   0.205   3.197  mecobo_reset1 (mecobo_reset)
     LUT6:I0->O            0   0.203   0.000  sample_collector0/res_fifo_rst_OR_193_o (sample_collector0/res_fifo_rst_OR_193_o)
    sample_fifo:rst            0.000          sample_collector0/sample_fifo_0
    ----------------------------------------
    Total                      6.261ns (1.630ns logic, 4.631ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT0
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    7.941|         |         |         |
clocks/pll_base_inst/CLKOUT1|    6.451|         |         |         |
clocks/pll_base_inst/CLKOUT2|    4.615|         |         |         |
clocks/pll_base_inst/CLKOUT3|    4.565|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    8.916|         |         |         |
clocks/pll_base_inst/CLKOUT1|    4.516|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT2
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    6.097|         |         |         |
clocks/pll_base_inst/CLKOUT2|    4.443|    2.908|    3.273|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT3
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    5.744|         |         |         |
clocks/pll_base_inst/CLKOUT3|    3.379|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 76.00 secs
Total CPU time to Xst completion: 76.13 secs
 
--> 


Total memory usage is 468040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  489 (   0 filtered)
Number of infos    :   68 (   0 filtered)

