/*
 * Created by He, Hao at 2019-3-11
 */

#include <cstring>
#include <fstream>
#include <sstream>
#include <string>
#include <cmath>

#include "./Debug.h"
#include "./Simulator.h"

#define mc(a, b) memcpy(&a, &b, sizeof(a))

typedef int32_t int32;
typedef int64_t int64;
typedef uint32_t uint32;
typedef uint64_t uint64;

namespace RISCV
{

	const char *REGNAME[64] = {
		"zero", // x0
		"ra",	// x1
		"sp",	// x2
		"gp",	// x3
		"tp",	// x4
		"t0",	// x5
		"t1",	// x6
		"t2",	// x7
		"s0",	// x8
		"s1",	// x9
		"a0",	// x10
		"a1",	// x11
		"a2",	// x12
		"a3",	// x13
		"a4",	// x14
		"a5",	// x15
		"a6",	// x16
		"a7",	// x17
		"s2",	// x18
		"s3",	// x19
		"s4",	// x20
		"s5",	// x21
		"s6",	// x22
		"s7",	// x23
		"s8",	// x24
		"s9",	// x25
		"s10",	// x26
		"s11",	// x27
		"t3",	// x28
		"t4",	// x29
		"t5",	// x30
		"t6",	// x31

		"ft0",	// f0
		"ft1",	// f1
		"ft2",	// f2
		"ft3",	// f3
		"ft4",	// f4
		"ft5",	// f5
		"ft6",	// f6
		"ft7",	// f7
		"fs0",	// f8
		"fs1",	// f9
		"fa0",	// f10
		"fa1",	// f11
		"fa2",	// f12
		"fa3",	// f13
		"fa4",	// f14
		"fa5",	// f15
		"fa6",	// f16
		"fa7",	// f17
		"fs2",	// f18
		"fs3",	// f19
		"fs4",	// f20
		"fs5",	// f21
		"fs6",	// f22
		"fs7",	// f23
		"fs8",	// f24
		"fs9",	// f25
		"fs10", // f26
		"fs11", // f27
		"ft8",	// f28
		"ft9",	// f29
		"ft10", // f30
		"ft11", // f31
	};

	const char *INSTNAME[]{
		"lui",
		"auipc",
		"jal",
		"jalr",
		"beq",
		"bne",
		"blt",
		"bge",
		"bltu",
		"bgeu",
		"lb",
		"lh",
		"lw",
		"ld",
		"lbu",
		"lhu",
		"sb",
		"sh",
		"sw",
		"sd",
		"addi",
		"slti",
		"sltiu",
		"xori",
		"ori",
		"andi",
		"slli",
		"srli",
		"srai",
		"add",
		"sub",
		"sll",
		"slt",
		"sltu",
		"xor",
		"srl",
		"sra",
		"or",
		"and",
		"ecall",
		"addiw",
		"mul",
		"mulh",
		"div",
		"rem",
		"lwu",
		"slliw",
		"srliw",
		"sraiw",
		"addw",
		"subw",
		"sllw",
		"srlw",
		"sraw",

		"flw",
		"fsw",
		"fadd.s",
		"fsub.s",
		"fmul.s",
		"fdiv.s",
		"fsqrt.s",
		"fcvt.w.s",
		"fmv.x.w",
		"fcvt.s.w",
		"fmv.w.x",
	};
} // namespace RISCV

using namespace RISCV;

Simulator::Simulator(MemoryManager *memory, BranchPredictor *predictor)
{
	this->memory = memory;
	this->branchPredictor = predictor;
	this->pc = 0;
	for (int i = 0; i < REGNUM; ++i)
	{
		this->reg[i] = 0;
	}
}

Simulator::~Simulator() {}

void Simulator::initStack(uint32_t baseaddr, uint32_t maxSize)
{
	this->reg[REG_SP] = baseaddr;
	this->stackBase = baseaddr;
	this->maximumStackSize = maxSize;
	for (uint32_t addr = baseaddr; addr > baseaddr - maxSize; addr--)
	{
		if (!this->memory->isPageExist(addr))
		{
			this->memory->addPage(addr);
		}
		this->memory->setByte(addr, 0);
	}
}

void Simulator::simulate()
{
	// Initialize pipeline registers
	memset(&this->fReg, 0, sizeof(this->fReg));
	memset(&this->fRegNew, 0, sizeof(this->fRegNew));
	memset(&this->dReg, 0, sizeof(this->dReg));
	memset(&this->dRegNew, 0, sizeof(this->dReg));
	memset(&this->eReg, 0, sizeof(this->eReg));
	memset(&this->eRegNew, 0, sizeof(this->eRegNew));
	memset(&this->mReg, 0, sizeof(this->mReg));
	memset(&this->mRegNew, 0, sizeof(this->mRegNew));

	// Insert Bubble to later pipeline stages
	fReg.bubble = true;
	dReg.bubble = true;
	eReg.bubble = true;
	mReg.bubble = true;

	// Main Simulation Loop
	while (true)
	{
		if (this->reg[0] != 0)
		{
			// Some instruction might set this register to zero
			this->reg[0] = 0;
			// this->panic("Register 0's value is not zero!\n");
		}

		if (this->reg[REG_SP] < this->stackBase - this->maximumStackSize)
		{
			this->panic("Stack Overflow!\n");
		}

		this->executeWriteBack = false;
		this->executeWBReg = -1;
		this->memoryWriteBack = false;
		this->memoryWBReg = -1;

		// THE EXECUTION ORDER of these functions are important!!!
		// Changing them will introduce strange bugs
		this->fetch();
		this->decode();
		this->excecute();
		this->memoryAccess();
		this->writeBack();

		if (!this->fReg.stall)
			this->fReg = this->fRegNew;
		else
			this->fReg.stall--;
		if (!this->dReg.stall)
			this->dReg = this->dRegNew;
		else
			this->dReg.stall--;
		this->eReg = this->eRegNew;
		this->mReg = this->mRegNew;
		memset(&this->fRegNew, 0, sizeof(this->fRegNew));
		memset(&this->dRegNew, 0, sizeof(this->dRegNew));
		memset(&this->eRegNew, 0, sizeof(this->eRegNew));
		memset(&this->mRegNew, 0, sizeof(this->mRegNew));

		// The Branch perdiction happens here to avoid strange bugs in branch prediction
		if (!this->dReg.bubble && !this->dReg.stall && !this->fReg.stall && this->dReg.predictedBranch)
		{
			this->pc = this->predictedPC;
		}

		this->history.cycleCount++;
		this->history.regRecord.push_back(this->getRegInfoStr());
		if (this->history.regRecord.size() >= 100000)
		{ // Avoid using up memory
			this->history.regRecord.clear();
			this->history.instRecord.clear();
		}

		if (verbose)
		{
			this->printInfo();
		}

		if (this->isSingleStep)
		{
			printf("Type d to dump memory in dump.txt, press ENTER to continue: ");
			char ch;
			while ((ch = getchar()) != '\n')
			{
				if (ch == 'd')
				{
					this->dumpHistory();
				}
			}
		}
	}
}

void Simulator::fetch()
{
	if (this->pc % 2 != 0)
	{
		this->panic("Illegal PC 0x%x!\n", this->pc);
	}

	uint32_t inst = this->memory->getInt(this->pc);
	uint32_t len = 4;

	if (this->verbose)
	{
		printf("Fetched instruction 0x%.8x at address 0x%lx\n", inst, this->pc);
	}

	this->fRegNew.bubble = false;
	this->fRegNew.stall = false;
	this->fRegNew.inst = inst;
	this->fRegNew.len = len;
	this->fRegNew.pc = this->pc;
	this->pc = this->pc + len;
}

void Simulator::decode()
{
	if (this->fReg.stall)
	{
		if (verbose)
		{
			printf("Decode: Stall\n");
		}
		this->pc = this->pc - 4;
		return;
	}
	if (this->fReg.bubble || this->fReg.inst == 0)
	{
		if (verbose)
		{
			printf("Decode: Bubble\n");
		}
		this->dRegNew.bubble = true;
		return;
	}

	std::string instname = "";
	std::string inststr = "";
	std::string deststr, op1str, op2str, offsetstr;
	Inst insttype = Inst::UNKNOWN;
	uint32_t inst = this->fReg.inst;
	int64_t op1 = 0, op2 = 0, offset = 0; // op1, op2 and offset are values
	RegId dest = 0, reg1 = -1, reg2 = -1; // reg1 and reg2 are operands

	// Reg for 32bit instructions
	if (this->fReg.len == 4) // 32 bit instruction
	{
		uint32_t opcode = inst & 0x7F;
		uint32_t funct3 = (inst >> 12) & 0x7;
		uint32_t funct7 = (inst >> 25) & 0x7F;
		RegId rd = (inst >> 7) & 0x1F;
		RegId rs1 = (inst >> 15) & 0x1F;
		RegId rs2 = (inst >> 20) & 0x1F;
		int32_t imm_i = int32_t(inst) >> 20;
		int32_t imm_s =
			int32_t(((inst >> 7) & 0x1F) | ((inst >> 20) & 0xFE0)) << 20 >> 20;
		int32_t imm_sb = int32_t(((inst >> 7) & 0x1E) | ((inst >> 20) & 0x7E0) |
								 ((inst << 4) & 0x800) | ((inst >> 19) & 0x1000))
							 << 19 >>
						 19;
		int32_t imm_u = int32_t(inst) >> 12;
		int32_t imm_uj = int32_t(((inst >> 21) & 0x3FF) | ((inst >> 10) & 0x400) |
								 ((inst >> 1) & 0x7F800) | ((inst >> 12) & 0x80000))
							 << 12 >>
						 11;

		switch (opcode)
		{
		case OP_REG:
			op1 = this->reg[rs1];
			op2 = this->reg[rs2];
			reg1 = rs1;
			reg2 = rs2;
			dest = rd;
			switch (funct3)
			{
			case 0x0: // add, mul, sub
				if (funct7 == 0x00)
				{
					instname = "add";
					insttype = ADD;
				}
				else if (funct7 == 0x01)
				{
					instname = "mul";
					insttype = MUL;
				}
				else if (funct7 == 0x20)
				{
					instname = "sub";
					insttype = SUB;
				}
				else
				{
					this->panic("Unknown funct7 0x%x for funct3 0x%x\n", funct7, funct3);
				}
				break;
			case 0x1: // sll, mulh
				if (funct7 == 0x00)
				{
					instname = "sll";
					insttype = SLL;
				}
				else if (funct7 == 0x01)
				{
					instname = "mulh";
					insttype = MULH;
				}
				else
				{
					this->panic("Unknown funct7 0x%x for funct3 0x%x\n", funct7, funct3);
				}
				break;
			case 0x2: // slt
				if (funct7 == 0x00)
				{
					instname = "slt";
					insttype = SLT;
				}
				else
				{
					this->panic("Unknown funct7 0x%x for funct3 0x%x\n", funct7, funct3);
				}
				break;
			case 0x3: // sltu
				if (funct7 == 0x00)
				{
					instname = "sltu";
					insttype = SLTU;
				}
				else
				{
					this->panic("Unknown funct7 0x%x for funct3 0x%x\n", funct7, funct3);
				}
				break;
			case 0x4: // xor div
				if (funct7 == 0x00)
				{
					instname = "xor";
					insttype = XOR;
				}
				else if (funct7 == 0x01)
				{
					instname = "div";
					insttype = DIV;
				}
				else
				{
					this->panic("Unknown funct7 0x%x for funct3 0x%x\n", funct7, funct3);
				}
				break;
			case 0x5: // srl, sra
				if (funct7 == 0x00)
				{
					instname = "srl";
					insttype = SRL;
				}
				else if (funct7 == 0x20)
				{
					instname = "sra";
					insttype = SRA;
				}
				else
				{
					this->panic("Unknown funct7 0x%x for funct3 0x%x\n", funct7, funct3);
				}
				break;
			case 0x6: // or, rem
				if (funct7 == 0x00)
				{
					instname = "or";
					insttype = OR;
				}
				else if (funct7 == 0x01)
				{
					instname = "rem";
					insttype = REM;
				}
				else
				{
					this->panic("Unknown funct7 0x%x for funct3 0x%x\n", funct7, funct3);
				}
				break;
			case 0x7: // and
				if (funct7 == 0x00)
				{
					instname = "and";
					insttype = AND;
				}
				else
				{
					this->panic("Unknown funct7 0x%x for funct3 0x%x\n", funct7, funct3);
				}
				break;
			default:
				this->panic("Unknown Funct3 field %x\n", funct3);
			}
			op1str = REGNAME[rs1];
			op2str = REGNAME[rs2];
			deststr = REGNAME[rd];
			inststr = instname + " " + deststr + "," + op1str + "," + op2str;
			break;
		case OP_IMM:
			op1 = this->reg[rs1];
			reg1 = rs1;
			op2 = imm_i;
			dest = rd;
			switch (funct3)
			{
			case 0x0:
				instname = "addi";
				insttype = ADDI;
				break;
			case 0x2:
				instname = "slti";
				insttype = SLTI;
				break;
			case 0x3:
				instname = "sltiu";
				insttype = SLTIU;
				break;
			case 0x4:
				instname = "xori";
				insttype = XORI;
				break;
			case 0x6:
				instname = "ori";
				insttype = ORI;
				break;
			case 0x7:
				instname = "andi";
				insttype = ANDI;
				break;
			case 0x1:
				instname = "slli";
				insttype = SLLI;
				op2 = op2 & 0x3F;
				break;
			case 0x5:
				if (((inst >> 26) & 0x3F) == 0x0)
				{
					instname = "srli";
					insttype = SRLI;
					op2 = op2 & 0x3F;
				}
				else if (((inst >> 26) & 0x3F) == 0x10)
				{
					instname = "srai";
					insttype = SRAI;
					op2 = op2 & 0x3F;
				}
				else
				{
					this->panic("Unknown funct7 0x%x for OP_IMM\n", (inst >> 26) & 0x3F);
				}
				break;
			default:
				this->panic("Unknown Funct3 field %x\n", funct3);
			}
			op1str = REGNAME[rs1];
			op2str = std::to_string(op2);
			deststr = REGNAME[dest];
			inststr = instname + " " + deststr + "," + op1str + "," + op2str;
			break;
		case OP_LUI:
			op1 = imm_u;
			op2 = 0;
			offset = imm_u;
			dest = rd;
			instname = "lui";
			insttype = LUI;
			op1str = std::to_string(imm_u);
			deststr = REGNAME[dest];
			inststr = instname + " " + deststr + "," + op1str;
			break;
		case OP_AUIPC:
			op1 = imm_u;
			op2 = 0;
			offset = imm_u;
			dest = rd;
			instname = "auipc";
			insttype = AUIPC;
			op1str = std::to_string(imm_u);
			deststr = REGNAME[dest];
			inststr = instname + " " + deststr + "," + op1str;
			break;
		case OP_JAL:
			op1 = imm_uj;
			op2 = 0;
			offset = imm_uj;
			dest = rd;
			instname = "jal";
			insttype = JAL;
			op1str = std::to_string(imm_uj);
			deststr = REGNAME[dest];
			inststr = instname + " " + deststr + "," + op1str;
			break;
		case OP_JALR:
			op1 = this->reg[rs1];
			reg1 = rs1;
			op2 = imm_i;
			dest = rd;
			instname = "jalr";
			insttype = JALR;
			op1str = REGNAME[rs1];
			op2str = std::to_string(op2);
			deststr = REGNAME[dest];
			inststr = instname + " " + deststr + "," + op1str + "," + op2str;
			break;
		case OP_BRANCH:
			op1 = this->reg[rs1];
			op2 = this->reg[rs2];
			reg1 = rs1;
			reg2 = rs2;
			offset = imm_sb;
			switch (funct3)
			{
			case 0x0:
				instname = "beq";
				insttype = BEQ;
				break;
			case 0x1:
				instname = "bne";
				insttype = BNE;
				break;
			case 0x4:
				instname = "blt";
				insttype = BLT;
				break;
			case 0x5:
				instname = "bge";
				insttype = BGE;
				break;
			case 0x6:
				instname = "bltu";
				insttype = BLTU;
				break;
			case 0x7:
				instname = "bgeu";
				insttype = BGEU;
				break;
			default:
				this->panic("Unknown funct3 0x%x at OP_BRANCH\n", funct3);
			}
			op1str = REGNAME[rs1];
			op2str = REGNAME[rs2];
			offsetstr = std::to_string(offset);
			inststr = instname + " " + op1str + "," + op2str + "," + offsetstr;
			break;
		case OP_STORE:
			op1 = this->reg[rs1];
			op2 = this->reg[rs2];
			reg1 = rs1;
			reg2 = rs2;
			offset = imm_s;
			switch (funct3)
			{
			case 0x0:
				instname = "sb";
				insttype = SB;
				break;
			case 0x1:
				instname = "sh";
				insttype = SH;
				break;
			case 0x2:
				instname = "sw";
				insttype = SW;
				break;
			case 0x3:
				instname = "sd";
				insttype = SD;
				break;
			default:
				this->panic("Unknown funct3 0x%x for OP_STORE\n", funct3);
			}
			op1str = REGNAME[rs1];
			op2str = REGNAME[rs2];
			offsetstr = std::to_string(offset);
			inststr = instname + " " + op2str + "," + offsetstr + "(" + op1str + ")";
			break;
		case OP_LOAD:
			op1 = this->reg[rs1];
			reg1 = rs1;
			op2 = imm_i;
			offset = imm_i;
			dest = rd;
			switch (funct3)
			{
			case 0x0:
				instname = "lb";
				insttype = LB;
				break;
			case 0x1:
				instname = "lh";
				insttype = LH;
				break;
			case 0x2:
				instname = "lw";
				insttype = LW;
				break;
			case 0x3:
				instname = "ld";
				insttype = LD;
				break;
			case 0x4:
				instname = "lbu";
				insttype = LBU;
				break;
			case 0x5:
				instname = "lhu";
				insttype = LHU;
				break;
			case 0x6:
				instname = "lwu";
				insttype = LWU;
			default:
				this->panic("Unknown funct3 0x%x for OP_LOAD\n", funct3);
			}
			op1str = REGNAME[rs1];
			op2str = std::to_string(op2);
			deststr = REGNAME[rd];
			inststr = instname + " " + deststr + "," + op2str + "(" + op1str + ")";
			break;
		case OP_SYSTEM:
			if (funct3 == 0x0 && funct7 == 0x000)
			{
				instname = "ecall";
				op2 = this->reg[REG_A7]; // type
				reg2 = REG_A7;
				if (op2 == 6)
				{ // argument
					op1 = this->reg[FPREG_FA0];
					reg1 = FPREG_FA0;
					dest = FPREG_FA0;
				}
				else
				{
					op1 = this->reg[REG_A0];
					reg1 = REG_A0;
					dest = REG_A0;
				}
				insttype = ECALL;
			}
			else
			{
				this->panic("Unknown OP_SYSTEM inst with funct3 0x%x and funct7 0x%x\n",
							funct3, funct7);
			}
			inststr = instname;
			break;
		case OP_IMM32:
			op1 = this->reg[rs1];
			reg1 = rs1;
			op2 = imm_i;
			dest = rd;
			switch (funct3)
			{
			case 0x0:
				instname = "addiw";
				insttype = ADDIW;
				break;
			case 0x1:
				instname = "slliw";
				insttype = SLLIW;
				break;
			case 0x5:
				if (((inst >> 25) & 0x7F) == 0x0)
				{
					instname = "srliw";
					insttype = SRLIW;
				}
				else if (((inst >> 25) & 0x7F) == 0x20)
				{
					instname = "sraiw";
					insttype = SRAIW;
				}
				else
				{
					this->panic("Unknown shift inst type 0x%x\n", ((inst >> 25) & 0x7F));
				}
				break;
			default:
				this->panic("Unknown funct3 0x%x for OP_ADDIW\n", funct3);
			}
			op1str = REGNAME[rs1];
			op2str = std::to_string(op2);
			deststr = REGNAME[rd];
			inststr = instname + " " + deststr + "," + op1str + "," + op2str;
			break;
		case OP_32:
		{
			op1 = this->reg[rs1];
			op2 = this->reg[rs2];
			reg1 = rs1;
			reg2 = rs2;
			dest = rd;

			uint32_t temp = (inst >> 25) & 0x7F; // 32bit funct7 field
			switch (funct3)
			{
			case 0x0:
				if (temp == 0x0)
				{
					instname = "addw";
					insttype = ADDW;
				}
				else if (temp == 0x20)
				{
					instname = "subw";
					insttype = SUBW;
				}
				else
				{
					this->panic("Unknown 32bit funct7 0x%x\n", temp);
				}
				break;
			case 0x1:
				if (temp == 0x0)
				{
					instname = "sllw";
					insttype = SLLW;
				}
				else
				{
					this->panic("Unknown 32bit funct7 0x%x\n", temp);
				}
				break;
			case 0x5:
				if (temp == 0x0)
				{
					instname = "srlw";
					insttype = SRLW;
				}
				else if (temp == 0x20)
				{
					instname = "sraw";
					insttype = SRAW;
				}
				else
				{
					this->panic("Unknown 32bit funct7 0x%x\n", temp);
				}
				break;
			default:
				this->panic("Unknown 32bit funct3 0x%x\n", funct3);
			}
			break;
		}

			/*********************************************************************************************************/
			// break;
			/*********************************************************************************************************/

		case OP_FLW: // flw
			op1 = this->reg[rs1];
			reg1 = rs1;
			op2 = imm_i;
			offset = imm_i;
			dest = rd + 32;

			instname = "flw";
			insttype = FLW;
			break;
		case OP_FSW: // fsw
			op1 = this->reg[rs1];
			memcpy(&op2, &this->reg[rs2 + 32], sizeof(int64_t));
			// op2 = this -> reg[rs2 + 32];
			reg1 = rs1;
			reg2 = rs2 + 32;
			offset = imm_s;

			instname = "fsw";
			insttype = FSW;
			break;
		case OP_F53:
		{
			op1 = this->reg[rs1 + 32];
			op2 = this->reg[rs2 + 32];
			reg1 = rs1 + 32;
			reg2 = rs2 + 32;
			dest = rd + 32;
			switch (funct7)
			{
			case 0x00: // fadd.s
				instname = "fadd.s";
				insttype = FADD_S;
				break;
			case 0x04: // fsub.s
				instname = "fsub.s";
				insttype = FSUB_S;
				break;

			case 0x08: // fmul.s
				instname = "fmul.s";
				insttype = FMUL_S;
				break;
			case 0x0c: // fdiv.s
				instname = "fdiv.s";
				insttype = FDIV_S;
				break;
			case 0x2c: // fsqrt.s
				instname = "fsqrt.s";
				insttype = FSQRT_S;
				break;
			case 0x60: // fcvt.w.s
				op1 = this->reg[rs1 + 32];
				reg1 = rs1 + 32;
				dest = rd;
				instname = "fcvt.w.s";
				insttype = FCVT_W_S;
				break;
			case 0x70: // fmv.x.w
				op1 = this->reg[rs1 + 32];
				reg1 = rs1 + 32;
				dest = rd;
				instname = "fmv.x.w";
				insttype = FMV_X_W;
				break;
			case 0x68: // fcvt.s.w
				op1 = this->reg[rs1];
				reg1 = rs1;
				dest = rd + 32;
				instname = "fcvt.s.w";
				insttype = FCVT_S_W;
				break;
			case 0x78: // fmv.w.x
				op1 = this->reg[rs1];
				reg1 = rs1;
				dest = rd + 32;
				instname = "fmv.w.x";
				insttype = FMV_W_X;
				break;
			default:
				this->panic("Unknown funct7 0x%x at OP_53\n", funct7);
			}
			break;
		}
		default:
			this->panic("Unsupported opcode 0x%x!\n", opcode);

			char buf[4096];
			sprintf(buf, "0x%lx: %s\n", this->fReg.pc, inststr.c_str());
			this->history.instRecord.push_back(buf);

			if (verbose)
			{
				printf("Decoded instruction 0x%.8x as %s\n", inst, inststr.c_str());
			}
		}
	}
	else
	{ // 16 bit instruction
		this->panic(
			"Current implementation does not support 16bit RV64C instructions!\n");
	}

	if (instname != INSTNAME[insttype])
	{
		// printf("%x\n", inst & 0x7F); //debug opcode
		printf("instname = %s and instnameInInst = %s\n", instname.c_str(), INSTNAME[insttype]);
		this->panic("Unmatch instname %s with insttype %d\n", instname.c_str(),
					insttype);
	}

	bool predictedBranch = false;
	if (isBranch(insttype))
	{
		predictedBranch = this->branchPredictor->predict(this->fReg.pc, insttype,
														 op1, op2, offset);
		if (predictedBranch)
		{
			this->predictedPC = this->fReg.pc + offset;
			this->anotherPC = this->fReg.pc + 4;
			this->fRegNew.bubble = true;
		}
		else
		{
			this->anotherPC = this->fReg.pc + offset;
		}
	}

	this->dRegNew.stall = false;
	this->dRegNew.bubble = false;
	this->dRegNew.rs1 = reg1;
	this->dRegNew.rs2 = reg2;
	this->dRegNew.pc = this->fReg.pc;
	this->dRegNew.inst = insttype;
	this->dRegNew.predictedBranch = predictedBranch;
	this->dRegNew.dest = dest;
	this->dRegNew.op1 = op1;
	this->dRegNew.op2 = op2;
	this->dRegNew.offset = offset;
}

void Simulator::excecute()
{
	if (this->dReg.stall)
	{
		if (verbose)
		{
			printf("Execute: Stall\n");
		}
		this->eRegNew.bubble = true;
		return;
	}
	if (this->dReg.bubble)
	{
		if (verbose)
		{
			printf("Execute: Bubble\n");
		}
		this->eRegNew.bubble = true;
		return;
	}

	if (verbose)
	{
		printf("Execute: %s\n", INSTNAME[this->dReg.inst]);
	}

	this->history.instCount++;

	Inst inst = this->dReg.inst;
	int64_t op1 = this->dReg.op1;
	int64_t op2 = this->dReg.op2;
	int64_t offset = this->dReg.offset;
	bool predictedBranch = this->dReg.predictedBranch;
	uint64_t dRegPC = this->dReg.pc;
	uint32_t writeReg = 0;
	RegId destReg = this->dReg.dest;
	int64_t out = 0;
	bool writeMem = false;
	bool readMem = false;
	bool readSignExt = false;
	uint32_t memLen = 0;
	bool branch = false;

	float ans;

	switch (inst)
	{
	case LUI:
		writeReg = true;
		out = offset << 12;
		break;
	case AUIPC:
		writeReg = true;
		out = dRegPC + (offset << 12);
		break;
	case JAL:
		writeReg = true;
		out = dRegPC + 4;
		dRegPC = dRegPC + op1;
		branch = true;
		break;
	case JALR:
		writeReg = true;
		out = dRegPC + 4;
		dRegPC = (op1 + op2) & (~(uint64_t)1);
		branch = true;
		break;
	case BEQ:
		if (op1 == op2)
		{
			branch = true;
			dRegPC = dRegPC + offset;
		}
		break;
	case BNE:
		if (op1 != op2)
		{
			branch = true;
			dRegPC = dRegPC + offset;
		}
		break;
	case BLT:
		if (op1 < op2)
		{
			branch = true;
			dRegPC = dRegPC + offset;
		}
		break;
	case BGE:
		if (op1 >= op2)
		{
			branch = true;
			dRegPC = dRegPC + offset;
		}
		break;
	case BLTU:
		if ((uint64_t)op1 < (uint64_t)op2)
		{
			branch = true;
			dRegPC = dRegPC + offset;
		}
		break;
	case BGEU:
		if ((uint64_t)op1 >= (uint64_t)op2)
		{
			branch = true;
			dRegPC = dRegPC + offset;
		}
		break;
	case LB:
		readMem = true;
		writeReg = true;
		memLen = 1;
		out = op1 + offset;
		readSignExt = true;
		break;
	case LH:
		readMem = true;
		writeReg = true;
		memLen = 2;
		out = op1 + offset;
		readSignExt = true;
		break;
	case LW:
		readMem = true;
		writeReg = true;
		memLen = 4;
		out = op1 + offset;
		readSignExt = true;
		break;
	case LD:
		readMem = true;
		writeReg = true;
		memLen = 8;
		out = op1 + offset;
		readSignExt = true;
		break;
	case LBU:
		readMem = true;
		writeReg = true;
		memLen = 1;
		out = op1 + offset;
		break;
	case LHU:
		readMem = true;
		writeReg = true;
		memLen = 2;
		out = op1 + offset;
		break;
	case LWU:
		readMem = true;
		writeReg = true;
		memLen = 4;
		out = op1 + offset;
		break;
	case SB:
		writeMem = true;
		memLen = 1;
		out = op1 + offset;
		op2 = op2 & 0xFF;
		break;
	case SH:
		writeMem = true;
		memLen = 2;
		out = op1 + offset;
		op2 = op2 & 0xFFFF;
		break;
	case SW:
		writeMem = true;
		memLen = 4;
		out = op1 + offset;
		op2 = op2 & 0xFFFFFFFF;
		break;
	case SD:
		writeMem = true;
		memLen = 8;
		out = op1 + offset;
		break;
	case ADDI:
	case ADD:
		writeReg = true;
		out = op1 + op2;
		break;
	case ADDIW:
	case ADDW:
		writeReg = true;
		out = (int64_t)((int32_t)op1 + (int32_t)op2);
		break;
	case SUB:
		writeReg = true;
		out = op1 - op2;
		break;
	case SUBW:
		writeReg = true;
		out = (int64_t)((int32_t)op1 - (int32_t)op2);
		break;
	case MUL:
		writeReg = true;
		out = op1 * op2;
		break;
	case DIV:
		writeReg = true;
		out = op1 / op2;
		break;
	case SLTI:
	case SLT:
		writeReg = true;
		out = op1 < op2 ? 1 : 0;
		break;
	case SLTIU:
	case SLTU:
		writeReg = true;
		out = (uint64_t)op1 < (uint64_t)op2 ? 1 : 0;
		break;
	case XORI:
	case XOR:
		writeReg = true;
		out = op1 ^ op2;
		break;
	case ORI:
	case OR:
		writeReg = true;
		out = op1 | op2;
		break;
	case ANDI:
	case AND:
		writeReg = true;
		out = op1 & op2;
		break;
	case SLLI:
	case SLL:
		writeReg = true;
		out = op1 << op2;
		break;
	case SLLIW:
	case SLLW:
		writeReg = true;
		out = int64_t(int32_t(op1 << op2));
		break;
		break;
	case SRLI:
	case SRL:
		writeReg = true;
		out = (uint64_t)op1 >> (uint64_t)op2;
		break;
	case SRLIW:
	case SRLW:
		writeReg = true;
		out = uint64_t(uint32_t((uint32_t)op1 >> (uint32_t)op2));
		break;
	case SRAI:
	case SRA:
		writeReg = true;
		out = op1 >> op2;
		break;
	case SRAW:
	case SRAIW:
		writeReg = true;
		out = int64_t(int32_t((int32_t)op1 >> (int32_t)op2));
		break;
	case ECALL:
		out = handleSystemCall(op1, op2);
		writeReg = true;
		break;

	case FLW:
		readMem = true;
		writeReg = true;
		memLen = 4;
		out = op1 + offset;
		readSignExt = true;
		break;
	case FSW:
		writeMem = true;
		memLen = 4;
		out = op1 + offset;
		op2 = op2 & 0xFFFFFFFF;
		break;

	case FADD_S:
		writeReg = true;
		out = floatCalc(op1, op2, '+');
		break;
	case FSUB_S:
		writeReg = true;
		out = floatCalc(op1, op2, '-');
		break;
	case FMUL_S:
		writeReg = true;
		out = floatCalc(op1, op2, '*');
		break;
	case FDIV_S:
		writeReg = true;
		out = floatCalc(op1, op2, '/');
		break;
	case FSQRT_S:
		writeReg = true;
		out = floatCalc(op1, op2, '|'); // sqrt 运算
		break;
	case FCVT_W_S:
		writeReg = true;
		mc(ans, op1);
		out = ans;
		break;
	case FMV_X_W:
		writeReg = true;
		out = op1;
		break;
	case FCVT_S_W:
		writeReg = true;
		ans = op1;
		mc(out, ans);
		break;
	case FMV_W_X:
		writeReg = true;
		out = op1;
		break;
	default:
		this->panic("Unknown instruction type %d\n", inst);
	}

	// Pipeline Related Code
	if (isBranch(inst))
	{
		if (predictedBranch == branch)
		{
			this->history.predictedBranch++;
		}
		else
		{
			// Control Hazard Here
			this->pc = this->anotherPC;
			this->fRegNew.bubble = true;
			this->dRegNew.bubble = true;
			this->history.unpredictedBranch++;
			this->history.controlHazardCount++;
		}
		// this->dReg.pc: fetch original inst addr, not the modified one
		this->branchPredictor->update(this->dReg.pc, branch);
	}
	if (isJump(inst))
	{
		// Control hazard here
		this->pc = dRegPC;
		this->fRegNew.bubble = true;
		this->dRegNew.bubble = true;
		this->history.controlHazardCount++;
	}
	if (isReadMem(inst))
	{
		if (this->dRegNew.rs1 == destReg || this->dRegNew.rs2 == destReg)
		{
			this->fRegNew.stall = 2;
			this->dRegNew.stall = 2;
			this->eRegNew.bubble = true;
			this->history.cycleCount--;
			this->history.memoryHazardCount++;
		}
	}

	// inside the execute stage, there's ALU and other components
	// latency analysis of each instruction inside execute stage
	uint32_t lat = this->latency[getComponentUsed(inst)];
	// stall the fetch & decode stage to reflect the latency
	this->fRegNew.stall = std::max<uint32_t>(lat, this->fRegNew.stall);
	this->dRegNew.stall = std::max<uint32_t>(lat, this->dRegNew.stall);

	// Check for data hazard and forward data
	if (writeReg && destReg != 0 && !isReadMem(inst))
	{
		if (this->dRegNew.rs1 == destReg)
		{
			this->dRegNew.op1 = out;
			this->executeWBReg = destReg;
			this->executeWriteBack = true;
			this->history.dataHazardCount++;
			if (verbose)
				printf("  Forward Data %s to Decode op1\n", REGNAME[destReg]);
		}
		if (this->dRegNew.rs2 == destReg)
		{
			// 当 ecall 指令发生数据相关时，由于 type(op2) 的更改，
			// arg(op1) 应重新译码（选择 reg 或者 fpreg 寄存器）
			// when ecall cause datahazard, because of modifing type(op2)
			// arg1(op1) should restart decode, in order to choose (reg or freg)
			this->dRegNew.op2 = out;
			this->executeWBReg = destReg;
			this->executeWriteBack = true;
			this->history.dataHazardCount++;
			if (verbose)
				printf("  Forward Data %s to Decode op2\n", REGNAME[destReg]);
		}
	}

	this->eRegNew.bubble = false;
	this->eRegNew.stall = false;
	this->eRegNew.pc = dRegPC;
	this->eRegNew.inst = inst;
	this->eRegNew.op1 = op1; // for jalr
	this->eRegNew.op2 = op2; // for store
	this->eRegNew.writeReg = writeReg;
	this->eRegNew.destReg = destReg;
	this->eRegNew.out = out;
	this->eRegNew.writeMem = writeMem;
	this->eRegNew.readMem = readMem;
	this->eRegNew.readSignExt = readSignExt;
	this->eRegNew.memLen = memLen;
	this->eRegNew.branch = branch;
}

void Simulator::memoryAccess()
{
	if (this->eReg.stall)
	{
		if (verbose)
		{
			printf("Memory Access: Stall\n");
		}
		return;
	}
	if (this->eReg.bubble)
	{
		if (verbose)
		{
			printf("Memory Access: Bubble\n");
		}
		this->mRegNew.bubble = true;
		return;
	}

	uint64_t eRegPC = this->eReg.pc;
	Inst inst = this->eReg.inst;
	bool writeReg = this->eReg.writeReg;
	RegId destReg = this->eReg.destReg;
	int64_t op1 = this->eReg.op1; // for jalr
	int64_t op2 = this->eReg.op2; // for store
	int64_t out = this->eReg.out;
	bool writeMem = this->eReg.writeMem;
	bool readMem = this->eReg.readMem;
	bool readSignExt = this->eReg.readSignExt;
	uint32_t memLen = this->eReg.memLen;

	bool good = true;
	uint32_t cycles = 0;

	if (writeMem) // sw
	{
		switch (memLen)
		{
		case 1:
			good = this->memory->setByte(out, op2, &cycles);
			break;
		case 2:
			good = this->memory->setShort(out, op2, &cycles);
			break;
		case 4:
			good = this->memory->setInt(out, op2, &cycles);
			break;
		case 8:
			good = this->memory->setLong(out, op2, &cycles);
			break;
		default:
			this->panic("Unknown memLen %d\n", memLen);
		}
	}

	if (!good)
	{
		this->panic("Invalid Mem Access!\n");
	}

	if (readMem) // lw
	{
		switch (memLen)
		{
		case 1:
			if (readSignExt)
			{
				out = (int64_t)this->memory->getByte(out, &cycles);
			}
			else
			{
				out = (uint64_t)this->memory->getByte(out, &cycles);
			}
			break;
		case 2:
			if (readSignExt)
			{
				out = (int64_t)this->memory->getShort(out, &cycles);
			}
			else
			{
				out = (uint64_t)this->memory->getShort(out, &cycles);
			}
			break;
		case 4:
			if (readSignExt)
			{
				out = (int64_t)this->memory->getInt(out, &cycles);
			}
			else
			{
				out = (uint64_t)this->memory->getInt(out, &cycles);
			}
			break;
		case 8:
			if (readSignExt)
			{
				out = (int64_t)this->memory->getLong(out, &cycles);
			}
			else
			{
				out = (uint64_t)this->memory->getLong(out, &cycles);
			}
			break;
		default:
			this->panic("Unknown memLen %d\n", memLen);
		}
	}

	if (this->fReg.stall == datamem_stall_lock)
		this->fReg.stall = std::max<uint32_t>(datamem_lat_lower_bound, cycles);
	if (this->dReg.stall == datamem_stall_lock)
		this->dReg.stall = std::max<uint32_t>(datamem_lat_lower_bound, cycles);

	if (verbose)
	{
		printf("Memory Access: %s\n", INSTNAME[inst]);
	}

	// Check for data hazard and forward data
	if (writeReg && destReg != 0)
	{
		if (this->dRegNew.rs1 == destReg)
		{
			// Avoid overwriting recent values
			if (this->executeWriteBack == false ||
				(this->executeWriteBack && this->executeWBReg != destReg))
			{
				this->dRegNew.op1 = out;
				this->memoryWriteBack = true;
				this->memoryWBReg = destReg;
				this->history.dataHazardCount++;
				if (verbose)
					printf("  Forward Data %s to Decode op1\n", REGNAME[destReg]);
			}
		}
		if (this->dRegNew.rs2 == destReg)
		{
			// Avoid overwriting recent values
			if (this->executeWriteBack == false ||
				(this->executeWriteBack && this->executeWBReg != destReg))
			{
				this->dRegNew.op2 = out;
				this->memoryWriteBack = true;
				this->memoryWBReg = destReg;
				this->history.dataHazardCount++;
				if (verbose)
					printf("  Forward Data %s to Decode op2\n", REGNAME[destReg]);
			}
		}
		// Corner case of forwarding mem load data to stalled decode reg
		if (this->dReg.stall)
		{
			if (this->dReg.rs1 == destReg)
				this->dReg.op1 = out;
			if (this->dReg.rs2 == destReg)
				this->dReg.op2 = out;
			this->memoryWriteBack = true;
			this->memoryWBReg = destReg;
			this->history.dataHazardCount++;
			if (verbose)
				printf("  Forward Data %s to Decode op2\n", REGNAME[destReg]);
		}
	}

	this->mRegNew.bubble = false;
	this->mRegNew.stall = false;
	this->mRegNew.pc = eRegPC;
	this->mRegNew.inst = inst;
	this->mRegNew.op1 = op1;
	this->mRegNew.op2 = op2;
	this->mRegNew.destReg = destReg;
	this->mRegNew.writeReg = writeReg;
	this->mRegNew.out = out;
}

void Simulator::writeBack()
{
	if (this->mReg.stall)
	{
		if (verbose)
		{
			printf("WriteBack: stall\n");
		}
		return;
	}
	if (this->mReg.bubble)
	{
		if (verbose)
		{
			printf("WriteBack: Bubble\n");
		}
		return;
	}

	if (verbose)
	{
		printf("WriteBack: %s\n", INSTNAME[this->mReg.inst]);
	}

	if (this->mReg.writeReg && this->mReg.destReg != 0)
	{
		// Check for data hazard and forward data
		if (this->dRegNew.rs1 == this->mReg.destReg)
		{
			// Avoid overwriting recent data
			if (!this->executeWriteBack ||
				(this->executeWriteBack &&
				 this->executeWBReg != this->mReg.destReg))
			{
				if (!this->memoryWriteBack ||
					(this->memoryWriteBack &&
					 this->memoryWBReg != this->mReg.destReg))
				{
					this->dRegNew.op1 = this->mReg.out;
					this->history.dataHazardCount++;
					if (verbose)
						printf("  Forward Data %s to Decode op1\n",
							   REGNAME[this->mReg.destReg]);
				}
			}
		}
		if (this->dRegNew.rs2 == this->mReg.destReg)
		{
			// Avoid overwriting recent data
			if (!this->executeWriteBack ||
				(this->executeWriteBack &&
				 this->executeWBReg != this->mReg.destReg))
			{
				if (!this->memoryWriteBack ||
					(this->memoryWriteBack &&
					 this->memoryWBReg != this->mReg.destReg))
				{
					this->dRegNew.op2 = this->mReg.out;
					this->history.dataHazardCount++;
					if (verbose)
						printf("  Forward Data %s to Decode op2\n",
							   REGNAME[this->mReg.destReg]);
				}
			}
		}

		// Real Write Back
		this->reg[this->mReg.destReg] = this->mReg.out;
	}

	// this->pc = this->mReg.pc;
}

int64_t Simulator::chooseArg(int64_t type)
{
	if (type == 6)
	{
		return reg[FPREG_FA0];
	}
	else
	{
		return reg[REG_A0];
	}
}

int64_t Simulator::handleSystemCall(int64_t op1, int64_t op2)
{
	int64_t type = op2;				// reg a7
	int64_t arg1 = chooseArg(type); // reg a0 or reg fa0

	switch (type)
	{
	case 0:
	{ // print string
		uint32_t addr = arg1;
		char ch = this->memory->getByte(addr);
		while (ch != '\0')
		{
			printf("%c", ch);
			ch = this->memory->getByte(++addr);
		}
		break;
	}
	case 1: // print char
		printf("%c", (char)arg1);
		break;
	case 2: // print num
		printf("%d", (int32_t)arg1);
		break;
	case 3:
	case 93: // exit
		printf("Program exit from an exit() system call\n");
		if (shouldDumpHistory)
		{
			printf("Dumping history to dump.txt...");
			this->dumpHistory();
		}
		this->printStatistics();
		exit(0);
	case 4: // read char
		scanf(" %c", (char *)&op1);
		break;
	case 5: // read num
		scanf(" %ld", &op1);
		break;
	case 6: // print float
		// printf("%x\n", arg1);
		float ans;
		memcpy(&ans, &arg1, 4);
		printf("%f", ans);
		break;
	default:
		this->panic("Unknown syscall type %d\n", type);
	}
	return op1;
}

void Simulator::printInfo()
{
	printf("------------ CPU STATE ------------\n");
	printf("PC: 0x%lx\n", this->pc);
	for (int i = 0; i < REGNUM; ++i)
	{
		// printf("%s: 0x%.8lx(%ld) ", REGNAME[i], this->reg[i], this->reg[i]);
		if (i < 32)
		{
			printf("%s: 0x%.8lx(%ld) ", REGNAME[i], this->reg[i], this->reg[i]);
		}
		else
		{
			float intConvertFloat;
			memcpy(&intConvertFloat, &(this->reg[i]), sizeof(float));
			// printf("\n%lf\n", intConvertDouble);
			printf("%s: 0x%.8lx(%f) ", REGNAME[i], this->reg[i], intConvertFloat);
		}
		if (i % 4 == 3)
			printf("\n");
	}
	printf("-----------------------------------\n");
}

void Simulator::printStatistics()
{
	printf("------------ STATISTICS -----------\n");
	printf("Number of Instructions: %u\n", this->history.instCount);
	printf("Number of Cycles: %u\n", this->history.cycleCount);
	printf("Avg Cycles per Instrcution: %.4f\n",
		   (float)this->history.cycleCount / this->history.instCount);
	printf("Branch Perdiction Accuacy: %.4f (Strategy: %s)\n",
		   (float)this->history.predictedBranch /
			   (this->history.predictedBranch + this->history.unpredictedBranch),
		   this->branchPredictor->strategyName().c_str());
	printf("Number of Control Hazards: %u\n",
		   this->history.controlHazardCount);
	printf("Number of Data Hazards: %u\n", this->history.dataHazardCount);
	printf("Number of Memory Hazards: %u\n",
		   this->history.memoryHazardCount);
	printf("-----------------------------------\n");
	// this->memory->printStatistics();
}

std::string Simulator::getRegInfoStr()
{
	std::string str;
	char buf[65536];

	str += "------------ CPU STATE ------------\n";
	sprintf(buf, "PC: 0x%lx\n", this->pc);
	str += buf;
	for (int i = 0; i < REGNUM; ++i)
	{
		// sprintf("%s: 0x%.8lx(%ld) ", REGNAME[i], this->reg[i], this->reg[i]);
		if (i < 32)
		{
			sprintf(buf, "%s: 0x%.8lx(%ld) ", REGNAME[i], this->reg[i], this->reg[i]);
		}
		else
		{
			float intConvertFloat;
			memcpy(&intConvertFloat, &(this->reg[i]), sizeof(float));
			sprintf(buf, "%s: 0x%.8lx(%f) ", REGNAME[i], this->reg[i], intConvertFloat);
		}
		str += buf;
		if (i % 4 == 3)
		{
			str += "\n";
		}
	}
	str += "-----------------------------------\n";

	return str;
}

void Simulator::dumpHistory()
{
	std::ofstream ofile("dump.txt");
	ofile << "================== Excecution History =================="
		  << std::endl;
	for (uint32_t i = 0; i < this->history.instRecord.size(); ++i)
	{
		ofile << this->history.instRecord[i];
		ofile << this->history.regRecord[i];
	}
	ofile << "========================================================"
		  << std::endl;
	ofile << std::endl;

	ofile << "====================== Memory Dump ======================"
		  << std::endl;
	ofile << this->memory->dumpMemory();
	ofile << "========================================================="
		  << std::endl;
	ofile << std::endl;

	ofile.close();
}

void Simulator::panic(const char *format, ...)
{
	char buf[BUFSIZ];
	va_list args;
	va_start(args, format);
	vsprintf(buf, format, args);
	fprintf(stderr, "%s", buf);
	va_end(args);
	this->dumpHistory();
	fprintf(stderr, "Execution history and memory dump in dump.txt\n");
	exit(-1);
}

int64 Simulator::floatCalc(int64 op1, int64 op2, char op)
{
	float op1_f, op2_f;
	mc(op1_f, op1);
	mc(op2_f, op2);
	union floatConvertInt
	{
		float f;
		int64 i;
	} ans;
	switch (op)
	{
	case '+':
	{
		ans.f = op1_f + op2_f;
		break;
	}
	case '-':
	{
		ans.f = op1_f - op2_f;
		break;
	}
	case '*':
	{
		ans.f = op1_f * op2_f;
		break;
	}
	case '/':
	{
		ans.f = op1_f / op2_f;
		break;
	}
	case '|':
	{
		ans.f = std::sqrt(op1_f);
		break;
	}

	default:
		break;
	}
	return ans.i;
}
