<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>xilfpga: XilFPGA APIs</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">xilfpga
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__xfpga__apis.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">XilFPGA APIs</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga7ee3f06c8baa0e3111507ac74d7b5454"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#ga7ee3f06c8baa0e3111507ac74d7b5454">XFpga_PL_BitStream_Load</a> (XFpga *InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR AddrPtr_Size, u32 Flags)</td></tr>
<tr class="memdesc:ga7ee3f06c8baa0e3111507ac74d7b5454"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API is used to load the bitstream file into the PL region.  <a href="#ga7ee3f06c8baa0e3111507ac74d7b5454">More...</a><br/></td></tr>
<tr class="separator:ga7ee3f06c8baa0e3111507ac74d7b5454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97b4dd15b87b8a9931a242bb855e031"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#gae97b4dd15b87b8a9931a242bb855e031">XFpga_PL_PostConfig</a> (XFpga *InstancePtr)</td></tr>
<tr class="memdesc:gae97b4dd15b87b8a9931a242bb855e031"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function set FPGA to operating state after writing.  <a href="#gae97b4dd15b87b8a9931a242bb855e031">More...</a><br/></td></tr>
<tr class="separator:gae97b4dd15b87b8a9931a242bb855e031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e6870e7902b68e491cf70049984f21"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#ga04e6870e7902b68e491cf70049984f21">XFpga_PL_ValidateImage</a> (XFpga *InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR AddrPtr_Size, u32 Flags)</td></tr>
<tr class="memdesc:ga04e6870e7902b68e491cf70049984f21"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to validate the Bitstream Image.  <a href="#ga04e6870e7902b68e491cf70049984f21">More...</a><br/></td></tr>
<tr class="separator:ga04e6870e7902b68e491cf70049984f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3158b1023cc7518b10c1c299bab5a1f5"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#ga3158b1023cc7518b10c1c299bab5a1f5">XFpga_GetPlConfigData</a> (XFpga *InstancePtr, UINTPTR ReadbackAddr, u32 ConfigReg_NumFrames)</td></tr>
<tr class="memdesc:ga3158b1023cc7518b10c1c299bab5a1f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function provides functionality to read back the PL configuration data.  <a href="#ga3158b1023cc7518b10c1c299bab5a1f5">More...</a><br/></td></tr>
<tr class="separator:ga3158b1023cc7518b10c1c299bab5a1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf551a6e9bbae11e3fd2b01b4cab8f7d"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#gabf551a6e9bbae11e3fd2b01b4cab8f7d">XFpga_GetPlConfigReg</a> (XFpga *InstancePtr, UINTPTR ReadbackAddr, u32 ConfigReg_NumFrames)</td></tr>
<tr class="memdesc:gabf551a6e9bbae11e3fd2b01b4cab8f7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function provides PL specific configuration register values.  <a href="#gabf551a6e9bbae11e3fd2b01b4cab8f7d">More...</a><br/></td></tr>
<tr class="separator:gabf551a6e9bbae11e3fd2b01b4cab8f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8e3aaa97c67aaaae6521f75f989e59"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xfpga__apis.html#ga2f8e3aaa97c67aaaae6521f75f989e59">XFpga_InterfaceStatus</a> (XFpga *InstancePtr)</td></tr>
<tr class="memdesc:ga2f8e3aaa97c67aaaae6521f75f989e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function provides the STATUS of PL programming interface.  <a href="#ga2f8e3aaa97c67aaaae6521f75f989e59">More...</a><br/></td></tr>
<tr class="separator:ga2f8e3aaa97c67aaaae6521f75f989e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga3158b1023cc7518b10c1c299bab5a1f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XFpga_GetPlConfigData </td>
          <td>(</td>
          <td class="paramtype">XFpga *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>ReadbackAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>NumFrames</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function provides functionality to read back the PL configuration data. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>Pointer to the XFgpa structure</td></tr>
    <tr><td class="paramname">ReadbackAddr</td><td>Address which is used to store the PL readback data.</td></tr>
    <tr><td class="paramname">NumFrames</td><td>The number of Fpga configuration frames to read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XFPGA_SUCCESS if successful</li>
<li>XFPGA_FAILURE if unsuccessful</li>
<li>XFPGA_OPS_NOT_IMPLEMENTED if implementation not exists. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="gabf551a6e9bbae11e3fd2b01b4cab8f7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XFpga_GetPlConfigReg </td>
          <td>(</td>
          <td class="paramtype">XFpga *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>ReadbackAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>ConfigRegAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function provides PL specific configuration register values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>Pointer to the XFgpa structure</td></tr>
    <tr><td class="paramname">ReadbackAddr</td><td>Address which is used to store the PL Configuration register data.</td></tr>
    <tr><td class="paramname">ConfigRegAddr</td><td>Configuration register address as mentioned in the ug570.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XFPGA_SUCCESS if successful</li>
<li>XFPGA_FAILURE if unsuccessful</li>
<li>XFPGA_OPS_NOT_IMPLEMENTED if implementation not exists. </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga2f8e3aaa97c67aaaae6521f75f989e59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XFpga_InterfaceStatus </td>
          <td>(</td>
          <td class="paramtype">XFpga *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function provides the STATUS of PL programming interface. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>Pointer to the XFgpa structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Status of the PL programming interface </dd></dl>

</div>
</div>
<a class="anchor" id="ga7ee3f06c8baa0e3111507ac74d7b5454"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XFpga_PL_BitStream_Load </td>
          <td>(</td>
          <td class="paramtype">XFpga *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BitstreamImageAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>AddrPtr_Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The API is used to load the bitstream file into the PL region. </p>
<p>It supports vivado generated Bitstream(*.bit, *.bin) and bootgen generated Bitstream(*.bin) loading, Passing valid Bitstream size (AddrPtr_Size) info is mandatory for vivado * generated Bitstream, For bootgen generated Bitstreams it will take Bitstream size from the Bitstream Header.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>Pointer to the XFgpa structure.</td></tr>
    <tr><td class="paramname">BitstreamImageAddr</td><td>Linear memory Bitstream image base address</td></tr>
    <tr><td class="paramname">AddrPtr_Size</td><td>Aes key address which is used for Decryption (or) In none Secure Bitstream used it is used to store size of Bitstream Image.</td></tr>
    <tr><td class="paramname">Flags</td><td>Flags are used to specify the type of Bitstream file.<ul>
<li>BIT(0) - Bitstream type<ul>
<li>0 - Full Bitstream</li>
<li>1 - Partial Bitstream</li>
</ul>
</li>
<li>BIT(1) - Authentication using DDR<ul>
<li>1 - Enable</li>
<li>0 - Disable</li>
</ul>
</li>
<li>BIT(2) - Authentication using OCM<ul>
<li>1 - Enable</li>
<li>0 - Disable</li>
</ul>
</li>
<li>BIT(3) - User-key Encryption<ul>
<li>1 - Enable</li>
<li>0 - Disable</li>
</ul>
</li>
<li>BIT(4) - Device-key Encryption<ul>
<li>1 - Enable</li>
<li>0 - Disable</li>
</ul>
</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XFPGA_SUCCESS on success</li>
<li>Error code on failure.</li>
<li>XFPGA_VALIDATE_ERROR.</li>
<li>XFPGA_PRE_CONFIG_ERROR.</li>
<li>XFPGA_WRITE_BITSTREAM_ERROR.</li>
<li>XFPGA_POST_CONFIG_ERROR. </li>
</ul>
</dd></dl>

<p>References <a class="el" href="group__xfpga__apis.html#gae97b4dd15b87b8a9931a242bb855e031">XFpga_PL_PostConfig()</a>, and <a class="el" href="group__xfpga__apis.html#ga04e6870e7902b68e491cf70049984f21">XFpga_PL_ValidateImage()</a>.</p>

</div>
</div>
<a class="anchor" id="gae97b4dd15b87b8a9931a242bb855e031"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XFpga_PL_PostConfig </td>
          <td>(</td>
          <td class="paramtype">XFpga *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function set FPGA to operating state after writing. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>Pointer to the XFgpa structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Codes as mentioned in <a class="el" href="xilfpga_8h.html">xilfpga.h</a> </dd></dl>

<p>Referenced by <a class="el" href="group__xfpga__apis.html#ga7ee3f06c8baa0e3111507ac74d7b5454">XFpga_PL_BitStream_Load()</a>.</p>

</div>
</div>
<a class="anchor" id="ga04e6870e7902b68e491cf70049984f21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XFpga_PL_ValidateImage </td>
          <td>(</td>
          <td class="paramtype">XFpga *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>BitstreamImageAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>AddrPtr_Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is used to validate the Bitstream Image. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>Pointer to the XFgpa structure</td></tr>
    <tr><td class="paramname">BitstreamImageAddr</td><td>Linear memory Bitstream image base address</td></tr>
    <tr><td class="paramname">AddrPtr_Size</td><td>Aes key address which is used for Decryption (or) In none Secure Bitstream used it is used to store size of Bitstream Image.</td></tr>
    <tr><td class="paramname">Flags</td><td>Flags are used to specify the type of Bitstream file.<ul>
<li>BIT(0) - Bitstream type<ul>
<li>0 - Full Bitstream</li>
<li>1 - Partial Bitstream</li>
</ul>
</li>
<li>BIT(1) - Authentication using DDR<ul>
<li>1 - Enable</li>
<li>0 - Disable</li>
</ul>
</li>
<li>BIT(2) - Authentication using OCM<ul>
<li>1 - Enable</li>
<li>0 - Disable</li>
</ul>
</li>
<li>BIT(3) - User-key Encryption<ul>
<li>1 - Enable</li>
<li>0 - Disable</li>
</ul>
</li>
<li>BIT(4) - Device-key Encryption<ul>
<li>1 - Enable</li>
<li>0 - Disable</li>
</ul>
</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Codes as mentioned in <a class="el" href="xilfpga_8h.html">xilfpga.h</a> </dd></dl>

<p>Referenced by <a class="el" href="group__xfpga__apis.html#ga7ee3f06c8baa0e3111507ac74d7b5454">XFpga_PL_BitStream_Load()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
