{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573516217076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573516217081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 16:50:16 2019 " "Processing started: Mon Nov 11 16:50:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573516217081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516217081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_ECE3710_RegFile_and_ALU -c CPU_ECE3710_RegFile_and_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_ECE3710_RegFile_and_ALU -c CPU_ECE3710_RegFile_and_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516217081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573516217686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573516217686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516226469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516226469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516226476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516226476 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.v(13) " "Verilog HDL information at RegisterFile.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1573516226484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516226485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516226485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516226494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516226494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516226503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516226503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram.v 1 1 " "Found 1 design units, including 1 entities, in source file blockram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlockRam " "Found entity 1: BlockRam" {  } { { "BlockRam.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516226510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516226510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516226517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516226517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516226524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516226524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextender.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtender " "Found entity 1: ZeroExtender" {  } { { "ZeroExtender.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516226531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516226531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516226538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516226538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "luishift.v 1 1 " "Found 1 design units, including 1 entities, in source file luishift.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUIShift " "Found entity 1: LUIShift" {  } { { "LUIShift.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/LUIShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516226545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516226545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516226553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516226553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516226557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516226557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET FSM.v(4) " "Verilog HDL Declaration information at FSM.v(4): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "FSM.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/FSM.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573516226567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516226569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516226569 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(11) " "Verilog HDL Parameter Declaration warning at ALU.v(11): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1573516226571 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(17) " "Verilog HDL Parameter Declaration warning at ALU.v(17): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1573516226571 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(19) " "Verilog HDL Parameter Declaration warning at ALU.v(19): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1573516226571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573516226696 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "psr CPU.v(10) " "Verilog HDL or VHDL warning at CPU.v(10): object \"psr\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573516226705 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pc\"" {  } { { "CPU.v" "pc" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573516226747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ProgramCounter.v(9) " "Verilog HDL assignment warning at ProgramCounter.v(9): truncated value with size 32 to match size of target (16)" {  } { { "ProgramCounter.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573516226755 "|CPU|ProgramCounter:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:brReadAddrSelectMux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:brReadAddrSelectMux\"" {  } { { "CPU.v" "brReadAddrSelectMux" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573516226757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockRam BlockRam:br " "Elaborating entity \"BlockRam\" for hierarchy \"BlockRam:br\"" {  } { { "CPU.v" "br" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573516226764 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "256 0 65535 BlockRam.v(17) " "Verilog HDL warning at BlockRam.v(17): number of words (256) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "BlockRam.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v" 17 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1573516227004 "|CPU|BlockRam:br"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoder\"" {  } { { "CPU.v" "decoder" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573516311180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:rf " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:rf\"" {  } { { "CPU.v" "rf" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573516311193 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i RegisterFile.v(12) " "Verilog HDL or VHDL warning at RegisterFile.v(12): object \"i\" assigned a value but never read" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573516311193 "|CPU|RegisterFile:rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RegisterFile.v(27) " "Verilog HDL assignment warning at RegisterFile.v(27): truncated value with size 32 to match size of target (16)" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573516311196 "|CPU|RegisterFile:rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RegisterFile.v(28) " "Verilog HDL assignment warning at RegisterFile.v(28): truncated value with size 32 to match size of target (16)" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573516311197 "|CPU|RegisterFile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:signExtender " "Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:signExtender\"" {  } { { "CPU.v" "signExtender" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573516311229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroExtender ZeroExtender:zeroExtender " "Elaborating entity \"ZeroExtender\" for hierarchy \"ZeroExtender:zeroExtender\"" {  } { { "CPU.v" "zeroExtender" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573516311237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:immediateMux " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:immediateMux\"" {  } { { "CPU.v" "immediateMux" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573516311246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:aluController " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:aluController\"" {  } { { "CPU.v" "aluController" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573516311256 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUControl.v(10) " "Verilog HDL Case Statement warning at ALUControl.v(10): incomplete case statement has no default case item" {  } { { "ALUControl.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1573516311263 "|Datapath|ALUControl:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "CPU.v" "alu" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573516311264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 17 ALU.v(285) " "Verilog HDL assignment warning at ALU.v(285): truncated value with size 24 to match size of target (17)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573516311268 "|CPU|ALU:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(295) " "Verilog HDL Case Statement warning at ALU.v(295): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 295 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1573516311268 "|CPU|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(28) " "Verilog HDL Always Construct warning at ALU.v(28): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573516311269 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.v(313) " "Inferred latch for \"result\[0\]\" at ALU.v(313)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311270 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.v(313) " "Inferred latch for \"result\[1\]\" at ALU.v(313)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311270 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.v(313) " "Inferred latch for \"result\[2\]\" at ALU.v(313)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311270 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.v(313) " "Inferred latch for \"result\[3\]\" at ALU.v(313)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311270 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.v(313) " "Inferred latch for \"result\[4\]\" at ALU.v(313)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311270 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.v(313) " "Inferred latch for \"result\[5\]\" at ALU.v(313)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311270 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.v(313) " "Inferred latch for \"result\[6\]\" at ALU.v(313)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311270 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.v(313) " "Inferred latch for \"result\[7\]\" at ALU.v(313)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311270 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.v(313) " "Inferred latch for \"result\[8\]\" at ALU.v(313)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311270 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.v(313) " "Inferred latch for \"result\[9\]\" at ALU.v(313)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311270 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.v(313) " "Inferred latch for \"result\[10\]\" at ALU.v(313)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311270 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.v(313) " "Inferred latch for \"result\[11\]\" at ALU.v(313)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311271 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.v(313) " "Inferred latch for \"result\[12\]\" at ALU.v(313)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311271 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.v(313) " "Inferred latch for \"result\[13\]\" at ALU.v(313)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311271 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.v(313) " "Inferred latch for \"result\[14\]\" at ALU.v(313)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311271 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.v(313) " "Inferred latch for \"result\[15\]\" at ALU.v(313)" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311271 "|CPU|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm\"" {  } { { "CPU.v" "fsm" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573516311300 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "FSM.v(105) " "Verilog HDL Case Statement warning at FSM.v(105): case item expression covers a value already covered by a previous case item" {  } { { "FSM.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/FSM.v" 105 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1573516311301 "|CPU|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FSM.v(117) " "Verilog HDL Case Statement warning at FSM.v(117): incomplete case statement has no default case item" {  } { { "FSM.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/FSM.v" 117 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1573516311302 "|CPU|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ramReadEnable FSM.v(28) " "Verilog HDL Always Construct warning at FSM.v(28): inferring latch(es) for variable \"ramReadEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/FSM.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573516311304 "|CPU|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "irReadEnable FSM.v(28) " "Verilog HDL Always Construct warning at FSM.v(28): inferring latch(es) for variable \"irReadEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/FSM.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573516311304 "|CPU|FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irReadEnable FSM.v(28) " "Inferred latch for \"irReadEnable\" at FSM.v(28)" {  } { { "FSM.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/FSM.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311305 "|CPU|FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramReadEnable FSM.v(28) " "Inferred latch for \"ramReadEnable\" at FSM.v(28)" {  } { { "FSM.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/FSM.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516311305 "|CPU|FSM:fsm"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BlockRam:br\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BlockRam:br\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573516312232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573516312232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573516312232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573516312232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573516312232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573516312232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573516312232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573516312232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573516312232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573516312232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573516312232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573516312232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573516312232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573516312232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Parameter INIT_FILE set to db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573516312232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573516312232 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1573516312232 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573516312232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BlockRam:br\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"BlockRam:br\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573516312514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BlockRam:br\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"BlockRam:br\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573516312515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573516312515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573516312515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573516312515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573516312515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573516312515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573516312515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573516312515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573516312515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573516312515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573516312515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573516312515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573516312515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573516312515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573516312515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573516312515 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573516312515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f3u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f3u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f3u1 " "Found entity 1: altsyncram_f3u1" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516312595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516312595 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573516312952 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573516312962 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573516313009 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573516313012 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573516313058 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573516313061 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573516313110 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573516313113 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573516313160 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573516313164 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573516313214 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573516313218 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573516313264 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573516313267 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573516313313 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kenne/Documents/ECE 3710/Project/db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1573516313317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516313469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516313469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573516313541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516313541 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a0 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a1 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a2 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a3 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a4 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a5 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a6 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a7 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a8 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a9 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a10 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a11 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a12 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a13 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a14 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 464 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a15 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a16 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a17 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a18 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a19 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a20 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a21 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 674 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a22 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a23 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a24 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a25 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a26 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 824 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a27 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a28 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a29 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 914 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a30 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a31 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a32 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1004 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a33 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1034 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a34 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a35 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a36 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a37 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a38 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a39 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a40 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a41 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1274 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a42 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1304 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a43 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a44 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a45 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a46 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a47 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a48 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a49 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a50 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a51 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a52 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1604 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a53 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1634 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a54 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a55 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1694 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a56 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1724 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a57 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a58 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a59 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a60 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1844 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a61 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1874 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a62 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a63 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a64 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1964 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a65 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 1994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a66 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2024 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a67 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2054 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a68 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2084 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a69 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2114 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a70 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a71 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a72 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a73 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a74 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2264 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a75 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a76 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a77 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a78 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a79 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a80 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a81 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a82 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a83 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a84 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a85 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2594 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a86 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a87 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a88 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2684 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a89 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a90 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a91 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a92 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a93 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2834 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a94 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a95 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2894 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a96 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a97 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2954 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a98 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 2984 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a99 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3014 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a100 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3044 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a101 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3074 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a102 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a103 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a104 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a105 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a106 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a107 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a108 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3284 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a109 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a110 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a111 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a112 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a113 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a114 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3464 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a115 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a116 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a117 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a118 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a119 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a120 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a121 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3674 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a122 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a123 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a124 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a125 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3794 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a126 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3824 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a127 " "Synthesized away node \"BlockRam:br\|altsyncram:ram_rtl_0\|altsyncram_f3u1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/db/altsyncram_f3u1.tdf" 3854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516313683 "|CPU|BlockRam:br|altsyncram:ram_rtl_0|altsyncram_f3u1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1573516313683 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1573516313683 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "266 " "266 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573516313783 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kenne/Documents/ECE 3710/Project/output_files/CPU_ECE3710_RegFile_and_ALU.map.smsg " "Generated suppressed messages file C:/Users/kenne/Documents/ECE 3710/Project/output_files/CPU_ECE3710_RegFile_and_ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516313888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573516314102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573516314102 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516314259 "|CPU|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573516314259 "|CPU|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573516314259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573516314260 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573516314260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573516314260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 167 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4982 " "Peak virtual memory: 4982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573516314295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 16:51:54 2019 " "Processing ended: Mon Nov 11 16:51:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573516314295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:38 " "Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573516314295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573516314295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573516314295 ""}
