// Seed: 1244582506
module module_0 (
    input wor id_0,
    output wire id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wand id_4
);
  assign id_1 = 1'b0;
  assign id_4 = id_2;
  assign id_1 = id_2;
  assign id_1 = -1'h0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    output tri id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    output logic id_7,
    input wor id_8,
    output uwire id_9,
    output supply1 id_10,
    inout logic id_11,
    output wor id_12
);
  always @(posedge id_2) id_7 = #1 "";
  module_0 modCall_1 (
      id_0,
      id_10,
      id_8,
      id_5,
      id_10
  );
  initial begin : LABEL_0
    id_11 <= id_11;
  end
endmodule
