Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Dec 10 15:24:40 2018
| Host         : Neuromancer running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing -file ./report/lenetSynthMatlab_fixpt_timing_synth.rpt
| Design       : lenetSynthMatlab_fixpt
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 grp_f_sum_fu_624/ixstart_reg_206_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_f_sum_fu_624/ixstart_5_reg_240_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 3.524ns (53.434%)  route 3.071ns (46.566%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1574, unset)         0.973     0.973    grp_f_sum_fu_624/ap_clk
                         FDRE                                         r  grp_f_sum_fu_624/ixstart_reg_206_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  grp_f_sum_fu_624/ixstart_reg_206_reg[5]/Q
                         net (fo=5, unplaced)         0.832     2.283    grp_f_sum_fu_624/ixstart_reg_206_reg_n_5_[5]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     2.958 r  grp_f_sum_fu_624/ixstart_5_reg_240_reg[10]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.958    grp_f_sum_fu_624/ixstart_5_reg_240_reg[10]_i_8_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.075 r  grp_f_sum_fu_624/ixstart_5_reg_240_reg[10]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.075    grp_f_sum_fu_624/ixstart_5_reg_240_reg[10]_i_3_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.192 r  grp_f_sum_fu_624/ixstart_5_reg_240_reg[14]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.192    grp_f_sum_fu_624/ixstart_5_reg_240_reg[14]_i_3_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.309 r  grp_f_sum_fu_624/ixstart_5_reg_240_reg[18]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.309    grp_f_sum_fu_624/ixstart_5_reg_240_reg[18]_i_3_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.426 r  grp_f_sum_fu_624/ixstart_5_reg_240_reg[22]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.426    grp_f_sum_fu_624/ixstart_5_reg_240_reg[22]_i_3_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.543 r  grp_f_sum_fu_624/ixstart_5_reg_240_reg[26]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.543    grp_f_sum_fu_624/ixstart_5_reg_240_reg[26]_i_3_n_5
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.880 r  grp_f_sum_fu_624/ixstart_5_reg_240_reg[30]_i_3/O[1]
                         net (fo=3, unplaced)         0.629     4.509    grp_f_sum_fu_624/ixstart_11_fu_363_p2[28]
                         LUT2 (Prop_lut2_I0_O)        0.332     4.841 r  grp_f_sum_fu_624/ixstart_5_reg_240[31]_i_18/O
                         net (fo=1, unplaced)         0.000     4.841    grp_f_sum_fu_624/ixstart_5_reg_240[31]_i_18_n_5
                         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.537     5.378 r  grp_f_sum_fu_624/ixstart_5_reg_240_reg[31]_i_10__0/CO[1]
                         net (fo=6, unplaced)         0.643     6.021    grp_f_sum_fu_624/tmp_57_fu_369_p2
                         LUT6 (Prop_lut6_I0_O)        0.332     6.353 r  grp_f_sum_fu_624/ixstart_5_reg_240[31]_i_4/O
                         net (fo=29, unplaced)        0.518     6.871    grp_f_sum_fu_624/ixstart_5_reg_240[31]_i_4_n_5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.995 r  grp_f_sum_fu_624/ixstart_5_reg_240[3]_i_2/O
                         net (fo=1, unplaced)         0.449     7.444    grp_f_sum_fu_624/ixstart_5_reg_240[3]_i_2_n_5
                         LUT5 (Prop_lut5_I0_O)        0.124     7.568 r  grp_f_sum_fu_624/ixstart_5_reg_240[3]_i_1__0/O
                         net (fo=1, unplaced)         0.000     7.568    grp_f_sum_fu_624/ixstart_5_reg_240[3]_i_1__0_n_5
                         FDRE                                         r  grp_f_sum_fu_624/ixstart_5_reg_240_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1574, unset)         0.924    10.924    grp_f_sum_fu_624/ap_clk
                         FDRE                                         r  grp_f_sum_fu_624/ixstart_5_reg_240_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.044    10.933    grp_f_sum_fu_624/ixstart_5_reg_240_reg[3]
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                  3.365    




