// Seed: 245283993
module module_0 (
    input  tri   id_0,
    input  wire  id_1,
    output tri0  id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  tri1  id_6,
    output uwire id_7
);
endmodule
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_3 = 32'd58,
    parameter id_5 = 32'd30
) (
    input wor _id_0,
    output supply0 id_1,
    input tri0 id_2,
    input supply0 _id_3,
    input tri1 id_4,
    input supply0 _id_5,
    input tri1 id_6
    , id_12,
    output tri1 id_7,
    output wor id_8,
    output supply1 id_9,
    output wor id_10
);
  logic [id_5 : id_0] id_13;
  wire [id_3 : -1] id_14;
  wire [1 : 1] id_15;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_8,
      id_4,
      id_6,
      id_4,
      id_4,
      id_7
  );
  assign modCall_1.id_0 = 0;
  assign id_13 = -1 * id_2;
endmodule
