Aseem Agarwal , David Blaauw , Vladimir Zolotov , Sarma Vrudhula, Statistical timing analysis using bounds and selective enumeration, Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems, December 02-03, 2002, Monterey, California, USA[doi>10.1145/589411.589415]
A. Agarwal , V. Zolotov , D. T. Blaauw, Statistical timing analysis using bounds and selective enumeration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.9, p.1243-1260, November 2006[doi>10.1109/TCAD.2003.816217]
Berkelaar, M. 1997. Statistical delay calculation, a linear time method. In Proceedings of the TAU Conference.
Berkeley. 1996. Predictive Technology Model. http://www-device.eecs.berkeley.edu/~ptm.
Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]
Bowman, K. A., Duvall, S. G., and Meindl, J. D. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circ. 37, 2, 183--190.
Chang, E., Stine, B., Maung, T., Divecha, R., Boning, D., Chung, J., Chang, K., Ray, G., Bradbury, D., Nakagawa, O. S., Oh, S., and Bartelink, D. 1995. Using a statistical metrology framework to identify systematic and random sources of die- and wafer-level ILD thickness variation in CMP processes. In Proceedings of the International Electron Devices Meeting. 499--502.
Hongliang Chang , Sachin S. Sapatnekar, Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.621, November 09-13, 2003[doi>10.1109/ICCAD.2003.129]
Clark, C. E. 1961. The Greatest of a Finite Set of Random Variable, vol. 9. Operations Research, 85--91.
Anirudh Devgan , Chandramouli Kashyap, Block-based Static Timing Analysis with Uncertainty, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.607, November 09-13, 2003[doi>10.1109/ICCAD.2003.41]
Puneet Gupta , Fook-Luen Heng, Toward a systematic-variation aware timing methodology, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996660]
Robert B. Hitchcock, Sr., Timing Verification and the Timing Analysis program, Proceedings of the 19th Design Automation Conference, p.594-604, January 1982
J. A. G. Jess , K. Kalafala , S. R. Naidu , R. H. J. M. Otten , C. Visweswariah, Statistical timing for parametric yield prediction of digital integrated circuits, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776066]
Jouppi, N. P. 1987. Timing analysis and performance improvement of MOS VLSI design. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 6, 650--665.
Jyu, H. F., Malik, S., Devadas, S., and Keutzer, K. W. 1993. Statistical timing analysis of combinational logic circuits. IEEE Trans. VLSI Syst. 1, 126--137.
Jiayong Le , Xin Li , Lawrence T. Pileggi, STAC: statistical timing analysis with correlation, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996665]
Thomas M. McWilliams, Verification of timing constraints on large digital systems, Proceedings of the 17th Design Automation Conference, p.139-147, June 23-25, 1980, Minneapolis, Minnesota, USA[doi>10.1145/800139.804523]
Nassif, S. R. 2001. Modeling and analysis of manufacturing variations. In Proceedings of the Custom Integrated Circuits Conference. 223--228.
Xinghai Tang , Vivek K. De , James D. Meindl, Intrinsic MOSFET parameter fluctuations due to random dopant placement, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.369-376, Dec. 1997[doi>10.1109/92.645063]
Papoulis, A. 1991. Probability, Random Variables, and Stochastic Processes, 3rd Ed. McGraw-Hill, New York.
Reuven Y. Rubinstein, Simulation and the Monte Carlo Method, John Wiley & Sons, Inc., New York, NY, 1981
Sakurai, T. and Newton, R. 1991. Delay analysis of series-connected MOSFET circuits. IEEE J. Solid-State Circ., 122--131.
Xinghai Tang , Vivek K. De , James D. Meindl, Intrinsic MOSFET parameter fluctuations due to random dopant placement, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.369-376, Dec. 1997[doi>10.1109/92.645063]
Yuan Taur , Tak H. Ning, Fundamentals of modern VLSI devices, Cambridge University Press, New York, NY, 1998
Chandu Visweswariah, Death, taxes and failing chips, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775921]
C. Visweswariah , K. Ravindran , K. Kalafala , S. G. Walker , S. Narayan, First-order incremental block-based statistical timing analysis, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996663]
