{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459263285577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 64-Bit " "Running Quartus II 64-Bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459263285600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 16:54:45 2016 " "Processing started: Tue Mar 29 16:54:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459263285600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459263285600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO --analyze_file=C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/Qbert_only_NIOS_MTL/IP/mtl_controller_avalon.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO --analyze_file=C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/Qbert_only_NIOS_MTL/IP/mtl_controller_avalon.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459263285601 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1459263286739 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1459263286739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1459263288161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qbert_only_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at qbert_only_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qbert_only/synthesis/submodules/qbert_only_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/Qbert_only_NIOS_MTL/qbert_only/synthesis/submodules/qbert_only_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459263318790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qbert_only_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at qbert_only_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qbert_only/synthesis/submodules/qbert_only_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/Qbert_only_NIOS_MTL/qbert_only/synthesis/submodules/qbert_only_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459263318791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qbert_only_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qbert_only_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qbert_only/synthesis/submodules/qbert_only_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/Qbert_only_NIOS_MTL/qbert_only/synthesis/submodules/qbert_only_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459263318797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qbert_only_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qbert_only_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qbert_only/synthesis/submodules/qbert_only_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/Qbert_only_NIOS_MTL/qbert_only/synthesis/submodules/qbert_only_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459263318798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qbert_only_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qbert_only_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qbert_only/synthesis/submodules/qbert_only_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/Qbert_only_NIOS_MTL/qbert_only/synthesis/submodules/qbert_only_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459263318803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qbert_only_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qbert_only_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qbert_only/synthesis/submodules/qbert_only_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/Qbert_only_NIOS_MTL/qbert_only/synthesis/submodules/qbert_only_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459263318803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qbert_only_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qbert_only_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qbert_only/synthesis/submodules/qbert_only_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/Qbert_only_NIOS_MTL/qbert_only/synthesis/submodules/qbert_only_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459263318809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qbert_only_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qbert_only_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qbert_only/synthesis/submodules/qbert_only_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/Qbert_only_NIOS_MTL/qbert_only/synthesis/submodules/qbert_only_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459263318809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analyze Current File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459263319017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 16:55:18 2016 " "Processing ended: Tue Mar 29 16:55:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459263319017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459263319017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459263319017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459263319017 ""}
