strict digraph "" {
	node [label="\N"];
	"263:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f284bca4c10>",
		clk_sens=True,
		fillcolor=gold,
		label="263:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['enable', 'count_nonzero_reg', 'enable_reg_c', 'enable_reg_b', 'enable_reg_a', 'enable_reg_e', 'enable_reg_d', 'rst', 'count_nonzero']"];
	"264:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f284bca4d10>",
		fillcolor=turquoise,
		label="264:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"263:AL" -> "264:BL"	 [cond="[]",
		lineno=None];
	"265:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f284bccaa10>",
		fillcolor=turquoise,
		label="265:BL
count_nonzero_reg <= 0;
count_nonzero_reg_2 <= 0;
enable_reg <= 0;
enable_reg_a <= 0;
enable_reg_b <= 0;
enable_reg_c <= \
0;
enable_reg_d <= 0;
enable_reg_e <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bccaa50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f284bccabd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bccad50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bccae90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcb0050>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcb01d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcb0350>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcb04d0>]",
		style=filled,
		typ=Block];
	"Leaf_263:AL"	 [def_var="['enable_reg', 'count_nonzero_reg', 'count_nonzero_reg_2', 'enable_reg_c', 'enable_reg_b', 'enable_reg_a', 'enable_reg_e', 'enable_\
reg_d']",
		label="Leaf_263:AL"];
	"265:BL" -> "Leaf_263:AL"	 [cond="[]",
		lineno=None];
	"265:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f284bca4d50>",
		fillcolor=springgreen,
		label="265:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"265:IF" -> "265:BL"	 [cond="['rst']",
		label=rst,
		lineno=265];
	"275:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f284bca4dd0>",
		fillcolor=turquoise,
		label="275:BL
count_nonzero_reg <= count_nonzero;
count_nonzero_reg_2 <= count_nonzero_reg;
enable_reg <= enable_reg_e;
enable_reg_a <= \
enable;
enable_reg_b <= enable_reg_a;
enable_reg_c <= enable_reg_b;
enable_reg_d <= enable_reg_c;
enable_reg_e <= enable_reg_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bca4e10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f284bca4fd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcca190>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcca2d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bd6c950>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcca550>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f284bcca6d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f284bcca850>]",
		style=filled,
		typ=Block];
	"265:IF" -> "275:BL"	 [cond="['rst']",
		label="!(rst)",
		lineno=265];
	"275:BL" -> "Leaf_263:AL"	 [cond="[]",
		lineno=None];
	"264:BL" -> "265:IF"	 [cond="[]",
		lineno=None];
}
