<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Sep 27 19:35:36 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top_antigo
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets fastclk_c]
            1871 items scored, 1196 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.716ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             por_346__i4  (from fastclk_c +)
   Destination:    FD1S3AX    D              bitidx_i3_349__i1  (to fastclk_c +)

   Delay:                  10.891ns  (14.0% logic, 86.0% route), 8 logic levels.

 Constraint Details:

     10.891ns data_path por_346__i4 to bitidx_i3_349__i1 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 5.716ns

 Path Details: por_346__i4 to bitidx_i3_349__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              por_346__i4 (from fastclk_c)
Route         3   e 1.339                                  por[4]
LUT4        ---     0.166              B to Z              i1_4_lut_adj_34
Route         1   e 1.020                                  n2124
LUT4        ---     0.166              B to Z              i1_4_lut_adj_27
Route         1   e 1.020                                  n2128
LUT4        ---     0.166              B to Z              i1917_4_lut
Route        21   e 1.628                                  por_15__N_65
LUT4        ---     0.166              A to Z              i1_2_lut_adj_26
Route         1   e 1.020                                  n2062
LUT4        ---     0.166              D to Z              i1_4_lut_adj_23
Route         4   e 1.297                                  n883
LUT4        ---     0.166              B to Z              n1756_bdd_4_lut_1954
Route         1   e 1.020                                  n2428
LUT4        ---     0.166              B to Z              i1198_4_lut
Route         1   e 1.020                                  n24
                  --------
                   10.891  (14.0% logic, 86.0% route), 8 logic levels.


Error:  The following path violates requirements by 5.716ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             por_346__i4  (from fastclk_c +)
   Destination:    FD1S3AX    D              bitidx_i3_349__i2  (to fastclk_c +)

   Delay:                  10.891ns  (14.0% logic, 86.0% route), 8 logic levels.

 Constraint Details:

     10.891ns data_path por_346__i4 to bitidx_i3_349__i2 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 5.716ns

 Path Details: por_346__i4 to bitidx_i3_349__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              por_346__i4 (from fastclk_c)
Route         3   e 1.339                                  por[4]
LUT4        ---     0.166              B to Z              i1_4_lut_adj_34
Route         1   e 1.020                                  n2124
LUT4        ---     0.166              B to Z              i1_4_lut_adj_27
Route         1   e 1.020                                  n2128
LUT4        ---     0.166              B to Z              i1917_4_lut
Route        21   e 1.628                                  por_15__N_65
LUT4        ---     0.166              A to Z              i1_2_lut_adj_26
Route         1   e 1.020                                  n2062
LUT4        ---     0.166              D to Z              i1_4_lut_adj_23
Route         4   e 1.297                                  n883
LUT4        ---     0.166              A to Z              n1756_bdd_4_lut
Route         1   e 1.020                                  n2430
LUT4        ---     0.166              A to Z              n343_bdd_2_lut_1955
Route         1   e 1.020                                  n2431
                  --------
                   10.891  (14.0% logic, 86.0% route), 8 logic levels.


Error:  The following path violates requirements by 5.716ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             por_346__i4  (from fastclk_c +)
   Destination:    FD1S3AX    D              bitidx_i3_349__i3  (to fastclk_c +)

   Delay:                  10.891ns  (14.0% logic, 86.0% route), 8 logic levels.

 Constraint Details:

     10.891ns data_path por_346__i4 to bitidx_i3_349__i3 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 5.716ns

 Path Details: por_346__i4 to bitidx_i3_349__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              por_346__i4 (from fastclk_c)
Route         3   e 1.339                                  por[4]
LUT4        ---     0.166              B to Z              i1_4_lut_adj_34
Route         1   e 1.020                                  n2124
LUT4        ---     0.166              B to Z              i1_4_lut_adj_27
Route         1   e 1.020                                  n2128
LUT4        ---     0.166              B to Z              i1917_4_lut
Route        21   e 1.628                                  por_15__N_65
LUT4        ---     0.166              A to Z              i1_2_lut_adj_26
Route         1   e 1.020                                  n2062
LUT4        ---     0.166              D to Z              i1_4_lut_adj_23
Route         4   e 1.297                                  n883
LUT4        ---     0.166              A to Z              n883_bdd_4_lut_1962
Route         1   e 1.020                                  n2436
LUT4        ---     0.166              A to Z              n2437_bdd_2_lut_3_lut
Route         1   e 1.020                                  n2438
                  --------
                   10.891  (14.0% logic, 86.0% route), 8 logic levels.

Warning: 10.716 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fastclk_c]               |     5.000 ns|    10.716 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
por_15__N_65                            |      21|     592|     49.50%
                                        |        |        |
n2468                                   |       6|     368|     30.77%
                                        |        |        |
n2128                                   |       1|     344|     28.76%
                                        |        |        |
n931                                    |      16|     320|     26.76%
                                        |        |        |
n2124                                   |       1|     188|     15.72%
                                        |        |        |
n883                                    |       4|     156|     13.04%
                                        |        |        |
fastclk_c_enable_5                      |       3|     150|     12.54%
                                        |        |        |
n2126                                   |       1|     124|     10.37%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1196  Score: 2760490

Constraints cover  1871 paths, 174 nets, and 451 connections (98.3% coverage)


Peak memory: 98193408 bytes, TRCE: 172032 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
