<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › pci › sis7019.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>sis7019.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __sis7019_h__</span>
<span class="cp">#define __sis7019_h__</span>

<span class="cm">/*</span>
<span class="cm"> *  Definitions for SiS7019 Audio Accelerator</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2004-2007, David Dillow</span>
<span class="cm"> *  Written by David Dillow &lt;dave@thedillows.org&gt;</span>
<span class="cm"> *  Inspired by the Trident 4D-WaveDX/NX driver.</span>
<span class="cm"> *</span>
<span class="cm"> *  All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation, version 2.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA</span>
<span class="cm"> */</span>


<span class="cm">/* General Control Register */</span>
<span class="cp">#define SIS_GCR		0x00</span>
<span class="cp">#define		SIS_GCR_MACRO_POWER_DOWN		0x80000000</span>
<span class="cp">#define		SIS_GCR_MODEM_ENABLE			0x00010000</span>
<span class="cp">#define		SIS_GCR_SOFTWARE_RESET			0x00000001</span>

<span class="cm">/* General Interrupt Enable Register */</span>
<span class="cp">#define SIS_GIER	0x04</span>
<span class="cp">#define		SIS_GIER_MODEM_TIMER_IRQ_ENABLE		0x00100000</span>
<span class="cp">#define		SIS_GIER_MODEM_RX_DMA_IRQ_ENABLE	0x00080000</span>
<span class="cp">#define		SIS_GIER_MODEM_TX_DMA_IRQ_ENABLE	0x00040000</span>
<span class="cp">#define		SIS_GIER_AC97_GPIO1_IRQ_ENABLE		0x00020000</span>
<span class="cp">#define		SIS_GIER_AC97_GPIO0_IRQ_ENABLE		0x00010000</span>
<span class="cp">#define		SIS_GIER_AC97_SAMPLE_TIMER_IRQ_ENABLE	0x00000010</span>
<span class="cp">#define		SIS_GIER_AUDIO_GLOBAL_TIMER_IRQ_ENABLE	0x00000008</span>
<span class="cp">#define		SIS_GIER_AUDIO_RECORD_DMA_IRQ_ENABLE	0x00000004</span>
<span class="cp">#define		SIS_GIER_AUDIO_PLAY_DMA_IRQ_ENABLE	0x00000002</span>
<span class="cp">#define		SIS_GIER_AUDIO_WAVE_ENGINE_IRQ_ENABLE	0x00000001</span>

<span class="cm">/* General Interrupt Status Register */</span>
<span class="cp">#define SIS_GISR	0x08</span>
<span class="cp">#define		SIS_GISR_MODEM_TIMER_IRQ_STATUS		0x00100000</span>
<span class="cp">#define		SIS_GISR_MODEM_RX_DMA_IRQ_STATUS	0x00080000</span>
<span class="cp">#define		SIS_GISR_MODEM_TX_DMA_IRQ_STATUS	0x00040000</span>
<span class="cp">#define		SIS_GISR_AC97_GPIO1_IRQ_STATUS		0x00020000</span>
<span class="cp">#define		SIS_GISR_AC97_GPIO0_IRQ_STATUS		0x00010000</span>
<span class="cp">#define		SIS_GISR_AC97_SAMPLE_TIMER_IRQ_STATUS	0x00000010</span>
<span class="cp">#define		SIS_GISR_AUDIO_GLOBAL_TIMER_IRQ_STATUS	0x00000008</span>
<span class="cp">#define		SIS_GISR_AUDIO_RECORD_DMA_IRQ_STATUS	0x00000004</span>
<span class="cp">#define		SIS_GISR_AUDIO_PLAY_DMA_IRQ_STATUS	0x00000002</span>
<span class="cp">#define		SIS_GISR_AUDIO_WAVE_ENGINE_IRQ_STATUS	0x00000001</span>

<span class="cm">/* DMA Control Register */</span>
<span class="cp">#define SIS_DMA_CSR	0x10</span>
<span class="cp">#define		SIS_DMA_CSR_PCI_SETTINGS		0x0000001d</span>
<span class="cp">#define		SIS_DMA_CSR_CONCURRENT_ENABLE		0x00000200</span>
<span class="cp">#define		SIS_DMA_CSR_PIPELINE_ENABLE		0x00000100</span>
<span class="cp">#define		SIS_DMA_CSR_RX_DRAIN_ENABLE		0x00000010</span>
<span class="cp">#define		SIS_DMA_CSR_RX_FILL_ENABLE		0x00000008</span>
<span class="cp">#define		SIS_DMA_CSR_TX_DRAIN_ENABLE		0x00000004</span>
<span class="cp">#define		SIS_DMA_CSR_TX_LOWPRI_FILL_ENABLE	0x00000002</span>
<span class="cp">#define		SIS_DMA_CSR_TX_HIPRI_FILL_ENABLE	0x00000001</span>

<span class="cm">/* Playback Channel Start Registers */</span>
<span class="cp">#define SIS_PLAY_START_A_REG	0x14</span>
<span class="cp">#define SIS_PLAY_START_B_REG	0x18</span>

<span class="cm">/* Playback Channel Stop Registers */</span>
<span class="cp">#define SIS_PLAY_STOP_A_REG	0x1c</span>
<span class="cp">#define SIS_PLAY_STOP_B_REG	0x20</span>

<span class="cm">/* Recording Channel Start Register */</span>
<span class="cp">#define SIS_RECORD_START_REG	0x24</span>

<span class="cm">/* Recording Channel Stop Register */</span>
<span class="cp">#define SIS_RECORD_STOP_REG	0x28</span>

<span class="cm">/* Playback Interrupt Status Registers */</span>
<span class="cp">#define SIS_PISR_A	0x2c</span>
<span class="cp">#define SIS_PISR_B	0x30</span>

<span class="cm">/* Recording Interrupt Status Register */</span>
<span class="cp">#define SIS_RISR	0x34</span>

<span class="cm">/* AC97 AC-link Playback Source Register */</span>
<span class="cp">#define SIS_AC97_PSR	0x40</span>
<span class="cp">#define		SIS_AC97_PSR_MODEM_HEADSET_SRC_MIXER	0x0f000000</span>
<span class="cp">#define		SIS_AC97_PSR_MODEM_LINE2_SRC_MIXER	0x00f00000</span>
<span class="cp">#define		SIS_AC97_PSR_MODEM_LINE1_SRC_MIXER	0x000f0000</span>
<span class="cp">#define		SIS_AC97_PSR_PCM_LFR_SRC_MIXER		0x0000f000</span>
<span class="cp">#define		SIS_AC97_PSR_PCM_SURROUND_SRC_MIXER	0x00000f00</span>
<span class="cp">#define		SIS_AC97_PSR_PCM_CENTER_SRC_MIXER	0x000000f0</span>
<span class="cp">#define		SIS_AC97_PSR_PCM_LR_SRC_MIXER		0x0000000f</span>

<span class="cm">/* AC97 AC-link Command Register */</span>
<span class="cp">#define SIS_AC97_CMD	0x50</span>
<span class="cp">#define 	SIS_AC97_CMD_DATA_MASK			0xffff0000</span>
<span class="cp">#define		SIS_AC97_CMD_REG_MASK			0x0000ff00</span>
<span class="cp">#define		SIS_AC97_CMD_CODEC3_READ		0x0000000d</span>
<span class="cp">#define		SIS_AC97_CMD_CODEC3_WRITE		0x0000000c</span>
<span class="cp">#define		SIS_AC97_CMD_CODEC2_READ		0x0000000b</span>
<span class="cp">#define		SIS_AC97_CMD_CODEC2_WRITE		0x0000000a</span>
<span class="cp">#define		SIS_AC97_CMD_CODEC_READ			0x00000009</span>
<span class="cp">#define		SIS_AC97_CMD_CODEC_WRITE		0x00000008</span>
<span class="cp">#define		SIS_AC97_CMD_CODEC_WARM_RESET		0x00000005</span>
<span class="cp">#define		SIS_AC97_CMD_CODEC_COLD_RESET		0x00000004</span>
<span class="cp">#define		SIS_AC97_CMD_DONE			0x00000000</span>

<span class="cm">/* AC97 AC-link Semaphore Register */</span>
<span class="cp">#define SIS_AC97_SEMA	0x54</span>
<span class="cp">#define		SIS_AC97_SEMA_BUSY			0x00000001</span>
<span class="cp">#define		SIS_AC97_SEMA_RELEASE			0x00000000</span>

<span class="cm">/* AC97 AC-link Status Register */</span>
<span class="cp">#define SIS_AC97_STATUS	0x58</span>
<span class="cp">#define		SIS_AC97_STATUS_AUDIO_D2_INACT_SECS	0x03f00000</span>
<span class="cp">#define		SIS_AC97_STATUS_MODEM_ALIVE		0x00002000</span>
<span class="cp">#define		SIS_AC97_STATUS_AUDIO_ALIVE		0x00001000</span>
<span class="cp">#define		SIS_AC97_STATUS_CODEC3_READY		0x00000400</span>
<span class="cp">#define		SIS_AC97_STATUS_CODEC2_READY		0x00000200</span>
<span class="cp">#define		SIS_AC97_STATUS_CODEC_READY		0x00000100</span>
<span class="cp">#define		SIS_AC97_STATUS_WARM_RESET		0x00000080</span>
<span class="cp">#define		SIS_AC97_STATUS_COLD_RESET		0x00000040</span>
<span class="cp">#define		SIS_AC97_STATUS_POWERED_DOWN		0x00000020</span>
<span class="cp">#define		SIS_AC97_STATUS_NORMAL			0x00000010</span>
<span class="cp">#define		SIS_AC97_STATUS_READ_EXPIRED		0x00000004</span>
<span class="cp">#define		SIS_AC97_STATUS_SEMAPHORE		0x00000002</span>
<span class="cp">#define		SIS_AC97_STATUS_BUSY			0x00000001</span>

<span class="cm">/* AC97 AC-link Audio Configuration Register */</span>
<span class="cp">#define SIS_AC97_CONF	0x5c</span>
<span class="cp">#define		SIS_AC97_CONF_AUDIO_ALIVE		0x80000000</span>
<span class="cp">#define		SIS_AC97_CONF_WARM_RESET_ENABLE		0x40000000</span>
<span class="cp">#define		SIS_AC97_CONF_PR6_ENABLE		0x20000000</span>
<span class="cp">#define		SIS_AC97_CONF_PR5_ENABLE		0x10000000</span>
<span class="cp">#define		SIS_AC97_CONF_PR4_ENABLE		0x08000000</span>
<span class="cp">#define		SIS_AC97_CONF_PR3_ENABLE		0x04000000</span>
<span class="cp">#define		SIS_AC97_CONF_PR2_PR7_ENABLE		0x02000000</span>
<span class="cp">#define		SIS_AC97_CONF_PR0_PR1_ENABLE		0x01000000</span>
<span class="cp">#define		SIS_AC97_CONF_AUTO_PM_ENABLE		0x00800000</span>
<span class="cp">#define		SIS_AC97_CONF_PCM_LFE_ENABLE		0x00080000</span>
<span class="cp">#define		SIS_AC97_CONF_PCM_SURROUND_ENABLE	0x00040000</span>
<span class="cp">#define		SIS_AC97_CONF_PCM_CENTER_ENABLE		0x00020000</span>
<span class="cp">#define		SIS_AC97_CONF_PCM_LR_ENABLE		0x00010000</span>
<span class="cp">#define		SIS_AC97_CONF_PCM_CAP_MIC_ENABLE	0x00002000</span>
<span class="cp">#define		SIS_AC97_CONF_PCM_CAP_LR_ENABLE		0x00001000</span>
<span class="cp">#define		SIS_AC97_CONF_PCM_CAP_MIC_FROM_CODEC3	0x00000200</span>
<span class="cp">#define		SIS_AC97_CONF_PCM_CAP_LR_FROM_CODEC3	0x00000100</span>
<span class="cp">#define		SIS_AC97_CONF_CODEC3_PM_VRM		0x00000080</span>
<span class="cp">#define		SIS_AC97_CONF_CODEC_PM_VRM		0x00000040</span>
<span class="cp">#define		SIS_AC97_CONF_CODEC3_VRA_ENABLE		0x00000020</span>
<span class="cp">#define		SIS_AC97_CONF_CODEC_VRA_ENABLE		0x00000010</span>
<span class="cp">#define		SIS_AC97_CONF_CODEC3_PM_EAC		0x00000008</span>
<span class="cp">#define		SIS_AC97_CONF_CODEC_PM_EAC		0x00000004</span>
<span class="cp">#define		SIS_AC97_CONF_CODEC3_EXISTS		0x00000002</span>
<span class="cp">#define		SIS_AC97_CONF_CODEC_EXISTS		0x00000001</span>

<span class="cm">/* Playback Channel Sync Group registers */</span>
<span class="cp">#define SIS_PLAY_SYNC_GROUP_A	0x80</span>
<span class="cp">#define SIS_PLAY_SYNC_GROUP_B	0x84</span>
<span class="cp">#define SIS_PLAY_SYNC_GROUP_C	0x88</span>
<span class="cp">#define SIS_PLAY_SYNC_GROUP_D	0x8c</span>
<span class="cp">#define SIS_MIXER_SYNC_GROUP	0x90</span>

<span class="cm">/* Wave Engine Config and Control Register */</span>
<span class="cp">#define SIS_WECCR	0xa0</span>
<span class="cp">#define		SIS_WECCR_TESTMODE_MASK			0x00300000</span>
<span class="cp">#define			SIS_WECCR_TESTMODE_NORMAL		0x00000000</span>
<span class="cp">#define			SIS_WECCR_TESTMODE_BYPASS_NSO_ALPHA	0x00100000</span>
<span class="cp">#define			SIS_WECCR_TESTMODE_BYPASS_FC		0x00200000</span>
<span class="cp">#define			SIS_WECCR_TESTMODE_BYPASS_WOL		0x00300000</span>
<span class="cp">#define		SIS_WECCR_RESONANCE_DELAY_MASK		0x00060000</span>
<span class="cp">#define			SIS_WECCR_RESONANCE_DELAY_NONE		0x00000000</span>
<span class="cp">#define			SIS_WECCR_RESONANCE_DELAY_FC_1F00	0x00020000</span>
<span class="cp">#define			SIS_WECCR_RESONANCE_DELAY_FC_1E00	0x00040000</span>
<span class="cp">#define			SIS_WECCR_RESONANCE_DELAY_FC_1C00	0x00060000</span>
<span class="cp">#define		SIS_WECCR_IGNORE_CHANNEL_PARMS		0x00010000</span>
<span class="cp">#define		SIS_WECCR_COMMAND_CHANNEL_ID_MASK	0x0003ff00</span>
<span class="cp">#define		SIS_WECCR_COMMAND_MASK			0x00000007</span>
<span class="cp">#define			SIS_WECCR_COMMAND_NONE			0x00000000</span>
<span class="cp">#define			SIS_WECCR_COMMAND_DONE			0x00000000</span>
<span class="cp">#define			SIS_WECCR_COMMAND_PAUSE			0x00000001</span>
<span class="cp">#define			SIS_WECCR_COMMAND_TOGGLE_VEG		0x00000002</span>
<span class="cp">#define			SIS_WECCR_COMMAND_TOGGLE_MEG		0x00000003</span>
<span class="cp">#define			SIS_WECCR_COMMAND_TOGGLE_VEG_MEG	0x00000004</span>

<span class="cm">/* Wave Engine Volume Control Register */</span>
<span class="cp">#define SIS_WEVCR	0xa4</span>
<span class="cp">#define		SIS_WEVCR_LEFT_MUSIC_ATTENUATION_MASK	0xff000000</span>
<span class="cp">#define		SIS_WEVCR_RIGHT_MUSIC_ATTENUATION_MASK	0x00ff0000</span>
<span class="cp">#define		SIS_WEVCR_LEFT_WAVE_ATTENUATION_MASK	0x0000ff00</span>
<span class="cp">#define		SIS_WEVCR_RIGHT_WAVE_ATTENUATION_MASK	0x000000ff</span>

<span class="cm">/* Wave Engine Interrupt Status Registers */</span>
<span class="cp">#define SIS_WEISR_A	0xa8</span>
<span class="cp">#define SIS_WEISR_B	0xac</span>


<span class="cm">/* Playback DMA parameters (parameter RAM) */</span>
<span class="cp">#define SIS_PLAY_DMA_OFFSET	0x0000</span>
<span class="cp">#define SIS_PLAY_DMA_SIZE	0x10</span>
<span class="cp">#define SIS_PLAY_DMA_ADDR(addr, num) \</span>
<span class="cp">	((num * SIS_PLAY_DMA_SIZE) + (addr) + SIS_PLAY_DMA_OFFSET)</span>

<span class="cp">#define SIS_PLAY_DMA_FORMAT_CSO	0x00</span>
<span class="cp">#define		SIS_PLAY_DMA_FORMAT_UNSIGNED	0x00080000</span>
<span class="cp">#define		SIS_PLAY_DMA_FORMAT_8BIT	0x00040000</span>
<span class="cp">#define		SIS_PLAY_DMA_FORMAT_MONO	0x00020000</span>
<span class="cp">#define		SIS_PLAY_DMA_CSO_MASK		0x0000ffff</span>
<span class="cp">#define SIS_PLAY_DMA_BASE	0x04</span>
<span class="cp">#define SIS_PLAY_DMA_CONTROL	0x08</span>
<span class="cp">#define		SIS_PLAY_DMA_STOP_AT_SSO	0x04000000</span>
<span class="cp">#define		SIS_PLAY_DMA_RELEASE		0x02000000</span>
<span class="cp">#define		SIS_PLAY_DMA_LOOP		0x01000000</span>
<span class="cp">#define		SIS_PLAY_DMA_INTR_AT_SSO	0x00080000</span>
<span class="cp">#define		SIS_PLAY_DMA_INTR_AT_ESO	0x00040000</span>
<span class="cp">#define		SIS_PLAY_DMA_INTR_AT_LEO	0x00020000</span>
<span class="cp">#define		SIS_PLAY_DMA_INTR_AT_MLP	0x00010000</span>
<span class="cp">#define		SIS_PLAY_DMA_LEO_MASK		0x0000ffff</span>
<span class="cp">#define SIS_PLAY_DMA_SSO_ESO	0x0c</span>
<span class="cp">#define		SIS_PLAY_DMA_SSO_MASK		0xffff0000</span>
<span class="cp">#define		SIS_PLAY_DMA_ESO_MASK		0x0000ffff</span>

<span class="cm">/* Capture DMA parameters (parameter RAM) */</span>
<span class="cp">#define SIS_CAPTURE_DMA_OFFSET	0x0800</span>
<span class="cp">#define SIS_CAPTURE_DMA_SIZE	0x10</span>
<span class="cp">#define SIS_CAPTURE_DMA_ADDR(addr, num) \</span>
<span class="cp">	((num * SIS_CAPTURE_DMA_SIZE) + (addr) + SIS_CAPTURE_DMA_OFFSET)</span>

<span class="cp">#define	SIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_0	0</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_1	1</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_2	2</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_3	3</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_4	4</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_5	5</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_6	6</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_7	7</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_8	8</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_9	9</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_10	10</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_11	11</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_12	12</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_13	13</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_14	14</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_MIXER_ROUTE_BACK_15	15</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_AC97_PCM_IN		16</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_AC97_MIC_IN		17</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_AC97_LINE1_IN		18</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_AC97_LINE2_IN		19</span>
<span class="cp">#define	SIS_CAPTURE_CHAN_AC97_HANDSE_IN		20</span>

<span class="cp">#define SIS_CAPTURE_DMA_FORMAT_CSO	0x00</span>
<span class="cp">#define		SIS_CAPTURE_DMA_MONO_MODE_MASK	0xc0000000</span>
<span class="cp">#define		SIS_CAPTURE_DMA_MONO_MODE_AVG	0x00000000</span>
<span class="cp">#define		SIS_CAPTURE_DMA_MONO_MODE_LEFT	0x40000000</span>
<span class="cp">#define		SIS_CAPTURE_DMA_MONO_MODE_RIGHT	0x80000000</span>
<span class="cp">#define		SIS_CAPTURE_DMA_FORMAT_UNSIGNED	0x00080000</span>
<span class="cp">#define		SIS_CAPTURE_DMA_FORMAT_8BIT	0x00040000</span>
<span class="cp">#define		SIS_CAPTURE_DMA_FORMAT_MONO	0x00020000</span>
<span class="cp">#define		SIS_CAPTURE_DMA_CSO_MASK		0x0000ffff</span>
<span class="cp">#define SIS_CAPTURE_DMA_BASE		0x04</span>
<span class="cp">#define SIS_CAPTURE_DMA_CONTROL		0x08</span>
<span class="cp">#define		SIS_CAPTURE_DMA_STOP_AT_SSO	0x04000000</span>
<span class="cp">#define		SIS_CAPTURE_DMA_RELEASE		0x02000000</span>
<span class="cp">#define		SIS_CAPTURE_DMA_LOOP		0x01000000</span>
<span class="cp">#define		SIS_CAPTURE_DMA_INTR_AT_LEO	0x00020000</span>
<span class="cp">#define		SIS_CAPTURE_DMA_INTR_AT_MLP	0x00010000</span>
<span class="cp">#define		SIS_CAPTURE_DMA_LEO_MASK		0x0000ffff</span>
<span class="cp">#define SIS_CAPTURE_DMA_RESERVED	0x0c</span>


<span class="cm">/* Mixer routing list start pointer (parameter RAM) */</span>
<span class="cp">#define SIS_MIXER_START_OFFSET	0x1000</span>
<span class="cp">#define SIS_MIXER_START_SIZE	0x04</span>
<span class="cp">#define SIS_MIXER_START_ADDR(addr, num) \</span>
<span class="cp">	((num * SIS_MIXER_START_SIZE) + (addr) + SIS_MIXER_START_OFFSET)</span>

<span class="cp">#define SIS_MIXER_START_MASK	0x0000007f</span>

<span class="cm">/* Mixer routing table (parameter RAM) */</span>
<span class="cp">#define SIS_MIXER_OFFSET	0x1400</span>
<span class="cp">#define SIS_MIXER_SIZE		0x04</span>
<span class="cp">#define SIS_MIXER_ADDR(addr, num) \</span>
<span class="cp">	((num * SIS_MIXER_SIZE) + (addr) + SIS_MIXER_OFFSET)</span>

<span class="cp">#define SIS_MIXER_RIGHT_ATTENUTATION_MASK	0xff000000</span>
<span class="cp">#define 	SIS_MIXER_RIGHT_NO_ATTEN		0xff000000</span>
<span class="cp">#define SIS_MIXER_LEFT_ATTENUTATION_MASK	0x00ff0000</span>
<span class="cp">#define 	SIS_MIXER_LEFT_NO_ATTEN			0x00ff0000</span>
<span class="cp">#define SIS_MIXER_NEXT_ENTRY_MASK		0x00007f00</span>
<span class="cp">#define 	SIS_MIXER_NEXT_ENTRY_NONE		0x00000000</span>
<span class="cp">#define SIS_MIXER_DEST_MASK			0x0000007f</span>
<span class="cp">#define 	SIS_MIXER_DEST_0			0x00000020</span>
<span class="cp">#define 	SIS_MIXER_DEST_1			0x00000021</span>
<span class="cp">#define 	SIS_MIXER_DEST_2			0x00000022</span>
<span class="cp">#define 	SIS_MIXER_DEST_3			0x00000023</span>
<span class="cp">#define 	SIS_MIXER_DEST_4			0x00000024</span>
<span class="cp">#define 	SIS_MIXER_DEST_5			0x00000025</span>
<span class="cp">#define 	SIS_MIXER_DEST_6			0x00000026</span>
<span class="cp">#define 	SIS_MIXER_DEST_7			0x00000027</span>
<span class="cp">#define 	SIS_MIXER_DEST_8			0x00000028</span>
<span class="cp">#define 	SIS_MIXER_DEST_9			0x00000029</span>
<span class="cp">#define 	SIS_MIXER_DEST_10			0x0000002a</span>
<span class="cp">#define 	SIS_MIXER_DEST_11			0x0000002b</span>
<span class="cp">#define 	SIS_MIXER_DEST_12			0x0000002c</span>
<span class="cp">#define 	SIS_MIXER_DEST_13			0x0000002d</span>
<span class="cp">#define 	SIS_MIXER_DEST_14			0x0000002e</span>
<span class="cp">#define 	SIS_MIXER_DEST_15			0x0000002f</span>

<span class="cm">/* Wave Engine Control Parameters (parameter RAM) */</span>
<span class="cp">#define SIS_WAVE_OFFSET		0x2000</span>
<span class="cp">#define SIS_WAVE_SIZE		0x40</span>
<span class="cp">#define SIS_WAVE_ADDR(addr, num) \</span>
<span class="cp">	((num * SIS_WAVE_SIZE) + (addr) + SIS_WAVE_OFFSET)</span>

<span class="cp">#define SIS_WAVE_GENERAL		0x00</span>
<span class="cp">#define		SIS_WAVE_GENERAL_WAVE_VOLUME			0x80000000</span>
<span class="cp">#define		SIS_WAVE_GENERAL_MUSIC_VOLUME			0x00000000</span>
<span class="cp">#define		SIS_WAVE_GENERAL_VOLUME_MASK			0x7f000000</span>
<span class="cp">#define SIS_WAVE_GENERAL_ARTICULATION	0x04</span>
<span class="cp">#define		SIS_WAVE_GENERAL_ARTICULATION_DELTA_MASK	0x3fff0000</span>
<span class="cp">#define SIS_WAVE_ARTICULATION		0x08</span>
<span class="cp">#define SIS_WAVE_TIMER			0x0c</span>
<span class="cp">#define SIS_WAVE_GENERATOR		0x10</span>
<span class="cp">#define SIS_WAVE_CHANNEL_CONTROL	0x14</span>
<span class="cp">#define		SIS_WAVE_CHANNEL_CONTROL_FIRST_SAMPLE		0x80000000</span>
<span class="cp">#define		SIS_WAVE_CHANNEL_CONTROL_AMP_ENABLE		0x40000000</span>
<span class="cp">#define		SIS_WAVE_CHANNEL_CONTROL_FILTER_ENABLE		0x20000000</span>
<span class="cp">#define		SIS_WAVE_CHANNEL_CONTROL_INTERPOLATE_ENABLE	0x10000000</span>
<span class="cp">#define SIS_WAVE_LFO_EG_CONTROL		0x18</span>
<span class="cp">#define SIS_WAVE_LFO_EG_CONTROL_2	0x1c</span>
<span class="cp">#define SIS_WAVE_LFO_EG_CONTROL_3	0x20</span>
<span class="cp">#define SIS_WAVE_LFO_EG_CONTROL_4	0x24</span>

<span class="cp">#endif </span><span class="cm">/* __sis7019_h__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
