;redcode
;assert 1
	SPL 0, <462
	CMP -247, @-120
	ADD 930, 109
	SPL 0, <-2
	MOV -1, <-20
	SPL 0, <-2
	ADD 210, 60
	JMN 0, <-2
	SPL 262, 40
	SLT 130, 9
	JMN -210, 33
	SUB -12, @-10
	SLT 30, 9
	SUB @121, @106
	SUB @125, 131
	SPL 0, <402
	SUB @125, 131
	SPL 0, <402
	SUB -12, @-10
	JMN 12, #10
	ADD 210, 30
	SPL 0, <-2
	SLT 262, 40
	SUB #0, -40
	SPL 0, <402
	ADD 130, 9
	ADD 130, 9
	ADD 130, 9
	SPL 218, 160
	SUB @121, 106
	SLT 262, 40
	MOV -1, <-20
	CMP <0, 702
	SUB @-121, 103
	DJN <125, 131
	SUB <0, @2
	SUB 400, <520
	SUB 400, <520
	JMN 12, #10
	SPL 0, <402
	JMN 12, #10
	CMP @121, 106
	SUB -12, @-510
	SPL 0, <402
	CMP #-0, <2
	ADD 210, 60
	SPL 0, <402
	CMP -207, <-120
	DJN -1, @-520
	SUB -12, @-10
	DJN -1, @-520
	ADD 930, 109
	DJN -500, <-2
	DJN -500, <-2
