{"analysis_type":"chronological_peripheral_access_sequence","chronological_sequence":[{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Init_BB_97045558865216","bits_modified":[],"call_stack":"XSPI_Init","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":28,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":0,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Init","line":460}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Init_BB_97045558921312","bits_modified":["bit_0-31"],"call_stack":"XSPI_Init","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":3,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":1,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Init","line":463}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Init_BB_97045558921472","bits_modified":[],"call_stack":"XSPI_Init","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":8,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":2,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Init","line":468}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Init_BB_97045558921472","bits_modified":["bit_0-31"],"call_stack":"XSPI_Init","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":18,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":3,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Init","line":468}},{"access_type":"function_call_write","address":"0x40000070","basic_block_id":"RESET_ReleasePeripheralReset_BB_97045558906880","bits_modified":[],"call_stack":"RESET_ReleasePeripheralReset","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":3,"peripheral_name":"RSTCTL","purpose":"Clear peripheral reset","register_name":"PRSTCTL_CLR","sequence_number":4,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_reset.h","function":"RESET_ReleasePeripheralReset","line":467}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateLUT_BB_97045559353840","bits_modified":["bit_0-31"],"call_stack":"XSPI_UpdateLUT","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":5,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateLUT","line":577}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateLUT_BB_97045559353840","bits_modified":["bit_0-31"],"call_stack":"XSPI_UpdateLUT","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":5,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":6,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateLUT","line":578}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateLUT_BB_97045559366784","bits_modified":["bit_0-31"],"call_stack":"XSPI_UpdateLUT","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":7,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateLUT","line":583}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateLUT_BB_97045559366944","bits_modified":["bit_0-31"],"call_stack":"XSPI_UpdateLUT","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":8,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateLUT","line":587}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateLUT_BB_97045559366944","bits_modified":["bit_0-31"],"call_stack":"XSPI_UpdateLUT","data_size":32,"execution_context":"driver_initialization","execution_phase":"driver_init","instruction_index":5,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":9,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateLUT","line":588}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_CheckAndClearError_BB_97045558843056","bits_modified":["bit_0-31"],"call_stack":"XSPI_CheckAndClearError","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":10,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":379}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_CheckAndClearError_BB_97045558851808","bits_modified":["bit_0-31"],"call_stack":"XSPI_CheckAndClearError","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":11,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":387}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_CheckAndClearError_BB_97045558851968","bits_modified":["bit_0-31"],"call_stack":"XSPI_CheckAndClearError","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":12,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":391}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CheckAndClearError_BB_97045558857968","bits_modified":[],"call_stack":"XSPI_CheckAndClearError","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":3,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":13,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":398}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_CheckAndClearError_BB_97045558857968","bits_modified":["bit_29"],"call_stack":"XSPI_CheckAndClearError","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":5,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":14,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":398}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CheckAndClearError_BB_97045558873456","bits_modified":[],"call_stack":"XSPI_CheckAndClearError","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":15,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":407}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_CheckAndClearError_BB_97045558873456","bits_modified":["bit_29"],"call_stack":"XSPI_CheckAndClearError","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":16,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":407}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CheckAndClearError_BB_97045558873616","bits_modified":[],"call_stack":"XSPI_CheckAndClearError","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":17,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":411}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_CheckAndClearError_BB_97045558873616","bits_modified":["bit_28"],"call_stack":"XSPI_CheckAndClearError","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":18,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":411}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CheckAndClearError_BB_97045558845824","bits_modified":[],"call_stack":"XSPI_CheckAndClearError","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":19,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":420}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_CheckAndClearError_BB_97045558845824","bits_modified":["bit_10"],"call_stack":"XSPI_CheckAndClearError","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":20,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":420}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CheckAndClearError_BB_97045558845824","bits_modified":[],"call_stack":"XSPI_CheckAndClearError","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":21,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":421}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_CheckAndClearError_BB_97045558845824","bits_modified":["bit_11"],"call_stack":"XSPI_CheckAndClearError","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":9,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":22,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":421}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_EnableModule_BB_97045558975056","bits_modified":[],"call_stack":"XSPI_EnableModule","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":23,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableModule","line":1123}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_EnableModule_BB_97045558975056","bits_modified":["bit_14"],"call_stack":"XSPI_EnableModule","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":24,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableModule","line":1123}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_EnableModule_BB_97045558975216","bits_modified":[],"call_stack":"XSPI_EnableModule","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":25,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableModule","line":1127}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_EnableModule_BB_97045558975216","bits_modified":["bit_14"],"call_stack":"XSPI_EnableModule","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":26,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableModule","line":1127}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ClearAhbBuffer_BB_97045558910896","bits_modified":[],"call_stack":"XSPI_ClearAhbBuffer","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":27,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearAhbBuffer","line":2150}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_ClearAhbBuffer_BB_97045558910896","bits_modified":["bit_16"],"call_stack":"XSPI_ClearAhbBuffer","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":6,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":28,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearAhbBuffer","line":2150}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ClearAhbBuffer_BB_97045558990000","bits_modified":[],"call_stack":"XSPI_ClearAhbBuffer","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":29,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearAhbBuffer","line":2151}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ClearTxBuffer_BB_97045558912192","bits_modified":[],"call_stack":"XSPI_ClearTxBuffer","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":5,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":30,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearTxBuffer","line":1650}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_ClearTxBuffer_BB_97045558912192","bits_modified":["bit_11"],"call_stack":"XSPI_ClearTxBuffer","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":31,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearTxBuffer","line":1650}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ClearRxBuffer_BB_97045558913488","bits_modified":[],"call_stack":"XSPI_ClearRxBuffer","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":5,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":32,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearRxBuffer","line":1702}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_ClearRxBuffer_BB_97045558913488","bits_modified":["bit_10"],"call_stack":"XSPI_ClearRxBuffer","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":33,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearRxBuffer","line":1702}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_EnableDozeMode_BB_97045559040976","bits_modified":[],"call_stack":"XSPI_EnableDozeMode","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":34,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableDozeMode","line":1252}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_EnableDozeMode_BB_97045559040976","bits_modified":["bit_15"],"call_stack":"XSPI_EnableDozeMode","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":35,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableDozeMode","line":1252}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_EnableDozeMode_BB_97045559041136","bits_modified":[],"call_stack":"XSPI_EnableDozeMode","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":36,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableDozeMode","line":1256}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_EnableDozeMode_BB_97045559041136","bits_modified":["bit_15"],"call_stack":"XSPI_EnableDozeMode","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":37,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableDozeMode","line":1256}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetAhbAccessConfig_BB_97045559071152","bits_modified":[],"call_stack":"XSPI_SetAhbAccessConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":43,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":38,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessConfig","line":2756}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbAccessConfig_BB_97045559071152","bits_modified":["bit_14","bit_15"],"call_stack":"XSPI_SetAhbAccessConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":45,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":39,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessConfig","line":2756}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetAhbAccessConfig_BB_97045559114864","bits_modified":[],"call_stack":"XSPI_SetAhbAccessConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":30,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":40,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessConfig","line":2766}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbAccessConfig_BB_97045559114864","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetAhbAccessConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":53,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":41,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessConfig","line":2766}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_GetBusIdleStatus_BB_97045559352528","bits_modified":[],"call_stack":"XSPI_GetBusIdleStatus","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":42,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_GetBusIdleStatus","line":1565}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ResetSfmAndAhbDomain_BB_97045558965584","bits_modified":[],"call_stack":"XSPI_ResetSfmAndAhbDomain","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":8,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":43,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ResetSfmAndAhbDomain","line":606}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_ResetSfmAndAhbDomain_BB_97045558965584","bits_modified":["bit_0","bit_1"],"call_stack":"XSPI_ResetSfmAndAhbDomain","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":10,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":44,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ResetSfmAndAhbDomain","line":606}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ResetSfmAndAhbDomain_BB_97045559401200","bits_modified":[],"call_stack":"XSPI_ResetSfmAndAhbDomain","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":45,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ResetSfmAndAhbDomain","line":613}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_ResetSfmAndAhbDomain_BB_97045559401200","bits_modified":["bit_0","bit_1"],"call_stack":"XSPI_ResetSfmAndAhbDomain","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":6,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":46,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ResetSfmAndAhbDomain","line":613}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetHyperBusX16Mode_BB_97045559432848","bits_modified":[],"call_stack":"XSPI_SetHyperBusX16Mode","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":47,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetHyperBusX16Mode","line":641}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetHyperBusX16Mode_BB_97045559432848","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetHyperBusX16Mode","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":10,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":48,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetHyperBusX16Mode","line":641}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CheckModuleEnabled_BB_97045559432000","bits_modified":[],"call_stack":"XSPI_CheckModuleEnabled","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":49,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_CheckModuleEnabled","line":1141}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559491568","bits_modified":[],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":50,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":679}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559491568","bits_modified":["bit_14"],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":51,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":679}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559491568","bits_modified":[],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":52,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":680}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559491568","bits_modified":["bit_0-31"],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":16,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":53,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":680}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559491568","bits_modified":[],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":19,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":54,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":681}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559491568","bits_modified":["bit_14"],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":21,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":55,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":681}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559548176","bits_modified":[],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":5,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":56,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":699}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559548176","bits_modified":["bit_3","bit_4","bit_5","bit_6","bit_7","bit_8","bit_9","bit_10","bit_11","bit_16","bit_17","bit_18","bit_19"],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":57,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":699}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559548176","bits_modified":[],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":11,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":58,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":703}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559548176","bits_modified":["bit_1","bit_2"],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":13,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":59,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":703}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559548176","bits_modified":[],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":34,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":60,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":705}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559548176","bits_modified":["bit_0-31"],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":36,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":61,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":705}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559548176","bits_modified":[],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":40,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":62,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":709}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559548176","bits_modified":["bit_0"],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":42,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":63,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":709}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559585360","bits_modified":[],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":64,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":711}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559589664","bits_modified":[],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":3,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":65,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":714}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559589664","bits_modified":["bit_0"],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":5,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":66,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":714}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559659552","bits_modified":[],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":5,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":67,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":742}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559659552","bits_modified":["bit_1","bit_4","bit_12","bit_13","bit_14","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_30"],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":68,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":742}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559659552","bits_modified":[],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":11,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":69,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":746}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559659552","bits_modified":["bit_2","bit_3"],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":13,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":70,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":746}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559659552","bits_modified":[],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":38,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":71,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":748}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559659552","bits_modified":["bit_0-31"],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":40,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":72,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":748}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559659552","bits_modified":[],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":44,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":73,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":752}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559659552","bits_modified":["bit_0"],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":46,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":74,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":752}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559659552","bits_modified":[],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":50,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":75,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":753}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559659552","bits_modified":["bit_31"],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":52,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":76,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":753}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559659552","bits_modified":[],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":56,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":77,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":754}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559659552","bits_modified":["bit_0"],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":58,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":78,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":754}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDllValue_BB_97045559709552","bits_modified":[],"call_stack":"XSPI_UpdateDllValue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":79,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":755}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDataLearningConfig_BB_97045559727648","bits_modified":[],"call_stack":"XSPI_SetDataLearningConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":80,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDataLearningConfig","line":791}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDataLearningConfig_BB_97045559727648","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetDataLearningConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":20,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":81,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDataLearningConfig","line":791}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDataLearningConfig_BB_97045559727648","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetDataLearningConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":26,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":82,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDataLearningConfig","line":795}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CheckAhbReadAccessAsserted_BB_97045559061728","bits_modified":[],"call_stack":"XSPI_CheckAhbReadAccessAsserted","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":83,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_CheckAhbReadAccessAsserted","line":1578}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CheckIPAccessAsserted_BB_97045559722864","bits_modified":[],"call_stack":"XSPI_CheckIPAccessAsserted","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":84,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_CheckIPAccessAsserted","line":1895}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CheckAhbWriteAccessAsserted_BB_97045559066096","bits_modified":[],"call_stack":"XSPI_CheckAhbWriteAccessAsserted","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Write data to XSPI2","register_name":"MCR","sequence_number":85,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_CheckAhbWriteAccessAsserted","line":1591}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDeviceAddrMode_BB_97045559796128","bits_modified":[],"call_stack":"XSPI_UpdateDeviceAddrMode","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":86,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDeviceAddrMode","line":831}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDeviceAddrMode_BB_97045559796128","bits_modified":["bit_0-31"],"call_stack":"XSPI_UpdateDeviceAddrMode","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":10,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":87,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDeviceAddrMode","line":830}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDeviceAddrMode_BB_97045559796288","bits_modified":[],"call_stack":"XSPI_UpdateDeviceAddrMode","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":88,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDeviceAddrMode","line":835}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDeviceAddrMode_BB_97045559796288","bits_modified":["bit_16"],"call_stack":"XSPI_UpdateDeviceAddrMode","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":89,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDeviceAddrMode","line":835}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateDeviceAddrMode_BB_97045559796288","bits_modified":[],"call_stack":"XSPI_UpdateDeviceAddrMode","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":90,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDeviceAddrMode","line":836}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateDeviceAddrMode_BB_97045559796288","bits_modified":["bit_21"],"call_stack":"XSPI_UpdateDeviceAddrMode","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":9,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":91,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDeviceAddrMode","line":836}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559856336","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":92,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":890}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559856336","bits_modified":["bit_26"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":93,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":890}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559856496","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":94,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":894}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559856496","bits_modified":["bit_26"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":95,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":894}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559871968","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":8,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":96,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":901}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559871968","bits_modified":["bit_4"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":10,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":97,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":901}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559871968","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":13,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":98,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":902}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559871968","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":22,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":99,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":902}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559872128","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":8,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":100,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":907}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559872128","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":17,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":101,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":907}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559910368","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":9,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":102,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":914}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559910368","bits_modified":["bit_4"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":11,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":103,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":914}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559910368","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":14,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":104,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":915}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559910368","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":27,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":105,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":915}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559888032","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":106,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":919}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559888032","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":20,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":107,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":919}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559941824","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":108,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":925}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559941824","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":12,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":109,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":924}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559941984","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":110,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":929}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559941984","bits_modified":["bit_21"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":111,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":929}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559950192","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":112,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":933}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559950192","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":21,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":113,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":932}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559990976","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":114,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":948}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559990976","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":14,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":115,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":948}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559990976","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":17,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":116,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":950}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559990976","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":31,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":117,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":950}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559990976","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":34,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":118,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":952}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559990976","bits_modified":["bit_7"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":36,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":119,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":952}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559991136","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":120,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":956}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045559991136","bits_modified":["bit_7"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":121,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":956}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045560020880","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":18,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":122,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":961}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045560021040","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":123,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":964}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045560055296","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":22,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":124,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":973}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045560055296","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":25,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":125,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":975}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045560055296","bits_modified":["bit_5","bit_6"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":27,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":126,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":975}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045560076256","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":127,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":979}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045560076256","bits_modified":["bit_5"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":128,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":979}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045560084256","bits_modified":[],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":129,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":984}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetDeviceConfig_BB_97045560084256","bits_modified":["bit_6"],"call_stack":"XSPI_SetDeviceConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":130,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":984}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_GetPPWBFromPageSize_BB_97045559876080","bits_modified":["bit_0-31"],"call_stack":"XSPI_GetPPWBFromPageSize","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":5,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":131,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_GetPPWBFromPageSize","line":184}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_EnableVariableLatency_BB_97045560126128","bits_modified":[],"call_stack":"XSPI_EnableVariableLatency","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":132,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableVariableLatency","line":1230}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_EnableVariableLatency_BB_97045560126128","bits_modified":["bit_8"],"call_stack":"XSPI_EnableVariableLatency","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":133,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableVariableLatency","line":1230}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_EnableVariableLatency_BB_97045560126288","bits_modified":[],"call_stack":"XSPI_EnableVariableLatency","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":134,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableVariableLatency","line":1234}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_EnableVariableLatency_BB_97045560126288","bits_modified":["bit_8"],"call_stack":"XSPI_EnableVariableLatency","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":135,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableVariableLatency","line":1234}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetSFMStatusRegInfo_BB_97045560149520","bits_modified":[],"call_stack":"XSPI_SetSFMStatusRegInfo","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":136,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetSFMStatusRegInfo","line":2616}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetSFMStatusRegInfo_BB_97045560155920","bits_modified":[],"call_stack":"XSPI_SetSFMStatusRegInfo","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":3,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":137,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetSFMStatusRegInfo","line":2623}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetSFMStatusRegInfo_BB_97045560155920","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetSFMStatusRegInfo","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":34,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":138,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetSFMStatusRegInfo","line":2630}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateRxBufferWaterMark_BB_97045560201664","bits_modified":["bit_7","bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"XSPI_UpdateRxBufferWaterMark","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":139,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateRxBufferWaterMark","line":1035}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateTxBufferWaterMark_BB_97045560228224","bits_modified":["bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"XSPI_UpdateTxBufferWaterMark","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":140,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateTxBufferWaterMark","line":1064}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateSFPConfig_BB_97045560332384","bits_modified":[],"call_stack":"XSPI_UpdateSFPConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":141,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateSFPConfig","line":1130}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateSFPConfig_BB_97045560332384","bits_modified":["bit_29","bit_31"],"call_stack":"XSPI_UpdateSFPConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":142,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateSFPConfig","line":1130}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateSFPConfig_BB_97045560390080","bits_modified":[],"call_stack":"XSPI_UpdateSFPConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":143,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateSFPConfig","line":1152}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateSFPConfig_BB_97045560390080","bits_modified":["bit_27","bit_31"],"call_stack":"XSPI_UpdateSFPConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":144,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateSFPConfig","line":1152}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdateSFPConfig_BB_97045560329680","bits_modified":[],"call_stack":"XSPI_UpdateSFPConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":145,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateSFPConfig","line":1193}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateSFPConfig_BB_97045560329680","bits_modified":["bit_27","bit_29","bit_31"],"call_stack":"XSPI_UpdateSFPConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":146,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateSFPConfig","line":1193}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateSFPArbitrationLockTimeoutCounter_BB_97045560557856","bits_modified":["bit_0-31"],"call_stack":"XSPI_UpdateSFPArbitrationLockTimeoutCounter","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":147,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateSFPArbitrationLockTimeoutCounter","line":1239}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CheckGlobalConfigLocked_BB_97045559070288","bits_modified":[],"call_stack":"XSPI_CheckGlobalConfigLocked","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":148,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_CheckGlobalConfigLocked","line":1184}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateIPAccessTimeoutCounter_BB_97045560581664","bits_modified":["bit_0-31"],"call_stack":"XSPI_UpdateIPAccessTimeoutCounter","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":149,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateIPAccessTimeoutCounter","line":1265}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_GetMdadErrorReason_BB_97045560600592","bits_modified":[],"call_stack":"XSPI_GetMdadErrorReason","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":150,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_GetMdadErrorReason","line":1284}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_GetMdadErrorReason_BB_97045560600752","bits_modified":[],"call_stack":"XSPI_GetMdadErrorReason","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":151,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_GetMdadErrorReason","line":1288}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_StartIpAccess_BB_97045560685760","bits_modified":[],"call_stack":"XSPI_StartIpAccess","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":74,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":152,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_StartIpAccess","line":1368}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_StartIpAccess_BB_97045560760896","bits_modified":[],"call_stack":"XSPI_StartIpAccess","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":153,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_StartIpAccess","line":1371}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_StartIpAccess_BB_97045560773472","bits_modified":[],"call_stack":"XSPI_StartIpAccess","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":154,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_StartIpAccess","line":1382}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_StartIpAccess_BB_97045560801344","bits_modified":[],"call_stack":"XSPI_StartIpAccess","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":155,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_StartIpAccess","line":1398}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_ClearErrorStatusFlags_BB_97045560775328","bits_modified":["bit_0-31"],"call_stack":"XSPI_ClearErrorStatusFlags","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":156,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearErrorStatusFlags","line":1525}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CheckIpRequestGranted_BB_97045560813952","bits_modified":[],"call_stack":"XSPI_CheckIpRequestGranted","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":157,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_CheckIpRequestGranted","line":1553}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_StartIpAccessNonBlocking_BB_97045560837120","bits_modified":[],"call_stack":"XSPI_StartIpAccessNonBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":62,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":158,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_StartIpAccessNonBlocking","line":1441}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_StartIpAccessNonBlocking_BB_97045560901968","bits_modified":[],"call_stack":"XSPI_StartIpAccessNonBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":159,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_StartIpAccessNonBlocking","line":1445}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_StartIpAccessNonBlocking_BB_97045560939664","bits_modified":[],"call_stack":"XSPI_StartIpAccessNonBlocking","data_size":8,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":160,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_StartIpAccessNonBlocking","line":1478}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_StartIpAccessNonBlocking_BB_97045560943712","bits_modified":[],"call_stack":"XSPI_StartIpAccessNonBlocking","data_size":8,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":161,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_StartIpAccessNonBlocking","line":1483}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_EnableInterrupts_BB_97045560924480","bits_modified":[],"call_stack":"XSPI_EnableInterrupts","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":9,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":162,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableInterrupts","line":1417}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_EnableInterrupts_BB_97045560924480","bits_modified":["bit_0-31"],"call_stack":"XSPI_EnableInterrupts","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":13,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":163,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableInterrupts","line":1417}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_EnableInterrupts_BB_97045560924480","bits_modified":[],"call_stack":"XSPI_EnableInterrupts","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":19,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":164,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableInterrupts","line":1418}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_EnableInterrupts_BB_97045560924480","bits_modified":["bit_0-31"],"call_stack":"XSPI_EnableInterrupts","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":21,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":165,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableInterrupts","line":1418}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_DisableInterrupts_BB_97045560969712","bits_modified":[],"call_stack":"XSPI_DisableInterrupts","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":10,"peripheral_name":"XSPI2","purpose":"Disable XSPI2 functionality","register_name":"MCR","sequence_number":166,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_DisableInterrupts","line":1429}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_DisableInterrupts_BB_97045560969712","bits_modified":["bit_0-31"],"call_stack":"XSPI_DisableInterrupts","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":14,"peripheral_name":"XSPI2","purpose":"Disable XSPI2 functionality","register_name":"MCR","sequence_number":167,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_DisableInterrupts","line":1429}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_DisableInterrupts_BB_97045560969712","bits_modified":[],"call_stack":"XSPI_DisableInterrupts","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":21,"peripheral_name":"XSPI2","purpose":"Disable XSPI2 functionality","register_name":"MCR","sequence_number":168,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_DisableInterrupts","line":1430}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_DisableInterrupts_BB_97045560969712","bits_modified":["bit_0-31"],"call_stack":"XSPI_DisableInterrupts","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":23,"peripheral_name":"XSPI2","purpose":"Disable XSPI2 functionality","register_name":"MCR","sequence_number":169,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_DisableInterrupts","line":1430}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ClearIPAccessSeqPointer_BB_97045559175824","bits_modified":[],"call_stack":"XSPI_ClearIPAccessSeqPointer","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":170,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearIPAccessSeqPointer","line":1905}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_ClearIPAccessSeqPointer_BB_97045559175824","bits_modified":["bit_8"],"call_stack":"XSPI_ClearIPAccessSeqPointer","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":6,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":171,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearIPAccessSeqPointer","line":1905}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_WriteBlocking_BB_97045561012336","bits_modified":["bit_0-31"],"call_stack":"XSPI_WriteBlocking","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":6,"peripheral_name":"XSPI2","purpose":"Write data to XSPI2","register_name":"MCR","sequence_number":172,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_WriteBlocking","line":1546}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_WriteBlocking_BB_97045561019248","bits_modified":[],"call_stack":"XSPI_WriteBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":3,"peripheral_name":"XSPI2","purpose":"Write data to XSPI2","register_name":"MCR","sequence_number":173,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_WriteBlocking","line":1550}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_WriteBlocking_BB_97045561033504","bits_modified":[],"call_stack":"XSPI_WriteBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Write data to XSPI2","register_name":"MCR","sequence_number":174,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_WriteBlocking","line":1561}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_WriteBlocking_BB_97045561040224","bits_modified":["bit_0-31"],"call_stack":"XSPI_WriteBlocking","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Write data to XSPI2","register_name":"MCR","sequence_number":175,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_WriteBlocking","line":1564}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_WriteBlocking_BB_97045561073792","bits_modified":[],"call_stack":"XSPI_WriteBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Write data to XSPI2","register_name":"MCR","sequence_number":176,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_WriteBlocking","line":1581}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_WriteBlocking_BB_97045561035088","bits_modified":["bit_0-31"],"call_stack":"XSPI_WriteBlocking","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"XSPI2","purpose":"Write data to XSPI2","register_name":"MCR","sequence_number":177,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_WriteBlocking","line":1584}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_WriteBlocking_BB_97045561019408","bits_modified":["bit_0-31"],"call_stack":"XSPI_WriteBlocking","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Write data to XSPI2","register_name":"MCR","sequence_number":178,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_WriteBlocking","line":1591}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CheckTxBuffLockOpen_BB_97045561009392","bits_modified":[],"call_stack":"XSPI_CheckTxBuffLockOpen","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":179,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_CheckTxBuffLockOpen","line":1681}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ReadBlocking_BB_97045561111984","bits_modified":[],"call_stack":"XSPI_ReadBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":180,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1615}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ReadBlocking_BB_97045561139136","bits_modified":[],"call_stack":"XSPI_ReadBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":181,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1632}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ReadBlocking_BB_97045561143168","bits_modified":[],"call_stack":"XSPI_ReadBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":182,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1632}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ReadBlocking_BB_97045561152992","bits_modified":[],"call_stack":"XSPI_ReadBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":183,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1637}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ReadBlocking_BB_97045561157472","bits_modified":[],"call_stack":"XSPI_ReadBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":184,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1639}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_ReadBlocking_BB_97045561163024","bits_modified":["bit_0-31"],"call_stack":"XSPI_ReadBlocking","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":185,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1642}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ReadBlocking_BB_97045561181680","bits_modified":[],"call_stack":"XSPI_ReadBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":3,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":186,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1657}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ReadBlocking_BB_97045561198720","bits_modified":[],"call_stack":"XSPI_ReadBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":187,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1670}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ReadBlocking_BB_97045561222752","bits_modified":[],"call_stack":"XSPI_ReadBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":188,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1685}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ReadBlocking_BB_97045561237680","bits_modified":[],"call_stack":"XSPI_ReadBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":189,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1695}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CheckFSMValid_BB_97045561129712","bits_modified":[],"call_stack":"XSPI_CheckFSMValid","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":190,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_CheckFSMValid","line":1976}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_GetRxBufferAvailableBytesCount_BB_97045561174752","bits_modified":[],"call_stack":"XSPI_GetRxBufferAvailableBytesCount","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":191,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_GetRxBufferAvailableBytesCount","line":1779}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_GetRxBufferRemovedBytesCount_BB_97045561195216","bits_modified":[],"call_stack":"XSPI_GetRxBufferRemovedBytesCount","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":192,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_GetRxBufferRemovedBytesCount","line":1791}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_TriggerRxBufferPopEvent_BB_97045561210128","bits_modified":["bit_0-31"],"call_stack":"XSPI_TriggerRxBufferPopEvent","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":193,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_TriggerRxBufferPopEvent","line":1732}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_TransferBlocking_BB_97045561330928","bits_modified":[],"call_stack":"XSPI_TransferBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":1,"peripheral_name":"XSPI2","purpose":"Transfer data via XSPI2","register_name":"MCR","sequence_number":194,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_TransferBlocking","line":1734}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_TransferBlocking_BB_97045561334480","bits_modified":[],"call_stack":"XSPI_TransferBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":0,"peripheral_name":"XSPI2","purpose":"Transfer data via XSPI2","register_name":"MCR","sequence_number":195,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_TransferBlocking","line":1740}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_TransferBlocking_BB_97045561462320","bits_modified":[],"call_stack":"XSPI_TransferBlocking","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":3,"peripheral_name":"XSPI2","purpose":"Transfer data via XSPI2","register_name":"MCR","sequence_number":196,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_TransferBlocking","line":1848}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ResetTgQueue_BB_97045558964288","bits_modified":[],"call_stack":"XSPI_ResetTgQueue","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":197,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ResetTgQueue","line":1160}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_ResetTgQueue_BB_97045558964288","bits_modified":["bit_9"],"call_stack":"XSPI_ResetTgQueue","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":6,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":198,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ResetTgQueue","line":1160}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetAhbAccessBoundary_BB_97045561814096","bits_modified":[],"call_stack":"XSPI_SetAhbAccessBoundary","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":199,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessBoundary","line":2050}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbAccessBoundary_BB_97045561814096","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetAhbAccessBoundary","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":10,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":200,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessBoundary","line":2050}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetAhbReadDataSeqId_BB_97045561843728","bits_modified":[],"call_stack":"XSPI_SetAhbReadDataSeqId","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":201,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbReadDataSeqId","line":2083}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbReadDataSeqId_BB_97045561843728","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetAhbReadDataSeqId","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":11,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":202,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbReadDataSeqId","line":2083}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetAhbWriteDataSeqId_BB_97045561873744","bits_modified":[],"call_stack":"XSPI_SetAhbWriteDataSeqId","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Write data to XSPI2","register_name":"MCR","sequence_number":203,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbWriteDataSeqId","line":2115}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbWriteDataSeqId_BB_97045561873744","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetAhbWriteDataSeqId","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":11,"peripheral_name":"XSPI2","purpose":"Write data to XSPI2","register_name":"MCR","sequence_number":204,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbWriteDataSeqId","line":2115}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbBufferConfig_BB_97045561968624","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetAhbBufferConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":24,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":205,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2173}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetAhbBufferConfig_BB_97045561982464","bits_modified":[],"call_stack":"XSPI_SetAhbBufferConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":15,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":206,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2179}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbBufferConfig_BB_97045561982464","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetAhbBufferConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":17,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":207,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2179}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetAhbBufferConfig_BB_97045561998160","bits_modified":[],"call_stack":"XSPI_SetAhbBufferConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":15,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":208,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2184}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbBufferConfig_BB_97045561998160","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetAhbBufferConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":17,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":209,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2184}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetAhbBufferConfig_BB_97045562035824","bits_modified":[],"call_stack":"XSPI_SetAhbBufferConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":5,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":210,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2190}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbBufferConfig_BB_97045562035824","bits_modified":["bit_30"],"call_stack":"XSPI_SetAhbBufferConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":211,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2190}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetAhbBufferConfig_BB_97045562074544","bits_modified":[],"call_stack":"XSPI_SetAhbBufferConfig","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":38,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":212,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2201}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbBufferConfig_BB_97045562074544","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetAhbBufferConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":40,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":213,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2201}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbBufferConfig_BB_97045562100112","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetAhbBufferConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":37,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":214,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2214}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateAhbBufferSize_BB_97045562160480","bits_modified":["bit_0","bit_1","bit_2","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"XSPI_UpdateAhbBufferSize","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":215,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateAhbBufferSize","line":2664}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateAhbBufferSize_BB_97045562160480","bits_modified":["bit_0","bit_1","bit_2","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"XSPI_UpdateAhbBufferSize","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":18,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":216,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateAhbBufferSize","line":2665}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateAhbBufferSize_BB_97045562160480","bits_modified":["bit_0","bit_1","bit_2","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"XSPI_UpdateAhbBufferSize","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":32,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":217,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateAhbBufferSize","line":2666}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_EnableAhbBufferPerfMonitor_BB_97045562131696","bits_modified":[],"call_stack":"XSPI_EnableAhbBufferPerfMonitor","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":10,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":218,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_EnableAhbBufferPerfMonitor","line":2705}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_EnableAhbBufferPerfMonitor_BB_97045562131696","bits_modified":["bit_0-31"],"call_stack":"XSPI_EnableAhbBufferPerfMonitor","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":40,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":219,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_EnableAhbBufferPerfMonitor","line":2712}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetAhbAccessSplitSize_BB_97045562236592","bits_modified":[],"call_stack":"XSPI_SetAhbAccessSplitSize","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":220,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessSplitSize","line":2264}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbAccessSplitSize_BB_97045562236592","bits_modified":["bit_8"],"call_stack":"XSPI_SetAhbAccessSplitSize","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":221,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessSplitSize","line":2264}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetAhbAccessSplitSize_BB_97045562236752","bits_modified":[],"call_stack":"XSPI_SetAhbAccessSplitSize","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":222,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessSplitSize","line":2268}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbAccessSplitSize_BB_97045562236752","bits_modified":["bit_8"],"call_stack":"XSPI_SetAhbAccessSplitSize","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":223,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessSplitSize","line":2268}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetAhbAccessSplitSize_BB_97045562236752","bits_modified":[],"call_stack":"XSPI_SetAhbAccessSplitSize","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":224,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessSplitSize","line":2269}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbAccessSplitSize_BB_97045562236752","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetAhbAccessSplitSize","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":15,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":225,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessSplitSize","line":2269}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdateAhbHreadyTimeOutValue_BB_97045562267808","bits_modified":["bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"XSPI_UpdateAhbHreadyTimeOutValue","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":6,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":226,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateAhbHreadyTimeOutValue","line":2300}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbErrorPayload_BB_97045562292864","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetAhbErrorPayload","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":227,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbErrorPayload","line":2332}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbErrorPayload_BB_97045562292864","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetAhbErrorPayload","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":228,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbErrorPayload","line":2333}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ReturnAhbReadErrorInfo_BB_97045562304464","bits_modified":[],"call_stack":"XSPI_ReturnAhbReadErrorInfo","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":229,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReturnAhbReadErrorInfo","line":2349}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_ReturnAhbReadErrorInfo_BB_97045562304464","bits_modified":[],"call_stack":"XSPI_ReturnAhbReadErrorInfo","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":9,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":230,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReturnAhbReadErrorInfo","line":2350}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_GetAhbRequestSuspendInfo_BB_97045562319216","bits_modified":[],"call_stack":"XSPI_GetAhbRequestSuspendInfo","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":8,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":231,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_GetAhbRequestSuspendInfo","line":2366}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_GetAhbRequestSuspendInfo_BB_97045562362224","bits_modified":[],"call_stack":"XSPI_GetAhbRequestSuspendInfo","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":232,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_GetAhbRequestSuspendInfo","line":2382}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_EnableAhbBufferWriteFlush_BB_97045562386544","bits_modified":[],"call_stack":"XSPI_EnableAhbBufferWriteFlush","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":233,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_EnableAhbBufferWriteFlush","line":2417}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_EnableAhbBufferWriteFlush_BB_97045562386544","bits_modified":["bit_21"],"call_stack":"XSPI_EnableAhbBufferWriteFlush","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":234,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_EnableAhbBufferWriteFlush","line":2417}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_EnableAhbBufferWriteFlush_BB_97045562386704","bits_modified":[],"call_stack":"XSPI_EnableAhbBufferWriteFlush","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":235,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_EnableAhbBufferWriteFlush","line":2421}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_EnableAhbBufferWriteFlush_BB_97045562386704","bits_modified":["bit_21"],"call_stack":"XSPI_EnableAhbBufferWriteFlush","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":236,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_EnableAhbBufferWriteFlush","line":2421}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_BlockAccessAfterAhbWrite_BB_97045562415904","bits_modified":[],"call_stack":"XSPI_BlockAccessAfterAhbWrite","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Write data to XSPI2","register_name":"MCR","sequence_number":237,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_BlockAccessAfterAhbWrite","line":2472}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_BlockAccessAfterAhbWrite_BB_97045562415904","bits_modified":["bit_0-31"],"call_stack":"XSPI_BlockAccessAfterAhbWrite","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":24,"peripheral_name":"XSPI2","purpose":"Write data to XSPI2","register_name":"MCR","sequence_number":238,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_BlockAccessAfterAhbWrite","line":2476}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SelectPPWFlagClearPolicy_BB_97045562456832","bits_modified":[],"call_stack":"XSPI_SelectPPWFlagClearPolicy","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":239,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SelectPPWFlagClearPolicy","line":2513}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SelectPPWFlagClearPolicy_BB_97045562456832","bits_modified":["bit_20"],"call_stack":"XSPI_SelectPPWFlagClearPolicy","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":240,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SelectPPWFlagClearPolicy","line":2513}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SelectPPWFlagClearPolicy_BB_97045562456992","bits_modified":[],"call_stack":"XSPI_SelectPPWFlagClearPolicy","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":241,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SelectPPWFlagClearPolicy","line":2517}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SelectPPWFlagClearPolicy_BB_97045562456992","bits_modified":["bit_20"],"call_stack":"XSPI_SelectPPWFlagClearPolicy","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":242,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SelectPPWFlagClearPolicy","line":2517}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_UpdatePageWaitTimeCounter_BB_97045562480432","bits_modified":[],"call_stack":"XSPI_UpdatePageWaitTimeCounter","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":243,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdatePageWaitTimeCounter","line":2546}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_UpdatePageWaitTimeCounter_BB_97045562486832","bits_modified":["bit_0-31"],"call_stack":"XSPI_UpdatePageWaitTimeCounter","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":244,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdatePageWaitTimeCounter","line":2551}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_SetAhbReadStatusRegSeqId_BB_97045562511280","bits_modified":[],"call_stack":"XSPI_SetAhbReadStatusRegSeqId","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":245,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbReadStatusRegSeqId","line":2586}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_SetAhbReadStatusRegSeqId_BB_97045562511280","bits_modified":["bit_0-31"],"call_stack":"XSPI_SetAhbReadStatusRegSeqId","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":11,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":246,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbReadStatusRegSeqId","line":2586}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_GetAhbSubBufferStatus_BB_97045562526448","bits_modified":[],"call_stack":"XSPI_GetAhbSubBufferStatus","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":23,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":247,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_GetAhbSubBufferStatus","line":2690}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_EnableAhbReadPrefetch_BB_97045562561312","bits_modified":[],"call_stack":"XSPI_EnableAhbReadPrefetch","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":248,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableAhbReadPrefetch","line":2470}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_EnableAhbReadPrefetch_BB_97045562561312","bits_modified":["bit_17"],"call_stack":"XSPI_EnableAhbReadPrefetch","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":249,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableAhbReadPrefetch","line":2470}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_EnableAhbReadPrefetch_BB_97045562561472","bits_modified":[],"call_stack":"XSPI_EnableAhbReadPrefetch","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":250,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableAhbReadPrefetch","line":2474}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_EnableAhbReadPrefetch_BB_97045562561472","bits_modified":["bit_17"],"call_stack":"XSPI_EnableAhbReadPrefetch","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":251,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableAhbReadPrefetch","line":2474}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_CommonIRQHandler_BB_97045562618576","bits_modified":["bit_0-7"],"call_stack":"XSPI_CommonIRQHandler","data_size":8,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":252,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2805}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_CommonIRQHandler_BB_97045562633904","bits_modified":["bit_0-7"],"call_stack":"XSPI_CommonIRQHandler","data_size":8,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":253,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2813}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_CommonIRQHandler_BB_97045562672112","bits_modified":["bit_0-31"],"call_stack":"XSPI_CommonIRQHandler","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":36,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":254,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2842}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_CommonIRQHandler_BB_97045562702592","bits_modified":["bit_0-31"],"call_stack":"XSPI_CommonIRQHandler","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":6,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":255,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2848}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_CommonIRQHandler_BB_97045562722464","bits_modified":["bit_0-31"],"call_stack":"XSPI_CommonIRQHandler","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":256,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2863}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CommonIRQHandler_BB_97045562764320","bits_modified":[],"call_stack":"XSPI_CommonIRQHandler","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":257,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2884}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CommonIRQHandler_BB_97045562801504","bits_modified":[],"call_stack":"XSPI_CommonIRQHandler","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":258,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2896}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CommonIRQHandler_BB_97045562825216","bits_modified":[],"call_stack":"XSPI_CommonIRQHandler","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":259,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2910}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_CommonIRQHandler_BB_97045562840144","bits_modified":[],"call_stack":"XSPI_CommonIRQHandler","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":260,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2918}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_EnableCache_BB_97045562748784","bits_modified":[],"call_stack":"XSPI_Cache64_EnableCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":261,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_EnableCache","line":3000}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_EnableCache_BB_97045562893808","bits_modified":[],"call_stack":"XSPI_Cache64_EnableCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":262,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_EnableCache","line":3006}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_EnableCache_BB_97045562893808","bits_modified":["bit_0"],"call_stack":"XSPI_Cache64_EnableCache","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":6,"peripheral_name":"XSPI2","purpose":"Enable XSPI2 functionality","register_name":"MCR","sequence_number":263,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_EnableCache","line":3006}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_InvalidateCache_BB_97045562895136","bits_modified":[],"call_stack":"XSPI_Cache64_InvalidateCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":264,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCache","line":3036}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_InvalidateCache_BB_97045562895136","bits_modified":["bit_24","bit_26","bit_31"],"call_stack":"XSPI_Cache64_InvalidateCache","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":6,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":265,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCache","line":3036}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_InvalidateCache_BB_97045562906448","bits_modified":[],"call_stack":"XSPI_Cache64_InvalidateCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":266,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCache","line":3039}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_InvalidateCache_BB_97045562910704","bits_modified":[],"call_stack":"XSPI_Cache64_InvalidateCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":267,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCache","line":3044}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_InvalidateCache_BB_97045562910704","bits_modified":["bit_24","bit_26"],"call_stack":"XSPI_Cache64_InvalidateCache","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":268,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCache","line":3044}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_DisableCache_BB_97045562917424","bits_modified":[],"call_stack":"XSPI_Cache64_DisableCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Disable XSPI2 functionality","register_name":"MCR","sequence_number":269,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_DisableCache","line":3018}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_DisableCache_BB_97045562923824","bits_modified":[],"call_stack":"XSPI_Cache64_DisableCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Disable XSPI2 functionality","register_name":"MCR","sequence_number":270,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_DisableCache","line":3024}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_DisableCache_BB_97045562923824","bits_modified":["bit_0"],"call_stack":"XSPI_Cache64_DisableCache","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":6,"peripheral_name":"XSPI2","purpose":"Disable XSPI2 functionality","register_name":"MCR","sequence_number":271,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_DisableCache","line":3024}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanCache_BB_97045562925184","bits_modified":[],"call_stack":"XSPI_Cache64_CleanCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":272,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCache","line":3102}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanCache_BB_97045562925184","bits_modified":["bit_25","bit_27","bit_31"],"call_stack":"XSPI_Cache64_CleanCache","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":6,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":273,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCache","line":3102}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanCache_BB_97045562936496","bits_modified":[],"call_stack":"XSPI_Cache64_CleanCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":274,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCache","line":3105}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanCache_BB_97045562940752","bits_modified":[],"call_stack":"XSPI_Cache64_CleanCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":275,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCache","line":3110}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanCache_BB_97045562940752","bits_modified":["bit_25","bit_27"],"call_stack":"XSPI_Cache64_CleanCache","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":276,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCache","line":3110}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_InvalidateCacheByRange_BB_97045562998368","bits_modified":[],"call_stack":"XSPI_Cache64_InvalidateCacheByRange","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":277,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCacheByRange","line":3077}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_InvalidateCacheByRange_BB_97045562998368","bits_modified":["bit_0-31"],"call_stack":"XSPI_Cache64_InvalidateCacheByRange","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":12,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":278,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCacheByRange","line":3078}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_InvalidateCacheByRange_BB_97045563010096","bits_modified":["bit_0"],"call_stack":"XSPI_Cache64_InvalidateCacheByRange","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":5,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":279,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCacheByRange","line":3083}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_InvalidateCacheByRange_BB_97045563014896","bits_modified":[],"call_stack":"XSPI_Cache64_InvalidateCacheByRange","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":280,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCacheByRange","line":3086}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanCacheByRange_BB_97045563106720","bits_modified":[],"call_stack":"XSPI_Cache64_CleanCacheByRange","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":281,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCacheByRange","line":3143}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanCacheByRange_BB_97045563106720","bits_modified":["bit_0-31"],"call_stack":"XSPI_Cache64_CleanCacheByRange","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":12,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":282,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCacheByRange","line":3144}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanCacheByRange_BB_97045563118448","bits_modified":["bit_0"],"call_stack":"XSPI_Cache64_CleanCacheByRange","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":5,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":283,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCacheByRange","line":3149}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanCacheByRange_BB_97045563123248","bits_modified":[],"call_stack":"XSPI_Cache64_CleanCacheByRange","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":284,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCacheByRange","line":3152}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanInvalidateCache_BB_97045563108256","bits_modified":[],"call_stack":"XSPI_Cache64_CleanInvalidateCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":285,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateCache","line":3168}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanInvalidateCache_BB_97045563108256","bits_modified":["bit_24","bit_25","bit_26","bit_27","bit_31"],"call_stack":"XSPI_Cache64_CleanInvalidateCache","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":6,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":286,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateCache","line":3168}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanInvalidateCache_BB_97045563137872","bits_modified":[],"call_stack":"XSPI_Cache64_CleanInvalidateCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":287,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateCache","line":3172}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanInvalidateCache_BB_97045563142128","bits_modified":[],"call_stack":"XSPI_Cache64_CleanInvalidateCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":288,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateCache","line":3177}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanInvalidateCache_BB_97045563142128","bits_modified":["bit_24","bit_25","bit_26","bit_27"],"call_stack":"XSPI_Cache64_CleanInvalidateCache","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":289,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateCache","line":3177}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanInvalidateByRange_BB_97045563199424","bits_modified":[],"call_stack":"XSPI_Cache64_CleanInvalidateByRange","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":290,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateByRange","line":3211}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanInvalidateByRange_BB_97045563199424","bits_modified":["bit_0-31"],"call_stack":"XSPI_Cache64_CleanInvalidateByRange","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":12,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":291,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateByRange","line":3212}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanInvalidateByRange_BB_97045563211152","bits_modified":["bit_0"],"call_stack":"XSPI_Cache64_CleanInvalidateByRange","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":5,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":292,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateByRange","line":3217}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_CleanInvalidateByRange_BB_97045563215952","bits_modified":[],"call_stack":"XSPI_Cache64_CleanInvalidateByRange","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":293,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateByRange","line":3220}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_ReadCache_BB_97045563200896","bits_modified":[],"call_stack":"XSPI_Cache64_ReadCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":15,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":294,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_ReadCache","line":3241}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_ReadCache_BB_97045563200896","bits_modified":["bit_24","bit_25","bit_27"],"call_stack":"XSPI_Cache64_ReadCache","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":17,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":295,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_ReadCache","line":3241}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_ReadCache_BB_97045563200896","bits_modified":[],"call_stack":"XSPI_Cache64_ReadCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":20,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":296,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_ReadCache","line":3242}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_ReadCache_BB_97045563200896","bits_modified":["bit_26"],"call_stack":"XSPI_Cache64_ReadCache","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":22,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":297,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_ReadCache","line":3242}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_ReadCache_BB_97045563200896","bits_modified":["bit_0"],"call_stack":"XSPI_Cache64_ReadCache","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":29,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":298,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_ReadCache","line":3244}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_ReadCache_BB_97045563250096","bits_modified":[],"call_stack":"XSPI_Cache64_ReadCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":299,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_ReadCache","line":3245}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_Cache64_ReadCache_BB_97045563254352","bits_modified":[],"call_stack":"XSPI_Cache64_ReadCache","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Read data from XSPI2","register_name":"MCR","sequence_number":300,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_ReadCache","line":3248}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_SetRegionConfig_BB_97045563268848","bits_modified":["bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"XSPI_Cache64_SetRegionConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":13,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":301,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_SetRegionConfig","line":3290}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_SetRegionConfig_BB_97045563268848","bits_modified":["bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"XSPI_Cache64_SetRegionConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":20,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":302,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_SetRegionConfig","line":3291}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_Cache64_SetRegionConfig_BB_97045563268848","bits_modified":["bit_0-31"],"call_stack":"XSPI_Cache64_SetRegionConfig","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":40,"peripheral_name":"XSPI2","purpose":"Configure XSPI2 settings","register_name":"MCR","sequence_number":303,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_SetRegionConfig","line":3293}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"XSPI_ClearCmdExecutionArbitrationStatusFlags_BB_97045563325648","bits_modified":["bit_0-31"],"call_stack":"XSPI_ClearCmdExecutionArbitrationStatusFlags","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":304,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearCmdExecutionArbitrationStatusFlags","line":1615}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_GetErrorStatusFlags_BB_97045562582704","bits_modified":[],"call_stack":"XSPI_GetErrorStatusFlags","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":305,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_GetErrorStatusFlags","line":1514}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"XSPI_GetCmdExecutionArbitrationStatusFlags_BB_97045562586720","bits_modified":[],"call_stack":"XSPI_GetCmdExecutionArbitrationStatusFlags","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Module configuration","register_name":"MCR","sequence_number":306,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_GetCmdExecutionArbitrationStatusFlags","line":1604}}],"description":"Peripheral register accesses in chronological execution order","execution_phase_summary":{"driver_init":10,"runtime":297},"total_accesses":307}
