$date
	Thu Aug 10 12:17:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module leftshiftreg_tb $end
$var wire 4 ! out_tb [3:0] $end
$var reg 1 " clk $end
$var reg 1 # in_tb $end
$var reg 1 $ rst $end
$scope module u_Lshift $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var reg 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
1$
1#
1"
b0 !
$end
#5000
0"
#10000
b1 !
b1 %
1"
0$
#15000
0"
#20000
b10 !
b10 %
1"
0#
#25000
0"
#30000
b101 !
b101 %
1"
1#
#35000
0"
#40000
b1010 !
b1010 %
1"
0#
#45000
0"
#50000
b100 !
b100 %
1"
