<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>MULT18X18B</title><link rel="Prev" href="mult18x18addsubsumb.htm" title="Previous" /><link rel="Next" href="mult18x18c.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/m.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pQ_002fIx71ZajvsqE3735SQekw" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/mult18x18b.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1409140">FPGA Libraries Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="alphanumeric_macro_list.htm#1409140">Alphanumeric Primitives List</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="m.htm#1409140">M</a> &gt; MULT18X18B</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1409140" class="Heading3"><span></span>MULT18X18B</h4><h5 id="ww1372890" class="Heading4"><span></span>DSP Multiplier</h5><p id="ww1372891" class="Body"><span></span>Architectures Supported:</p><div id="ww1406558" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP2/M</div><div id="ww1413696" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP3 (<span style="font-style: italic">for LatticeECP2/M backward compatibility only</span>)</div><div id="ww1372893" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeXP2</div><div class="ww_skin_page_overflow"><p id="ww1372898" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/mult18x18b.gif" width="100%" style="display: block; left: 0.0pt; max-height: 275px; max-width: 197px; top: 0.0pt" alt="" title="" /></p></div><p id="ww1372900" class="Body"><span></span>INPUTS: A17, A16, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, A4, A3, A2, A1, A0, B17, B16, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, B3, B2, B1, B0, SIGNEDA, SIGNEDB, SOURCEA, SOURCEB, CE0, CE1, CE2, CE3, CLK0, CLK1, CLK2, CLK3, RST0, RST1, RST2, RST3, SRIA17, SRIA16, SRIA15, SRIA14, SRIA13, SRIA12, SRIA11, SRIA10, SRIA9, SRIA8, SRIA7, SRIA6, SRIA5, SRIA4, SRIA3, SRIA2, SRIA1, SRIA0, SRIB17, SRIB16, SRIB15, SRIB14, SRIB13, SRIB12, SRIB11, SRIB10, SRIB9, SRIB8, SRIB7, SRIB6, SRIB5, SRIB4, SRIB3, SRIB2, SRIB1, SRIB0</p><p id="ww1372908" class="Body"><span></span>OUTPUTS: SROA17, SROA16, SROA15, SROA14, SROA13, SROA12, SROA11, SROA10, SROA9, SROA8, SROA7, SROA6, SROA5, SROA4, SROA3, SROA2, SROA1, SROA0, SROB17, SROB16, SROB15, SROB14, SROB13, SROB12, SROB11, SROB10, SROB9, SROB8, SROB7, SROB6, SROB5, SROB4, SROB3, SROB2, SROB1, SROB0, P35, P34, P33, P32, P31, P30, P29, P28, P27, P26, P25, P24, P23, P22, P21, P20, P19, P18, P17, P16, P15, P14, P13, P12, P11, P10, P9, P8, P7, P6, P5, P4, P3, P2, P1, P0</p><p id="ww1372914" class="Body"><span></span>ATTRIBUTES: </p><p id="ww1372915" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027707" title="List of Primitive-Specific HDL Attributes">REG_INPUTA_CLK</a></span>: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1372916" class="Body"><span></span>REG_INPUTA_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1372917" class="Body"><span></span>REG_INPUTA_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1372918" class="Body"><span></span>REG_INPUTB_CLK: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1372919" class="Body"><span></span>REG_INPUTB_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1372920" class="Body"><span></span>REG_INPUTB_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1372921" class="Body"><span></span>REG_PIPELINE_CLK: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1372922" class="Body"><span></span>REG_PIPELINE_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1372923" class="Body"><span></span>REG_PIPELINE_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1372924" class="Body"><span></span>REG_OUTPUT_CLK: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1372925" class="Body"><span></span>REG_OUTPUT_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1372926" class="Body"><span></span>REG_OUTPUT_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1372927" class="Body"><span></span>REG_SIGNEDA_CLK: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1372928" class="Body"><span></span>REG_SIGNEDA_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1372929" class="Body"><span></span>REG_SIGNEDA_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1372930" class="Body"><span></span>REG_SIGNEDB_CLK: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1372931" class="Body"><span></span>REG_SIGNEDB_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1372932" class="Body"><span></span>REG_SIGNEDB_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1372933" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027301" title="List of Primitive-Specific HDL Attributes">GSR</a></span>: "ENABLED" (default), "DISABLED"</p><h5 id="ww1372934" class="Heading4"><span></span>Description</h5><p id="ww1409143" class="BodyAfterHead"><span></span>Refer to the following technical notes on the Lattice web site.</p><div id="ww1413118" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=32322" target="_blank">TN1182 - LatticeECP3 sysDSP Usage Guide</a></div><div id="ww1413120" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=21654" target="_blank">TN1107 - LatticeECP2/M sysDSP Usage Guide</a></div><div id="ww1413122" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=23978" target="_blank">TN1140 - LatticeXP2 sysDSP Usage Guide</a></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>