#ifndef 25_5_EMIF_MODULE_ARCHITECTURE_H_
#define 25_5_EMIF_MODULE_ARCHITECTURE_H_

//EMIF Clock Control
//EMIF Requests
//EMIF Signal Descriptions
//EMIF Signal Multiplexing Control
//SDRAM Controller and Interface
//Asynchronous Controller and Interface
//Data Bus Parking
//Reset and Initialization Considerations
//Interrupt Support
//DMA Event Support
//EMIF Signal Multiplexing
//Memory Map
//Priority and Arbitration
//System Considerations
//Power Management
//Emulation Considerations

#endif /* 25_5_EMIF_MODULE_ARCHITECTURE_H_ */
