<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup
Tue Oct 25 14:12:05 2011

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     control_soc_demo
Device,speed:    LCMXO2-1200HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'clk_c' 2.080000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk_c" 2.080000 MHz ;
            30 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#FF0000> 

Passed: The following path meets requirements by 462.341ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A>(ASIC)  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>  (to <A href="#@net:clk_c">clk_c</A> +)
                   FF                        <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>

   Delay:              18.664ns  (49.3% logic, 50.7% route), 12 logic levels.

 Constraint Details:

     18.664ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
    480.769ns delay constraint less
      0.153ns skew and
     -0.389ns WD_SET requirement (totaling 481.005ns) by 462.341ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1,lm8_inst/u1_isp8/instr_4,lm8_inst/u1_isp8/i53/mem_1_1,lm8_inst/u1_isp8/i53/mdL0_1_1,lm8_inst/u1_isp8/SLICE_468,lm8_inst/u1_isp8/dout_rb_1,lm8_inst/u1_isp8/SLICE_468,lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87,lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int,lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405,lm8_inst/u1_isp8/cout_alu,lm8_inst/u1_isp8/SLICE_489,lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227,lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478,lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">Data path</A> lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.518 EBR_R6C14.CLKA to EBR_R6C14.DOA4 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE        19     1.962<A href="#@net:lm8_inst/u1_isp8/instr_4:EBR_R6C14.DOA4:R7C16A.B1:1.962"> EBR_R6C14.DOA4 to R7C16A.B1     </A> <A href="#@net:lm8_inst/u1_isp8/instr_4">lm8_inst/u1_isp8/instr_4</A>
CTOF_DEL    ---     0.452      R7C16A.B1 to      R7C16A.F1 <A href="#@comp:lm8_inst/u1_isp8/i53/mem_1_1">lm8_inst/u1_isp8/i53/mem_1_1</A>
ROUTE         1     2.925<A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_1:R7C16A.F1:R7C14C.A0:2.925">      R7C16A.F1 to R7C14C.A0     </A> <A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_1">lm8_inst/u1_isp8/i53/mdL0_1_1</A>
CTOF_DEL    ---     0.452      R7C14C.A0 to      R7C14C.F0 <A href="#@comp:lm8_inst/u1_isp8/SLICE_468">lm8_inst/u1_isp8/SLICE_468</A>
ROUTE         4     0.399<A href="#@net:lm8_inst/u1_isp8/dout_rb_1:R7C14C.F0:R7C14C.C1:0.399">      R7C14C.F0 to R7C14C.C1     </A> <A href="#@net:lm8_inst/u1_isp8/dout_rb_1">lm8_inst/u1_isp8/dout_rb_1</A>
CTOF_DEL    ---     0.452      R7C14C.C1 to      R7C14C.F1 <A href="#@comp:lm8_inst/u1_isp8/SLICE_468">lm8_inst/u1_isp8/SLICE_468</A>
ROUTE         3     1.296<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1:R7C14C.F1:R10C14B.B0:1.296">      R7C14C.F1 to R10C14B.B0    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1">lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1</A>
C0TOFCO_DE  ---     0.905     R10C14B.B0 to    R10C14B.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1:R10C14B.FCO:R10C14C.FCI:0.000">    R10C14B.FCO to R10C14C.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1</A>
FCITOFCO_D  ---     0.146    R10C14C.FCI to    R10C14C.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2:R10C14C.FCO:R10C14D.FCI:0.000">    R10C14C.FCO to R10C14D.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2</A>
FCITOFCO_D  ---     0.146    R10C14D.FCI to    R10C14D.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3:R10C14D.FCO:R10C15A.FCI:0.000">    R10C14D.FCO to R10C15A.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3</A>
FCITOF1_DE  ---     0.569    R10C15A.FCI to     R10C15A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87</A>
ROUTE         1     0.269<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int:R10C15A.F1:R10C15B.D1:0.269">     R10C15A.F1 to R10C15B.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int">lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int</A>
CTOOFX_DEL  ---     0.661     R10C15B.D1 to   R10C15B.OFX0 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405">lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405</A>
ROUTE         2     0.846<A href="#@net:lm8_inst/u1_isp8/cout_alu:R10C15B.OFX0:R10C17C.D1:0.846">   R10C15B.OFX0 to R10C17C.D1    </A> <A href="#@net:lm8_inst/u1_isp8/cout_alu">lm8_inst/u1_isp8/cout_alu</A>
CTOF_DEL    ---     0.452     R10C17C.D1 to     R10C17C.F1 <A href="#@comp:lm8_inst/u1_isp8/SLICE_489">lm8_inst/u1_isp8/SLICE_489</A>
ROUTE         1     0.544<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227:R10C17C.F1:R10C17A.D1:0.544">     R10C17C.F1 to R10C17A.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227">lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227</A>
CTOF_DEL    ---     0.452     R10C17A.D1 to     R10C17A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478">lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478</A>
ROUTE         1     1.218<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11:R10C17A.F1:R9C19C.D1:1.218">     R10C17A.F1 to R9C19C.D1     </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11">lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11</A>
ZERO_DEL    ---     0.000      R9C19C.D1 to    R9C19C.WDO3 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT:R9C19C.WDO3:R9C19B.WD1:0.000">    R9C19C.WDO3 to R9C19B.WD1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                   18.664   (49.3% logic, 50.7% route), 12 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Source Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:EBR_R6C14.CLKA:3.326">        OSC.OSC to EBR_R6C14.CLKA</A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Destination Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173<A href="#@net:clk_c:OSC.OSC:R9C19B.WCK:3.173">        OSC.OSC to R9C19B.WCK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Passed: The following path meets requirements by 462.807ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A>(ASIC)  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>  (to <A href="#@net:clk_c">clk_c</A> +)
                   FF                        <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>

   Delay:              18.198ns  (50.7% logic, 49.3% route), 13 logic levels.

 Constraint Details:

     18.198ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
    480.769ns delay constraint less
      0.153ns skew and
     -0.389ns WD_SET requirement (totaling 481.005ns) by 462.807ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1,lm8_inst/u1_isp8/instr_4,lm8_inst/u1_isp8/i53/mem_0_1.11,lm8_inst/u1_isp8/i53/mdL0_0_0,lm8_inst/u1_isp8/SLICE_461,lm8_inst/u1_isp8/dout_rb_0,lm8_inst/u1_isp8/u1_isp8_alu/SLICE_483,lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_0,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_88,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co0,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87,lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int,lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405,lm8_inst/u1_isp8/cout_alu,lm8_inst/u1_isp8/SLICE_489,lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227,lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478,lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">Data path</A> lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.518 EBR_R6C14.CLKA to EBR_R6C14.DOA4 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE        19     2.729<A href="#@net:lm8_inst/u1_isp8/instr_4:EBR_R6C14.DOA4:R7C15A.B0:2.729"> EBR_R6C14.DOA4 to R7C15A.B0     </A> <A href="#@net:lm8_inst/u1_isp8/instr_4">lm8_inst/u1_isp8/instr_4</A>
CTOF_DEL    ---     0.452      R7C15A.B0 to      R7C15A.F0 <A href="#@comp:lm8_inst/u1_isp8/i53/mem_0_1.11">lm8_inst/u1_isp8/i53/mem_0_1.11</A>
ROUTE         1     1.223<A href="#@net:lm8_inst/u1_isp8/i53/mdL0_0_0:R7C15A.F0:R7C14B.A0:1.223">      R7C15A.F0 to R7C14B.A0     </A> <A href="#@net:lm8_inst/u1_isp8/i53/mdL0_0_0">lm8_inst/u1_isp8/i53/mdL0_0_0</A>
CTOF_DEL    ---     0.452      R7C14B.A0 to      R7C14B.F0 <A href="#@comp:lm8_inst/u1_isp8/SLICE_461">lm8_inst/u1_isp8/SLICE_461</A>
ROUTE         5     1.240<A href="#@net:lm8_inst/u1_isp8/dout_rb_0:R7C14B.F0:R10C13A.D1:1.240">      R7C14B.F0 to R10C13A.D1    </A> <A href="#@net:lm8_inst/u1_isp8/dout_rb_0">lm8_inst/u1_isp8/dout_rb_0</A>
CTOF_DEL    ---     0.452     R10C13A.D1 to     R10C13A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/SLICE_483">lm8_inst/u1_isp8/u1_isp8_alu/SLICE_483</A>
ROUTE         3     0.897<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_0:R10C13A.F1:R10C14A.B1:0.897">     R10C13A.F1 to R10C14A.B1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_0">lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_0</A>
C1TOFCO_DE  ---     0.786     R10C14A.B1 to    R10C14A.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_88">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_88</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co0:R10C14A.FCO:R10C14B.FCI:0.000">    R10C14A.FCO to R10C14B.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co0">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co0</A>
FCITOFCO_D  ---     0.146    R10C14B.FCI to    R10C14B.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1:R10C14B.FCO:R10C14C.FCI:0.000">    R10C14B.FCO to R10C14C.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1</A>
FCITOFCO_D  ---     0.146    R10C14C.FCI to    R10C14C.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2:R10C14C.FCO:R10C14D.FCI:0.000">    R10C14C.FCO to R10C14D.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2</A>
FCITOFCO_D  ---     0.146    R10C14D.FCI to    R10C14D.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3:R10C14D.FCO:R10C15A.FCI:0.000">    R10C14D.FCO to R10C15A.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3</A>
FCITOF1_DE  ---     0.569    R10C15A.FCI to     R10C15A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87</A>
ROUTE         1     0.269<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int:R10C15A.F1:R10C15B.D1:0.269">     R10C15A.F1 to R10C15B.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int">lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int</A>
CTOOFX_DEL  ---     0.661     R10C15B.D1 to   R10C15B.OFX0 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405">lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405</A>
ROUTE         2     0.846<A href="#@net:lm8_inst/u1_isp8/cout_alu:R10C15B.OFX0:R10C17C.D1:0.846">   R10C15B.OFX0 to R10C17C.D1    </A> <A href="#@net:lm8_inst/u1_isp8/cout_alu">lm8_inst/u1_isp8/cout_alu</A>
CTOF_DEL    ---     0.452     R10C17C.D1 to     R10C17C.F1 <A href="#@comp:lm8_inst/u1_isp8/SLICE_489">lm8_inst/u1_isp8/SLICE_489</A>
ROUTE         1     0.544<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227:R10C17C.F1:R10C17A.D1:0.544">     R10C17C.F1 to R10C17A.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227">lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227</A>
CTOF_DEL    ---     0.452     R10C17A.D1 to     R10C17A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478">lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478</A>
ROUTE         1     1.218<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11:R10C17A.F1:R9C19C.D1:1.218">     R10C17A.F1 to R9C19C.D1     </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11">lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11</A>
ZERO_DEL    ---     0.000      R9C19C.D1 to    R9C19C.WDO3 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT:R9C19C.WDO3:R9C19B.WD1:0.000">    R9C19C.WDO3 to R9C19B.WD1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                   18.198   (50.7% logic, 49.3% route), 13 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Source Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:EBR_R6C14.CLKA:3.326">        OSC.OSC to EBR_R6C14.CLKA</A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Destination Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173<A href="#@net:clk_c:OSC.OSC:R9C19B.WCK:3.173">        OSC.OSC to R9C19B.WCK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Passed: The following path meets requirements by 462.866ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A>(ASIC)  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>  (to <A href="#@net:clk_c">clk_c</A> +)
                   FF                        <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>

   Delay:              18.139ns  (50.7% logic, 49.3% route), 12 logic levels.

 Constraint Details:

     18.139ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
    480.769ns delay constraint less
      0.153ns skew and
     -0.389ns WD_SET requirement (totaling 481.005ns) by 462.866ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1,lm8_inst/u1_isp8/instr_3,lm8_inst/u1_isp8/i53/mem_1_1,lm8_inst/u1_isp8/i53/mdL0_1_1,lm8_inst/u1_isp8/SLICE_468,lm8_inst/u1_isp8/dout_rb_1,lm8_inst/u1_isp8/SLICE_468,lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87,lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int,lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405,lm8_inst/u1_isp8/cout_alu,lm8_inst/u1_isp8/SLICE_489,lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227,lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478,lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">Data path</A> lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.518 EBR_R6C14.CLKA to EBR_R6C14.DOA3 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE        19     1.437<A href="#@net:lm8_inst/u1_isp8/instr_3:EBR_R6C14.DOA3:R7C16A.A1:1.437"> EBR_R6C14.DOA3 to R7C16A.A1     </A> <A href="#@net:lm8_inst/u1_isp8/instr_3">lm8_inst/u1_isp8/instr_3</A>
CTOF_DEL    ---     0.452      R7C16A.A1 to      R7C16A.F1 <A href="#@comp:lm8_inst/u1_isp8/i53/mem_1_1">lm8_inst/u1_isp8/i53/mem_1_1</A>
ROUTE         1     2.925<A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_1:R7C16A.F1:R7C14C.A0:2.925">      R7C16A.F1 to R7C14C.A0     </A> <A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_1">lm8_inst/u1_isp8/i53/mdL0_1_1</A>
CTOF_DEL    ---     0.452      R7C14C.A0 to      R7C14C.F0 <A href="#@comp:lm8_inst/u1_isp8/SLICE_468">lm8_inst/u1_isp8/SLICE_468</A>
ROUTE         4     0.399<A href="#@net:lm8_inst/u1_isp8/dout_rb_1:R7C14C.F0:R7C14C.C1:0.399">      R7C14C.F0 to R7C14C.C1     </A> <A href="#@net:lm8_inst/u1_isp8/dout_rb_1">lm8_inst/u1_isp8/dout_rb_1</A>
CTOF_DEL    ---     0.452      R7C14C.C1 to      R7C14C.F1 <A href="#@comp:lm8_inst/u1_isp8/SLICE_468">lm8_inst/u1_isp8/SLICE_468</A>
ROUTE         3     1.296<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1:R7C14C.F1:R10C14B.B0:1.296">      R7C14C.F1 to R10C14B.B0    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1">lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1</A>
C0TOFCO_DE  ---     0.905     R10C14B.B0 to    R10C14B.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1:R10C14B.FCO:R10C14C.FCI:0.000">    R10C14B.FCO to R10C14C.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1</A>
FCITOFCO_D  ---     0.146    R10C14C.FCI to    R10C14C.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2:R10C14C.FCO:R10C14D.FCI:0.000">    R10C14C.FCO to R10C14D.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2</A>
FCITOFCO_D  ---     0.146    R10C14D.FCI to    R10C14D.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3:R10C14D.FCO:R10C15A.FCI:0.000">    R10C14D.FCO to R10C15A.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3</A>
FCITOF1_DE  ---     0.569    R10C15A.FCI to     R10C15A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87</A>
ROUTE         1     0.269<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int:R10C15A.F1:R10C15B.D1:0.269">     R10C15A.F1 to R10C15B.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int">lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int</A>
CTOOFX_DEL  ---     0.661     R10C15B.D1 to   R10C15B.OFX0 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405">lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405</A>
ROUTE         2     0.846<A href="#@net:lm8_inst/u1_isp8/cout_alu:R10C15B.OFX0:R10C17C.D1:0.846">   R10C15B.OFX0 to R10C17C.D1    </A> <A href="#@net:lm8_inst/u1_isp8/cout_alu">lm8_inst/u1_isp8/cout_alu</A>
CTOF_DEL    ---     0.452     R10C17C.D1 to     R10C17C.F1 <A href="#@comp:lm8_inst/u1_isp8/SLICE_489">lm8_inst/u1_isp8/SLICE_489</A>
ROUTE         1     0.544<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227:R10C17C.F1:R10C17A.D1:0.544">     R10C17C.F1 to R10C17A.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227">lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227</A>
CTOF_DEL    ---     0.452     R10C17A.D1 to     R10C17A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478">lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478</A>
ROUTE         1     1.218<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11:R10C17A.F1:R9C19C.D1:1.218">     R10C17A.F1 to R9C19C.D1     </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11">lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11</A>
ZERO_DEL    ---     0.000      R9C19C.D1 to    R9C19C.WDO3 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT:R9C19C.WDO3:R9C19B.WD1:0.000">    R9C19C.WDO3 to R9C19B.WD1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                   18.139   (50.7% logic, 49.3% route), 12 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Source Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:EBR_R6C14.CLKA:3.326">        OSC.OSC to EBR_R6C14.CLKA</A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Destination Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173<A href="#@net:clk_c:OSC.OSC:R9C19B.WCK:3.173">        OSC.OSC to R9C19B.WCK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Passed: The following path meets requirements by 462.891ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A>(ASIC)  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>  (to <A href="#@net:clk_c">clk_c</A> +)
                   FF                        <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>

   Delay:              18.114ns  (49.4% logic, 50.6% route), 11 logic levels.

 Constraint Details:

     18.114ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
    480.769ns delay constraint less
      0.153ns skew and
     -0.389ns WD_SET requirement (totaling 481.005ns) by 462.891ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1,lm8_inst/u1_isp8/instr_4,lm8_inst/u1_isp8/i53/mem_1_0.13,lm8_inst/u1_isp8/i53/mdL0_1_4,lm8_inst/u1_isp8/SLICE_465,lm8_inst/u1_isp8/dout_rb_4,lm8_inst/u1_isp8/u1_isp8_alu/SLICE_487,lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_4,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87,lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int,lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405,lm8_inst/u1_isp8/cout_alu,lm8_inst/u1_isp8/SLICE_489,lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227,lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478,lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">Data path</A> lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.518 EBR_R6C14.CLKA to EBR_R6C14.DOA4 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE        19     3.278<A href="#@net:lm8_inst/u1_isp8/instr_4:EBR_R6C14.DOA4:R8C16A.B0:3.278"> EBR_R6C14.DOA4 to R8C16A.B0     </A> <A href="#@net:lm8_inst/u1_isp8/instr_4">lm8_inst/u1_isp8/instr_4</A>
CTOF_DEL    ---     0.452      R8C16A.B0 to      R8C16A.F0 <A href="#@comp:lm8_inst/u1_isp8/i53/mem_1_0.13">lm8_inst/u1_isp8/i53/mem_1_0.13</A>
ROUTE         2     1.230<A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_4:R8C16A.F0:R8C14A.A0:1.230">      R8C16A.F0 to R8C14A.A0     </A> <A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_4">lm8_inst/u1_isp8/i53/mdL0_1_4</A>
CTOF_DEL    ---     0.452      R8C14A.A0 to      R8C14A.F0 <A href="#@comp:lm8_inst/u1_isp8/SLICE_465">lm8_inst/u1_isp8/SLICE_465</A>
ROUTE         3     0.594<A href="#@net:lm8_inst/u1_isp8/dout_rb_4:R8C14A.F0:R8C14C.A0:0.594">      R8C14A.F0 to R8C14C.A0     </A> <A href="#@net:lm8_inst/u1_isp8/dout_rb_4">lm8_inst/u1_isp8/dout_rb_4</A>
CTOF_DEL    ---     0.452      R8C14C.A0 to      R8C14C.F0 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/SLICE_487">lm8_inst/u1_isp8/u1_isp8_alu/SLICE_487</A>
ROUTE         3     1.195<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_4:R8C14C.F0:R10C14C.B1:1.195">      R8C14C.F0 to R10C14C.B1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_4">lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_4</A>
C1TOFCO_DE  ---     0.786     R10C14C.B1 to    R10C14C.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2:R10C14C.FCO:R10C14D.FCI:0.000">    R10C14C.FCO to R10C14D.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2</A>
FCITOFCO_D  ---     0.146    R10C14D.FCI to    R10C14D.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3:R10C14D.FCO:R10C15A.FCI:0.000">    R10C14D.FCO to R10C15A.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3</A>
FCITOF1_DE  ---     0.569    R10C15A.FCI to     R10C15A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87</A>
ROUTE         1     0.269<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int:R10C15A.F1:R10C15B.D1:0.269">     R10C15A.F1 to R10C15B.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int">lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int</A>
CTOOFX_DEL  ---     0.661     R10C15B.D1 to   R10C15B.OFX0 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405">lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405</A>
ROUTE         2     0.846<A href="#@net:lm8_inst/u1_isp8/cout_alu:R10C15B.OFX0:R10C17C.D1:0.846">   R10C15B.OFX0 to R10C17C.D1    </A> <A href="#@net:lm8_inst/u1_isp8/cout_alu">lm8_inst/u1_isp8/cout_alu</A>
CTOF_DEL    ---     0.452     R10C17C.D1 to     R10C17C.F1 <A href="#@comp:lm8_inst/u1_isp8/SLICE_489">lm8_inst/u1_isp8/SLICE_489</A>
ROUTE         1     0.544<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227:R10C17C.F1:R10C17A.D1:0.544">     R10C17C.F1 to R10C17A.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227">lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227</A>
CTOF_DEL    ---     0.452     R10C17A.D1 to     R10C17A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478">lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478</A>
ROUTE         1     1.218<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11:R10C17A.F1:R9C19C.D1:1.218">     R10C17A.F1 to R9C19C.D1     </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11">lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11</A>
ZERO_DEL    ---     0.000      R9C19C.D1 to    R9C19C.WDO3 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT:R9C19C.WDO3:R9C19B.WD1:0.000">    R9C19C.WDO3 to R9C19B.WD1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                   18.114   (49.4% logic, 50.6% route), 11 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Source Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:EBR_R6C14.CLKA:3.326">        OSC.OSC to EBR_R6C14.CLKA</A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Destination Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173<A href="#@net:clk_c:OSC.OSC:R9C19B.WCK:3.173">        OSC.OSC to R9C19B.WCK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Passed: The following path meets requirements by 462.929ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A>(ASIC)  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>  (to <A href="#@net:clk_c">clk_c</A> +)
                   FF                        <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>

   Delay:              18.076ns  (49.3% logic, 50.7% route), 10 logic levels.

 Constraint Details:

     18.076ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
    480.769ns delay constraint less
      0.153ns skew and
     -0.389ns WD_SET requirement (totaling 481.005ns) by 462.929ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1,lm8_inst/u1_isp8/instr_4,lm8_inst/u1_isp8/i53/mem_1_0.13,lm8_inst/u1_isp8/i53/mdL0_1_5,lm8_inst/u1_isp8/SLICE_464,lm8_inst/u1_isp8/dout_rb_5,lm8_inst/u1_isp8/u1_isp8_alu/SLICE_486,lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_5,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87,lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int,lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405,lm8_inst/u1_isp8/cout_alu,lm8_inst/u1_isp8/SLICE_489,lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227,lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478,lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">Data path</A> lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.518 EBR_R6C14.CLKA to EBR_R6C14.DOA4 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE        19     3.278<A href="#@net:lm8_inst/u1_isp8/instr_4:EBR_R6C14.DOA4:R8C16A.B1:3.278"> EBR_R6C14.DOA4 to R8C16A.B1     </A> <A href="#@net:lm8_inst/u1_isp8/instr_4">lm8_inst/u1_isp8/instr_4</A>
CTOF_DEL    ---     0.452      R8C16A.B1 to      R8C16A.F1 <A href="#@comp:lm8_inst/u1_isp8/i53/mem_1_0.13">lm8_inst/u1_isp8/i53/mem_1_0.13</A>
ROUTE         1     1.180<A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_5:R8C16A.F1:R8C14D.B0:1.180">      R8C16A.F1 to R8C14D.B0     </A> <A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_5">lm8_inst/u1_isp8/i53/mdL0_1_5</A>
CTOF_DEL    ---     0.452      R8C14D.B0 to      R8C14D.F0 <A href="#@comp:lm8_inst/u1_isp8/SLICE_464">lm8_inst/u1_isp8/SLICE_464</A>
ROUTE         4     0.559<A href="#@net:lm8_inst/u1_isp8/dout_rb_5:R8C14D.F0:R8C14B.D0:0.559">      R8C14D.F0 to R8C14B.D0     </A> <A href="#@net:lm8_inst/u1_isp8/dout_rb_5">lm8_inst/u1_isp8/dout_rb_5</A>
CTOF_DEL    ---     0.452      R8C14B.D0 to      R8C14B.F0 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/SLICE_486">lm8_inst/u1_isp8/u1_isp8_alu/SLICE_486</A>
ROUTE         3     1.269<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_5:R8C14B.F0:R10C14D.B0:1.269">      R8C14B.F0 to R10C14D.B0    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_5">lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_5</A>
C0TOFCO_DE  ---     0.905     R10C14D.B0 to    R10C14D.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3:R10C14D.FCO:R10C15A.FCI:0.000">    R10C14D.FCO to R10C15A.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3</A>
FCITOF1_DE  ---     0.569    R10C15A.FCI to     R10C15A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87</A>
ROUTE         1     0.269<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int:R10C15A.F1:R10C15B.D1:0.269">     R10C15A.F1 to R10C15B.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int">lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int</A>
CTOOFX_DEL  ---     0.661     R10C15B.D1 to   R10C15B.OFX0 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405">lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405</A>
ROUTE         2     0.846<A href="#@net:lm8_inst/u1_isp8/cout_alu:R10C15B.OFX0:R10C17C.D1:0.846">   R10C15B.OFX0 to R10C17C.D1    </A> <A href="#@net:lm8_inst/u1_isp8/cout_alu">lm8_inst/u1_isp8/cout_alu</A>
CTOF_DEL    ---     0.452     R10C17C.D1 to     R10C17C.F1 <A href="#@comp:lm8_inst/u1_isp8/SLICE_489">lm8_inst/u1_isp8/SLICE_489</A>
ROUTE         1     0.544<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227:R10C17C.F1:R10C17A.D1:0.544">     R10C17C.F1 to R10C17A.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227">lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227</A>
CTOF_DEL    ---     0.452     R10C17A.D1 to     R10C17A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478">lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478</A>
ROUTE         1     1.218<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11:R10C17A.F1:R9C19C.D1:1.218">     R10C17A.F1 to R9C19C.D1     </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11">lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11</A>
ZERO_DEL    ---     0.000      R9C19C.D1 to    R9C19C.WDO3 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT:R9C19C.WDO3:R9C19B.WD1:0.000">    R9C19C.WDO3 to R9C19B.WD1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                   18.076   (49.3% logic, 50.7% route), 10 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Source Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:EBR_R6C14.CLKA:3.326">        OSC.OSC to EBR_R6C14.CLKA</A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Destination Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173<A href="#@net:clk_c:OSC.OSC:R9C19B.WCK:3.173">        OSC.OSC to R9C19B.WCK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Passed: The following path meets requirements by 463.055ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A>(ASIC)  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>  (to <A href="#@net:clk_c">clk_c</A> +)
                   FF                        <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>

   Delay:              17.950ns  (51.3% logic, 48.7% route), 12 logic levels.

 Constraint Details:

     17.950ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
    480.769ns delay constraint less
      0.153ns skew and
     -0.389ns WD_SET requirement (totaling 481.005ns) by 463.055ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1,lm8_inst/u1_isp8/instr_5,lm8_inst/u1_isp8/i53/mem_1_1,lm8_inst/u1_isp8/i53/mdL0_1_1,lm8_inst/u1_isp8/SLICE_468,lm8_inst/u1_isp8/dout_rb_1,lm8_inst/u1_isp8/SLICE_468,lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87,lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int,lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405,lm8_inst/u1_isp8/cout_alu,lm8_inst/u1_isp8/SLICE_489,lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227,lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478,lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">Data path</A> lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.518 EBR_R6C14.CLKA to EBR_R6C14.DOA5 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE        19     1.248<A href="#@net:lm8_inst/u1_isp8/instr_5:EBR_R6C14.DOA5:R7C16A.C1:1.248"> EBR_R6C14.DOA5 to R7C16A.C1     </A> <A href="#@net:lm8_inst/u1_isp8/instr_5">lm8_inst/u1_isp8/instr_5</A>
CTOF_DEL    ---     0.452      R7C16A.C1 to      R7C16A.F1 <A href="#@comp:lm8_inst/u1_isp8/i53/mem_1_1">lm8_inst/u1_isp8/i53/mem_1_1</A>
ROUTE         1     2.925<A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_1:R7C16A.F1:R7C14C.A0:2.925">      R7C16A.F1 to R7C14C.A0     </A> <A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_1">lm8_inst/u1_isp8/i53/mdL0_1_1</A>
CTOF_DEL    ---     0.452      R7C14C.A0 to      R7C14C.F0 <A href="#@comp:lm8_inst/u1_isp8/SLICE_468">lm8_inst/u1_isp8/SLICE_468</A>
ROUTE         4     0.399<A href="#@net:lm8_inst/u1_isp8/dout_rb_1:R7C14C.F0:R7C14C.C1:0.399">      R7C14C.F0 to R7C14C.C1     </A> <A href="#@net:lm8_inst/u1_isp8/dout_rb_1">lm8_inst/u1_isp8/dout_rb_1</A>
CTOF_DEL    ---     0.452      R7C14C.C1 to      R7C14C.F1 <A href="#@comp:lm8_inst/u1_isp8/SLICE_468">lm8_inst/u1_isp8/SLICE_468</A>
ROUTE         3     1.296<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1:R7C14C.F1:R10C14B.B0:1.296">      R7C14C.F1 to R10C14B.B0    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1">lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1</A>
C0TOFCO_DE  ---     0.905     R10C14B.B0 to    R10C14B.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1:R10C14B.FCO:R10C14C.FCI:0.000">    R10C14B.FCO to R10C14C.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1</A>
FCITOFCO_D  ---     0.146    R10C14C.FCI to    R10C14C.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2:R10C14C.FCO:R10C14D.FCI:0.000">    R10C14C.FCO to R10C14D.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2</A>
FCITOFCO_D  ---     0.146    R10C14D.FCI to    R10C14D.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3:R10C14D.FCO:R10C15A.FCI:0.000">    R10C14D.FCO to R10C15A.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3</A>
FCITOF1_DE  ---     0.569    R10C15A.FCI to     R10C15A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87</A>
ROUTE         1     0.269<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int:R10C15A.F1:R10C15B.D1:0.269">     R10C15A.F1 to R10C15B.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int">lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int</A>
CTOOFX_DEL  ---     0.661     R10C15B.D1 to   R10C15B.OFX0 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405">lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405</A>
ROUTE         2     0.846<A href="#@net:lm8_inst/u1_isp8/cout_alu:R10C15B.OFX0:R10C17C.D1:0.846">   R10C15B.OFX0 to R10C17C.D1    </A> <A href="#@net:lm8_inst/u1_isp8/cout_alu">lm8_inst/u1_isp8/cout_alu</A>
CTOF_DEL    ---     0.452     R10C17C.D1 to     R10C17C.F1 <A href="#@comp:lm8_inst/u1_isp8/SLICE_489">lm8_inst/u1_isp8/SLICE_489</A>
ROUTE         1     0.544<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227:R10C17C.F1:R10C17A.D1:0.544">     R10C17C.F1 to R10C17A.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227">lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227</A>
CTOF_DEL    ---     0.452     R10C17A.D1 to     R10C17A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478">lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478</A>
ROUTE         1     1.218<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11:R10C17A.F1:R9C19C.D1:1.218">     R10C17A.F1 to R9C19C.D1     </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11">lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11</A>
ZERO_DEL    ---     0.000      R9C19C.D1 to    R9C19C.WDO3 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT:R9C19C.WDO3:R9C19B.WD1:0.000">    R9C19C.WDO3 to R9C19B.WD1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                   17.950   (51.3% logic, 48.7% route), 12 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Source Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:EBR_R6C14.CLKA:3.326">        OSC.OSC to EBR_R6C14.CLKA</A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Destination Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173<A href="#@net:clk_c:OSC.OSC:R9C19B.WCK:3.173">        OSC.OSC to R9C19B.WCK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Passed: The following path meets requirements by 463.389ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A>(ASIC)  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>  (to <A href="#@net:clk_c">clk_c</A> +)
                   FF                        <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>

   Delay:              17.616ns  (51.4% logic, 48.6% route), 11 logic levels.

 Constraint Details:

     17.616ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
    480.769ns delay constraint less
      0.153ns skew and
     -0.389ns WD_SET requirement (totaling 481.005ns) by 463.389ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1,lm8_inst/u1_isp8/instr_4,lm8_inst/u1_isp8/i53/mem_1_1.14,lm8_inst/u1_isp8/i53/mdL0_1_3,lm8_inst/u1_isp8/SLICE_466,lm8_inst/u1_isp8/dout_rb_3,lm8_inst/u1_isp8/u1_isp8_alu/SLICE_488,lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_3,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87,lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int,lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405,lm8_inst/u1_isp8/cout_alu,lm8_inst/u1_isp8/SLICE_489,lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227,lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478,lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">Data path</A> lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.518 EBR_R6C14.CLKA to EBR_R6C14.DOA4 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE        19     1.962<A href="#@net:lm8_inst/u1_isp8/instr_4:EBR_R6C14.DOA4:R7C16B.B1:1.962"> EBR_R6C14.DOA4 to R7C16B.B1     </A> <A href="#@net:lm8_inst/u1_isp8/instr_4">lm8_inst/u1_isp8/instr_4</A>
CTOF_DEL    ---     0.452      R7C16B.B1 to      R7C16B.F1 <A href="#@comp:lm8_inst/u1_isp8/i53/mem_1_1.14">lm8_inst/u1_isp8/i53/mem_1_1.14</A>
ROUTE         1     1.180<A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_3:R7C16B.F1:R7C14D.B0:1.180">      R7C16B.F1 to R7C14D.B0     </A> <A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_3">lm8_inst/u1_isp8/i53/mdL0_1_3</A>
CTOF_DEL    ---     0.452      R7C14D.B0 to      R7C14D.F0 <A href="#@comp:lm8_inst/u1_isp8/SLICE_466">lm8_inst/u1_isp8/SLICE_466</A>
ROUTE         4     0.964<A href="#@net:lm8_inst/u1_isp8/dout_rb_3:R7C14D.F0:R8C13D.D0:0.964">      R7C14D.F0 to R8C13D.D0     </A> <A href="#@net:lm8_inst/u1_isp8/dout_rb_3">lm8_inst/u1_isp8/dout_rb_3</A>
CTOF_DEL    ---     0.452      R8C13D.D0 to      R8C13D.F0 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/SLICE_488">lm8_inst/u1_isp8/u1_isp8_alu/SLICE_488</A>
ROUTE         3     1.574<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_3:R8C13D.F0:R10C14C.B0:1.574">      R8C13D.F0 to R10C14C.B0    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_3">lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_3</A>
C0TOFCO_DE  ---     0.905     R10C14C.B0 to    R10C14C.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2:R10C14C.FCO:R10C14D.FCI:0.000">    R10C14C.FCO to R10C14D.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2</A>
FCITOFCO_D  ---     0.146    R10C14D.FCI to    R10C14D.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3:R10C14D.FCO:R10C15A.FCI:0.000">    R10C14D.FCO to R10C15A.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3</A>
FCITOF1_DE  ---     0.569    R10C15A.FCI to     R10C15A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87</A>
ROUTE         1     0.269<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int:R10C15A.F1:R10C15B.D1:0.269">     R10C15A.F1 to R10C15B.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int">lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int</A>
CTOOFX_DEL  ---     0.661     R10C15B.D1 to   R10C15B.OFX0 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405">lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405</A>
ROUTE         2     0.846<A href="#@net:lm8_inst/u1_isp8/cout_alu:R10C15B.OFX0:R10C17C.D1:0.846">   R10C15B.OFX0 to R10C17C.D1    </A> <A href="#@net:lm8_inst/u1_isp8/cout_alu">lm8_inst/u1_isp8/cout_alu</A>
CTOF_DEL    ---     0.452     R10C17C.D1 to     R10C17C.F1 <A href="#@comp:lm8_inst/u1_isp8/SLICE_489">lm8_inst/u1_isp8/SLICE_489</A>
ROUTE         1     0.544<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227:R10C17C.F1:R10C17A.D1:0.544">     R10C17C.F1 to R10C17A.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227">lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227</A>
CTOF_DEL    ---     0.452     R10C17A.D1 to     R10C17A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478">lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478</A>
ROUTE         1     1.218<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11:R10C17A.F1:R9C19C.D1:1.218">     R10C17A.F1 to R9C19C.D1     </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11">lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11</A>
ZERO_DEL    ---     0.000      R9C19C.D1 to    R9C19C.WDO3 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT:R9C19C.WDO3:R9C19B.WD1:0.000">    R9C19C.WDO3 to R9C19B.WD1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                   17.616   (51.4% logic, 48.6% route), 11 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Source Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:EBR_R6C14.CLKA:3.326">        OSC.OSC to EBR_R6C14.CLKA</A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Destination Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173<A href="#@net:clk_c:OSC.OSC:R9C19B.WCK:3.173">        OSC.OSC to R9C19B.WCK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Passed: The following path meets requirements by 463.473ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A>(ASIC)  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>  (to <A href="#@net:clk_c">clk_c</A> +)
                   FF                        <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>

   Delay:              17.532ns  (52.5% logic, 47.5% route), 12 logic levels.

 Constraint Details:

     17.532ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
    480.769ns delay constraint less
      0.153ns skew and
     -0.389ns WD_SET requirement (totaling 481.005ns) by 463.473ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1,lm8_inst/u1_isp8/instr_6,lm8_inst/u1_isp8/i53/mem_1_1,lm8_inst/u1_isp8/i53/mdL0_1_1,lm8_inst/u1_isp8/SLICE_468,lm8_inst/u1_isp8/dout_rb_1,lm8_inst/u1_isp8/SLICE_468,lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87,lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int,lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405,lm8_inst/u1_isp8/cout_alu,lm8_inst/u1_isp8/SLICE_489,lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227,lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478,lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">Data path</A> lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.518 EBR_R6C14.CLKA to EBR_R6C14.DOA6 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE        19     0.830<A href="#@net:lm8_inst/u1_isp8/instr_6:EBR_R6C14.DOA6:R7C16A.D1:0.830"> EBR_R6C14.DOA6 to R7C16A.D1     </A> <A href="#@net:lm8_inst/u1_isp8/instr_6">lm8_inst/u1_isp8/instr_6</A>
CTOF_DEL    ---     0.452      R7C16A.D1 to      R7C16A.F1 <A href="#@comp:lm8_inst/u1_isp8/i53/mem_1_1">lm8_inst/u1_isp8/i53/mem_1_1</A>
ROUTE         1     2.925<A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_1:R7C16A.F1:R7C14C.A0:2.925">      R7C16A.F1 to R7C14C.A0     </A> <A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_1">lm8_inst/u1_isp8/i53/mdL0_1_1</A>
CTOF_DEL    ---     0.452      R7C14C.A0 to      R7C14C.F0 <A href="#@comp:lm8_inst/u1_isp8/SLICE_468">lm8_inst/u1_isp8/SLICE_468</A>
ROUTE         4     0.399<A href="#@net:lm8_inst/u1_isp8/dout_rb_1:R7C14C.F0:R7C14C.C1:0.399">      R7C14C.F0 to R7C14C.C1     </A> <A href="#@net:lm8_inst/u1_isp8/dout_rb_1">lm8_inst/u1_isp8/dout_rb_1</A>
CTOF_DEL    ---     0.452      R7C14C.C1 to      R7C14C.F1 <A href="#@comp:lm8_inst/u1_isp8/SLICE_468">lm8_inst/u1_isp8/SLICE_468</A>
ROUTE         3     1.296<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1:R7C14C.F1:R10C14B.B0:1.296">      R7C14C.F1 to R10C14B.B0    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1">lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_1</A>
C0TOFCO_DE  ---     0.905     R10C14B.B0 to    R10C14B.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_89</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1:R10C14B.FCO:R10C14C.FCI:0.000">    R10C14B.FCO to R10C14C.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co1</A>
FCITOFCO_D  ---     0.146    R10C14C.FCI to    R10C14C.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2:R10C14C.FCO:R10C14D.FCI:0.000">    R10C14C.FCO to R10C14D.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2</A>
FCITOFCO_D  ---     0.146    R10C14D.FCI to    R10C14D.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3:R10C14D.FCO:R10C15A.FCI:0.000">    R10C14D.FCO to R10C15A.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3</A>
FCITOF1_DE  ---     0.569    R10C15A.FCI to     R10C15A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87</A>
ROUTE         1     0.269<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int:R10C15A.F1:R10C15B.D1:0.269">     R10C15A.F1 to R10C15B.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int">lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int</A>
CTOOFX_DEL  ---     0.661     R10C15B.D1 to   R10C15B.OFX0 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405">lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405</A>
ROUTE         2     0.846<A href="#@net:lm8_inst/u1_isp8/cout_alu:R10C15B.OFX0:R10C17C.D1:0.846">   R10C15B.OFX0 to R10C17C.D1    </A> <A href="#@net:lm8_inst/u1_isp8/cout_alu">lm8_inst/u1_isp8/cout_alu</A>
CTOF_DEL    ---     0.452     R10C17C.D1 to     R10C17C.F1 <A href="#@comp:lm8_inst/u1_isp8/SLICE_489">lm8_inst/u1_isp8/SLICE_489</A>
ROUTE         1     0.544<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227:R10C17C.F1:R10C17A.D1:0.544">     R10C17C.F1 to R10C17A.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227">lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227</A>
CTOF_DEL    ---     0.452     R10C17A.D1 to     R10C17A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478">lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478</A>
ROUTE         1     1.218<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11:R10C17A.F1:R9C19C.D1:1.218">     R10C17A.F1 to R9C19C.D1     </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11">lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11</A>
ZERO_DEL    ---     0.000      R9C19C.D1 to    R9C19C.WDO3 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT:R9C19C.WDO3:R9C19B.WD1:0.000">    R9C19C.WDO3 to R9C19B.WD1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                   17.532   (52.5% logic, 47.5% route), 12 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Source Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:EBR_R6C14.CLKA:3.326">        OSC.OSC to EBR_R6C14.CLKA</A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Destination Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173<A href="#@net:clk_c:OSC.OSC:R9C19B.WCK:3.173">        OSC.OSC to R9C19B.WCK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Passed: The following path meets requirements by 463.498ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A>(ASIC)  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>  (to <A href="#@net:clk_c">clk_c</A> +)
                   FF                        <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>

   Delay:              17.507ns  (51.7% logic, 48.3% route), 11 logic levels.

 Constraint Details:

     17.507ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
    480.769ns delay constraint less
      0.153ns skew and
     -0.389ns WD_SET requirement (totaling 481.005ns) by 463.498ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1,lm8_inst/u1_isp8/instr_6,lm8_inst/u1_isp8/i53/mem_1_1.14,lm8_inst/u1_isp8/i53/mdL0_1_3,lm8_inst/u1_isp8/SLICE_466,lm8_inst/u1_isp8/dout_rb_3,lm8_inst/u1_isp8/u1_isp8_alu/SLICE_488,lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_3,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87,lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int,lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405,lm8_inst/u1_isp8/cout_alu,lm8_inst/u1_isp8/SLICE_489,lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227,lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478,lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">Data path</A> lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.518 EBR_R6C14.CLKA to EBR_R6C14.DOA6 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE        19     1.853<A href="#@net:lm8_inst/u1_isp8/instr_6:EBR_R6C14.DOA6:R7C16B.D1:1.853"> EBR_R6C14.DOA6 to R7C16B.D1     </A> <A href="#@net:lm8_inst/u1_isp8/instr_6">lm8_inst/u1_isp8/instr_6</A>
CTOF_DEL    ---     0.452      R7C16B.D1 to      R7C16B.F1 <A href="#@comp:lm8_inst/u1_isp8/i53/mem_1_1.14">lm8_inst/u1_isp8/i53/mem_1_1.14</A>
ROUTE         1     1.180<A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_3:R7C16B.F1:R7C14D.B0:1.180">      R7C16B.F1 to R7C14D.B0     </A> <A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_3">lm8_inst/u1_isp8/i53/mdL0_1_3</A>
CTOF_DEL    ---     0.452      R7C14D.B0 to      R7C14D.F0 <A href="#@comp:lm8_inst/u1_isp8/SLICE_466">lm8_inst/u1_isp8/SLICE_466</A>
ROUTE         4     0.964<A href="#@net:lm8_inst/u1_isp8/dout_rb_3:R7C14D.F0:R8C13D.D0:0.964">      R7C14D.F0 to R8C13D.D0     </A> <A href="#@net:lm8_inst/u1_isp8/dout_rb_3">lm8_inst/u1_isp8/dout_rb_3</A>
CTOF_DEL    ---     0.452      R8C13D.D0 to      R8C13D.F0 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/SLICE_488">lm8_inst/u1_isp8/u1_isp8_alu/SLICE_488</A>
ROUTE         3     1.574<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_3:R8C13D.F0:R10C14C.B0:1.574">      R8C13D.F0 to R10C14C.B0    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_3">lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_3</A>
C0TOFCO_DE  ---     0.905     R10C14C.B0 to    R10C14C.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2:R10C14C.FCO:R10C14D.FCI:0.000">    R10C14C.FCO to R10C14D.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2</A>
FCITOFCO_D  ---     0.146    R10C14D.FCI to    R10C14D.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3:R10C14D.FCO:R10C15A.FCI:0.000">    R10C14D.FCO to R10C15A.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3</A>
FCITOF1_DE  ---     0.569    R10C15A.FCI to     R10C15A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87</A>
ROUTE         1     0.269<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int:R10C15A.F1:R10C15B.D1:0.269">     R10C15A.F1 to R10C15B.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int">lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int</A>
CTOOFX_DEL  ---     0.661     R10C15B.D1 to   R10C15B.OFX0 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405">lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405</A>
ROUTE         2     0.846<A href="#@net:lm8_inst/u1_isp8/cout_alu:R10C15B.OFX0:R10C17C.D1:0.846">   R10C15B.OFX0 to R10C17C.D1    </A> <A href="#@net:lm8_inst/u1_isp8/cout_alu">lm8_inst/u1_isp8/cout_alu</A>
CTOF_DEL    ---     0.452     R10C17C.D1 to     R10C17C.F1 <A href="#@comp:lm8_inst/u1_isp8/SLICE_489">lm8_inst/u1_isp8/SLICE_489</A>
ROUTE         1     0.544<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227:R10C17C.F1:R10C17A.D1:0.544">     R10C17C.F1 to R10C17A.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227">lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227</A>
CTOF_DEL    ---     0.452     R10C17A.D1 to     R10C17A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478">lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478</A>
ROUTE         1     1.218<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11:R10C17A.F1:R9C19C.D1:1.218">     R10C17A.F1 to R9C19C.D1     </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11">lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11</A>
ZERO_DEL    ---     0.000      R9C19C.D1 to    R9C19C.WDO3 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT:R9C19C.WDO3:R9C19B.WD1:0.000">    R9C19C.WDO3 to R9C19B.WD1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                   17.507   (51.7% logic, 48.3% route), 11 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Source Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:EBR_R6C14.CLKA:3.326">        OSC.OSC to EBR_R6C14.CLKA</A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Destination Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173<A href="#@net:clk_c:OSC.OSC:R9C19B.WCK:3.173">        OSC.OSC to R9C19B.WCK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Passed: The following path meets requirements by 463.550ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A>(ASIC)  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>  (to <A href="#@net:clk_c">clk_c</A> +)
                   FF                        <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/RAM1</A>

   Delay:              17.455ns  (51.9% logic, 48.1% route), 11 logic levels.

 Constraint Details:

     17.455ns physical path delay lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25 meets
    480.769ns delay constraint less
      0.153ns skew and
     -0.389ns WD_SET requirement (totaling 481.005ns) by 463.550ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1,lm8_inst/u1_isp8/instr_3,lm8_inst/u1_isp8/i53/mem_1_1.14,lm8_inst/u1_isp8/i53/mdL0_1_3,lm8_inst/u1_isp8/SLICE_466,lm8_inst/u1_isp8/dout_rb_3,lm8_inst/u1_isp8/u1_isp8_alu/SLICE_488,lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_3,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3,lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87,lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int,lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405,lm8_inst/u1_isp8/cout_alu,lm8_inst/u1_isp8/SLICE_489,lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227,lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478,lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0,lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">Data path</A> lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1 to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     4.518 EBR_R6C14.CLKA to EBR_R6C14.DOA3 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE        19     1.801<A href="#@net:lm8_inst/u1_isp8/instr_3:EBR_R6C14.DOA3:R7C16B.A1:1.801"> EBR_R6C14.DOA3 to R7C16B.A1     </A> <A href="#@net:lm8_inst/u1_isp8/instr_3">lm8_inst/u1_isp8/instr_3</A>
CTOF_DEL    ---     0.452      R7C16B.A1 to      R7C16B.F1 <A href="#@comp:lm8_inst/u1_isp8/i53/mem_1_1.14">lm8_inst/u1_isp8/i53/mem_1_1.14</A>
ROUTE         1     1.180<A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_3:R7C16B.F1:R7C14D.B0:1.180">      R7C16B.F1 to R7C14D.B0     </A> <A href="#@net:lm8_inst/u1_isp8/i53/mdL0_1_3">lm8_inst/u1_isp8/i53/mdL0_1_3</A>
CTOF_DEL    ---     0.452      R7C14D.B0 to      R7C14D.F0 <A href="#@comp:lm8_inst/u1_isp8/SLICE_466">lm8_inst/u1_isp8/SLICE_466</A>
ROUTE         4     0.964<A href="#@net:lm8_inst/u1_isp8/dout_rb_3:R7C14D.F0:R8C13D.D0:0.964">      R7C14D.F0 to R8C13D.D0     </A> <A href="#@net:lm8_inst/u1_isp8/dout_rb_3">lm8_inst/u1_isp8/dout_rb_3</A>
CTOF_DEL    ---     0.452      R8C13D.D0 to      R8C13D.F0 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/SLICE_488">lm8_inst/u1_isp8/u1_isp8_alu/SLICE_488</A>
ROUTE         3     1.574<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_3:R8C13D.F0:R10C14C.B0:1.574">      R8C13D.F0 to R10C14C.B0    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_3">lm8_inst/u1_isp8/u1_isp8_alu/data_rb_int_3</A>
C0TOFCO_DE  ---     0.905     R10C14C.B0 to    R10C14C.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_90</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2:R10C14C.FCO:R10C14D.FCI:0.000">    R10C14C.FCO to R10C14D.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co2</A>
FCITOFCO_D  ---     0.146    R10C14D.FCI to    R10C14D.FCO <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_91</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3:R10C14D.FCO:R10C15A.FCI:0.000">    R10C14D.FCO to R10C15A.FCI   </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/co3</A>
FCITOF1_DE  ---     0.569    R10C15A.FCI to     R10C15A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87">lm8_inst/u1_isp8/u1_isp8_alu/pmi_addsubpmi_addsubXO2off88/SLICE_87</A>
ROUTE         1     0.269<A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int:R10C15A.F1:R10C15B.D1:0.269">     R10C15A.F1 to R10C15B.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int">lm8_inst/u1_isp8/u1_isp8_alu/carry_add_int</A>
CTOOFX_DEL  ---     0.661     R10C15B.D1 to   R10C15B.OFX0 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405">lm8_inst/u1_isp8/u1_isp8_alu/i8762/SLICE_405</A>
ROUTE         2     0.846<A href="#@net:lm8_inst/u1_isp8/cout_alu:R10C15B.OFX0:R10C17C.D1:0.846">   R10C15B.OFX0 to R10C17C.D1    </A> <A href="#@net:lm8_inst/u1_isp8/cout_alu">lm8_inst/u1_isp8/cout_alu</A>
CTOF_DEL    ---     0.452     R10C17C.D1 to     R10C17C.F1 <A href="#@comp:lm8_inst/u1_isp8/SLICE_489">lm8_inst/u1_isp8/SLICE_489</A>
ROUTE         1     0.544<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227:R10C17C.F1:R10C17A.D1:0.544">     R10C17C.F1 to R10C17A.D1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227">lm8_inst/u1_isp8/u1_isp8_flow_cntl/n227</A>
CTOF_DEL    ---     0.452     R10C17A.D1 to     R10C17A.F1 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478">lm8_inst/u1_isp8/u1_isp8_flow_cntl/SLICE_478</A>
ROUTE         1     1.218<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11:R10C17A.F1:R9C19C.D1:1.218">     R10C17A.F1 to R9C19C.D1     </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11">lm8_inst/u1_isp8/u1_isp8_flow_cntl/din_stack_w_cz_11</A>
ZERO_DEL    ---     0.000      R9C19C.D1 to    R9C19C.WDO3 <A href="#@comp:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0</A>
ROUTE         1     0.000<A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT:R9C19C.WDO3:R9C19B.WD1:0.000">    R9C19C.WDO3 to R9C19B.WD1    </A> <A href="#@net:lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT">lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0/WD3_INT</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                   17.455   (51.9% logic, 48.1% route), 11 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Source Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_rompmi_romXO2hexprom_init.hexasyncdisablenoreg18101024/pmi_romXhprom_initadn18101024_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:EBR_R6C14.CLKA:3.326">        OSC.OSC to EBR_R6C14.CLKA</A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_c' 2.080000 MHz ;:clk_c">Destination Clock Path</A> OSCH_inst to lm8_inst/u1_isp8/u1_isp8_flow_cntl/pmi_distributed_sprampmi_distributed_spramXO2binarynonenoreg12416/mem_0_0.25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173<A href="#@net:clk_c:OSC.OSC:R9C19B.WCK:3.173">        OSC.OSC to R9C19B.WCK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.

Report:   54.265MHz is the maximum frequency for this preference.


</A><A name="MAXDELAY FROM PORT 'rst_n' TO CELL 'reset_gen*' 5.000000 n"></A>================================================================================
Preference: MAXDELAY FROM PORT "rst_n" TO CELL "reset_gen*" 5.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#FF0000> 

Passed: The following path meets requirements by 0.535ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:rst_n">rst_n</A>

   Delay:               3.817ns  (29.7% logic, 70.3% route), 1 logic levels.

 Constraint Details:

      3.817ns physical path delay rst_n to SLICE_397 meets
      4.352ns delay constraint by 0.535ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM PORT 'rst_n' TO CELL 'reset_gen*' 5.000000 ns ;:rst_n,rst_n_c">Data path</A> rst_n to SLICE_397:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         K2.PAD to       K2.PADDI <A href="#@comp:rst_n">rst_n</A>
ROUTE        52     2.685<A href="#@net:rst_n_c:K2.PADDI:R10C2A.LSR:2.685">       K2.PADDI to R10C2A.LSR    </A> <A href="#@net:rst_n_c">rst_n_c</A>
                  --------
                    3.817   (29.7% logic, 70.3% route), 1 logic levels.
<font color=#FF0000> 

Passed: The following path meets requirements by 0.535ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:rst_n">rst_n</A>

   Delay:               3.817ns  (29.7% logic, 70.3% route), 1 logic levels.

 Constraint Details:

      3.817ns physical path delay rst_n to reset_gen_inst/SLICE_382 meets
      4.352ns delay constraint by 0.535ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM PORT 'rst_n' TO CELL 'reset_gen*' 5.000000 ns ;:rst_n,rst_n_c">Data path</A> rst_n to reset_gen_inst/SLICE_382:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         K2.PAD to       K2.PADDI <A href="#@comp:rst_n">rst_n</A>
ROUTE        52     2.685<A href="#@net:rst_n_c:K2.PADDI:R8C2C.LSR:2.685">       K2.PADDI to R8C2C.LSR     </A> <A href="#@net:rst_n_c">rst_n_c</A>
                  --------
                    3.817   (29.7% logic, 70.3% route), 1 logic levels.
<font color=#FF0000> 

Passed: The following path meets requirements by 0.535ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:rst_n">rst_n</A>

   Delay:               3.817ns  (29.7% logic, 70.3% route), 1 logic levels.

 Constraint Details:

      3.817ns physical path delay rst_n to reset_gen_inst/SLICE_383 meets
      4.352ns delay constraint by 0.535ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM PORT 'rst_n' TO CELL 'reset_gen*' 5.000000 ns ;:rst_n,rst_n_c">Data path</A> rst_n to reset_gen_inst/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         K2.PAD to       K2.PADDI <A href="#@comp:rst_n">rst_n</A>
ROUTE        52     2.685<A href="#@net:rst_n_c:K2.PADDI:R8C2A.LSR:2.685">       K2.PADDI to R8C2A.LSR     </A> <A href="#@net:rst_n_c">rst_n_c</A>
                  --------
                    3.817   (29.7% logic, 70.3% route), 1 logic levels.

Report:  261.986MHz is the maximum frequency for this preference.


</A><A name="CLOCK_TO_OUT PORT 'led_1' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_1"></A>================================================================================
Preference: CLOCK_TO_OUT PORT "led_1" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_1" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 8.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:led_1_MGIOL">led_sw_inst/led___i2</A>  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:led_1">led_1</A>

   Data Path Delay:     3.395ns  (96.5% logic, 3.5% route), 2 logic levels.

   Clock Path Delay:    3.326ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.326ns delay OSCH_inst to led_1_MGIOL and
      3.395ns delay led_1_MGIOL to led_1 less
      6.721ns delay OSCH_inst to led_1 (totaling 0.000ns) meets
      8.000ns offset OSCH_inst to led_1 by 8.000ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT PORT 'led_1' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_1' ;:clk_c">Clock path</A> OSCH_inst to led_1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:IOL_L4B.CLK:3.326">        OSC.OSC to IOL_L4B.CLK   </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT PORT 'led_1' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_1' ;:led_1_MGIOL,n1984,led_1">Data path</A> led_1_MGIOL to led_1:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.480    IOL_L4B.CLK to  IOL_L4B.IOLDO <A href="#@comp:led_1_MGIOL">led_1_MGIOL</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE         1     0.118<A href="#@net:n1984:IOL_L4B.IOLDO:F2.IOLDO:0.118">  IOL_L4B.IOLDO to F2.IOLDO      </A> <A href="#@net:n1984">n1984</A>
OP0PAD_DEL  ---     2.797       F2.IOLDO to         F2.PAD <A href="#@comp:led_1">led_1</A>
                  --------
                    3.395   (96.5% logic, 3.5% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT PORT 'led_1' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_1' ;:clk_c,led_1_MGIOL,n1984,led_1">Output clock path</A> OSCH_inst to led_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:IOL_L4B.CLK:3.326">        OSC.OSC to IOL_L4B.CLK   </A> <A href="#@net:clk_c">clk_c</A>
C2OUT_DEL   ---     0.480    IOL_L4B.CLK to  IOL_L4B.IOLDO <A href="#@comp:led_1_MGIOL">led_1_MGIOL</A>
ROUTE         1     0.118<A href="#@net:n1984:IOL_L4B.IOLDO:F2.IOLDO:0.118">  IOL_L4B.IOLDO to F2.IOLDO      </A> <A href="#@net:n1984">n1984</A>
OP0PAD_DEL  ---     2.797       F2.IOLDO to         F2.PAD <A href="#@comp:led_1">led_1</A>
                  --------
                    6.721   (48.8% logic, 51.2% route), 2 logic levels.

Report:    0.000ns is the minimum offset for this preference.


</A><A name="CLOCK_TO_OUT PORT 'led_1' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_1"></A>================================================================================
Preference: CLOCK_TO_OUT PORT "led_1" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_1" ; Hold Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:led_1_MGIOL">led_sw_inst/led___i2</A>  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:led_1">led_1</A>

   Data Path Delay:     3.092ns  (99.8% logic, 0.2% route), 2 logic levels.

   Clock Path Delay:    2.854ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      2.854ns delay OSCH_inst to led_1_MGIOL and
      3.092ns delay led_1_MGIOL to led_1 less
      5.946ns delay OSCH_inst to led_1 (totaling 0.000ns) meets
      0.000ns hold offset OSCH_inst to led_1 by 0.000ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT PORT 'led_1' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_1' ;:clk_c">Clock path</A> OSCH_inst to led_1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     2.854<A href="#@net:clk_c:OSC.OSC:IOL_L4B.CLK:2.854">        OSC.OSC to IOL_L4B.CLK   </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    2.854   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT PORT 'led_1' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_1' ;:led_1_MGIOL,n1984,led_1">Data path</A> led_1_MGIOL to led_1:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.474    IOL_L4B.CLK to  IOL_L4B.IOLDO <A href="#@comp:led_1_MGIOL">led_1_MGIOL</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE         1     0.007<A href="#@net:n1984:IOL_L4B.IOLDO:F2.IOLDO:0.007">  IOL_L4B.IOLDO to F2.IOLDO      </A> <A href="#@net:n1984">n1984</A>
OP0PAD_DEL  ---     2.611       F2.IOLDO to         F2.PAD <A href="#@comp:led_1">led_1</A>
                  --------
                    3.092   (99.8% logic, 0.2% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT PORT 'led_1' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_1' ;:clk_c,led_1_MGIOL,n1984,led_1">Output clock path</A> OSCH_inst to led_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     2.854<A href="#@net:clk_c:OSC.OSC:IOL_L4B.CLK:2.854">        OSC.OSC to IOL_L4B.CLK   </A> <A href="#@net:clk_c">clk_c</A>
C2OUT_DEL   ---     0.474    IOL_L4B.CLK to  IOL_L4B.IOLDO <A href="#@comp:led_1_MGIOL">led_1_MGIOL</A>
ROUTE         1     0.007<A href="#@net:n1984:IOL_L4B.IOLDO:F2.IOLDO:0.007">  IOL_L4B.IOLDO to F2.IOLDO      </A> <A href="#@net:n1984">n1984</A>
OP0PAD_DEL  ---     2.611       F2.IOLDO to         F2.PAD <A href="#@comp:led_1">led_1</A>
                  --------
                    5.946   (51.9% logic, 48.1% route), 2 logic levels.

Report:    0.000ns is the maximum offset for this preference.


</A><A name="CLOCK_TO_OUT PORT 'led_2' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_2"></A>================================================================================
Preference: CLOCK_TO_OUT PORT "led_2" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_2" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 8.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:led_2_MGIOL">led_sw_inst/led___i3</A>  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:led_2">led_2</A>

   Data Path Delay:     3.395ns  (96.5% logic, 3.5% route), 2 logic levels.

   Clock Path Delay:    3.326ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.326ns delay OSCH_inst to led_2_MGIOL and
      3.395ns delay led_2_MGIOL to led_2 less
      6.721ns delay OSCH_inst to led_2 (totaling 0.000ns) meets
      8.000ns offset OSCH_inst to led_2 by 8.000ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT PORT 'led_2' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_2' ;:clk_c">Clock path</A> OSCH_inst to led_2_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:IOL_L4D.CLK:3.326">        OSC.OSC to IOL_L4D.CLK   </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT PORT 'led_2' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_2' ;:led_2_MGIOL,n1983,led_2">Data path</A> led_2_MGIOL to led_2:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.480    IOL_L4D.CLK to  IOL_L4D.IOLDO <A href="#@comp:led_2_MGIOL">led_2_MGIOL</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE         1     0.118<A href="#@net:n1983:IOL_L4D.IOLDO:F3.IOLDO:0.118">  IOL_L4D.IOLDO to F3.IOLDO      </A> <A href="#@net:n1983">n1983</A>
OP0PAD_DEL  ---     2.797       F3.IOLDO to         F3.PAD <A href="#@comp:led_2">led_2</A>
                  --------
                    3.395   (96.5% logic, 3.5% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT PORT 'led_2' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_2' ;:clk_c,led_2_MGIOL,n1983,led_2">Output clock path</A> OSCH_inst to led_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:IOL_L4D.CLK:3.326">        OSC.OSC to IOL_L4D.CLK   </A> <A href="#@net:clk_c">clk_c</A>
C2OUT_DEL   ---     0.480    IOL_L4D.CLK to  IOL_L4D.IOLDO <A href="#@comp:led_2_MGIOL">led_2_MGIOL</A>
ROUTE         1     0.118<A href="#@net:n1983:IOL_L4D.IOLDO:F3.IOLDO:0.118">  IOL_L4D.IOLDO to F3.IOLDO      </A> <A href="#@net:n1983">n1983</A>
OP0PAD_DEL  ---     2.797       F3.IOLDO to         F3.PAD <A href="#@comp:led_2">led_2</A>
                  --------
                    6.721   (48.8% logic, 51.2% route), 2 logic levels.

Report:    0.000ns is the minimum offset for this preference.


</A><A name="CLOCK_TO_OUT PORT 'led_2' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_2"></A>================================================================================
Preference: CLOCK_TO_OUT PORT "led_2" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_2" ; Hold Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:led_2_MGIOL">led_sw_inst/led___i3</A>  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:led_2">led_2</A>

   Data Path Delay:     3.092ns  (99.8% logic, 0.2% route), 2 logic levels.

   Clock Path Delay:    2.854ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      2.854ns delay OSCH_inst to led_2_MGIOL and
      3.092ns delay led_2_MGIOL to led_2 less
      5.946ns delay OSCH_inst to led_2 (totaling 0.000ns) meets
      0.000ns hold offset OSCH_inst to led_2 by 0.000ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT PORT 'led_2' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_2' ;:clk_c">Clock path</A> OSCH_inst to led_2_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     2.854<A href="#@net:clk_c:OSC.OSC:IOL_L4D.CLK:2.854">        OSC.OSC to IOL_L4D.CLK   </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    2.854   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT PORT 'led_2' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_2' ;:led_2_MGIOL,n1983,led_2">Data path</A> led_2_MGIOL to led_2:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.474    IOL_L4D.CLK to  IOL_L4D.IOLDO <A href="#@comp:led_2_MGIOL">led_2_MGIOL</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE         1     0.007<A href="#@net:n1983:IOL_L4D.IOLDO:F3.IOLDO:0.007">  IOL_L4D.IOLDO to F3.IOLDO      </A> <A href="#@net:n1983">n1983</A>
OP0PAD_DEL  ---     2.611       F3.IOLDO to         F3.PAD <A href="#@comp:led_2">led_2</A>
                  --------
                    3.092   (99.8% logic, 0.2% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT PORT 'led_2' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_2' ;:clk_c,led_2_MGIOL,n1983,led_2">Output clock path</A> OSCH_inst to led_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     2.854<A href="#@net:clk_c:OSC.OSC:IOL_L4D.CLK:2.854">        OSC.OSC to IOL_L4D.CLK   </A> <A href="#@net:clk_c">clk_c</A>
C2OUT_DEL   ---     0.474    IOL_L4D.CLK to  IOL_L4D.IOLDO <A href="#@comp:led_2_MGIOL">led_2_MGIOL</A>
ROUTE         1     0.007<A href="#@net:n1983:IOL_L4D.IOLDO:F3.IOLDO:0.007">  IOL_L4D.IOLDO to F3.IOLDO      </A> <A href="#@net:n1983">n1983</A>
OP0PAD_DEL  ---     2.611       F3.IOLDO to         F3.PAD <A href="#@comp:led_2">led_2</A>
                  --------
                    5.946   (51.9% logic, 48.1% route), 2 logic levels.

Report:    0.000ns is the maximum offset for this preference.


</A><A name="CLOCK_TO_OUT PORT 'led_3' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_3"></A>================================================================================
Preference: CLOCK_TO_OUT PORT "led_3" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_3" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 8.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:led_3_MGIOL">led_sw_inst/led___i4</A>  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:led_3">led_3</A>

   Data Path Delay:     3.395ns  (96.5% logic, 3.5% route), 2 logic levels.

   Clock Path Delay:    3.326ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.326ns delay OSCH_inst to led_3_MGIOL and
      3.395ns delay led_3_MGIOL to led_3 less
      6.721ns delay OSCH_inst to led_3 (totaling 0.000ns) meets
      8.000ns offset OSCH_inst to led_3 by 8.000ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT PORT 'led_3' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_3' ;:clk_c">Clock path</A> OSCH_inst to led_3_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:IOL_L5B.CLK:3.326">        OSC.OSC to IOL_L5B.CLK   </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT PORT 'led_3' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_3' ;:led_3_MGIOL,n1982,led_3">Data path</A> led_3_MGIOL to led_3:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.480    IOL_L5B.CLK to  IOL_L5B.IOLDO <A href="#@comp:led_3_MGIOL">led_3_MGIOL</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE         1     0.118<A href="#@net:n1982:IOL_L5B.IOLDO:H2.IOLDO:0.118">  IOL_L5B.IOLDO to H2.IOLDO      </A> <A href="#@net:n1982">n1982</A>
OP0PAD_DEL  ---     2.797       H2.IOLDO to         H2.PAD <A href="#@comp:led_3">led_3</A>
                  --------
                    3.395   (96.5% logic, 3.5% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT PORT 'led_3' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_3' ;:clk_c,led_3_MGIOL,n1982,led_3">Output clock path</A> OSCH_inst to led_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:IOL_L5B.CLK:3.326">        OSC.OSC to IOL_L5B.CLK   </A> <A href="#@net:clk_c">clk_c</A>
C2OUT_DEL   ---     0.480    IOL_L5B.CLK to  IOL_L5B.IOLDO <A href="#@comp:led_3_MGIOL">led_3_MGIOL</A>
ROUTE         1     0.118<A href="#@net:n1982:IOL_L5B.IOLDO:H2.IOLDO:0.118">  IOL_L5B.IOLDO to H2.IOLDO      </A> <A href="#@net:n1982">n1982</A>
OP0PAD_DEL  ---     2.797       H2.IOLDO to         H2.PAD <A href="#@comp:led_3">led_3</A>
                  --------
                    6.721   (48.8% logic, 51.2% route), 2 logic levels.

Report:    0.000ns is the minimum offset for this preference.


</A><A name="CLOCK_TO_OUT PORT 'led_3' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_3"></A>================================================================================
Preference: CLOCK_TO_OUT PORT "led_3" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" CLKOUT PORT "led_3" ; Hold Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:led_3_MGIOL">led_sw_inst/led___i4</A>  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:led_3">led_3</A>

   Data Path Delay:     3.092ns  (99.8% logic, 0.2% route), 2 logic levels.

   Clock Path Delay:    2.854ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      2.854ns delay OSCH_inst to led_3_MGIOL and
      3.092ns delay led_3_MGIOL to led_3 less
      5.946ns delay OSCH_inst to led_3 (totaling 0.000ns) meets
      0.000ns hold offset OSCH_inst to led_3 by 0.000ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT PORT 'led_3' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_3' ;:clk_c">Clock path</A> OSCH_inst to led_3_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     2.854<A href="#@net:clk_c:OSC.OSC:IOL_L5B.CLK:2.854">        OSC.OSC to IOL_L5B.CLK   </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    2.854   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT PORT 'led_3' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_3' ;:led_3_MGIOL,n1982,led_3">Data path</A> led_3_MGIOL to led_3:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.474    IOL_L5B.CLK to  IOL_L5B.IOLDO <A href="#@comp:led_3_MGIOL">led_3_MGIOL</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE         1     0.007<A href="#@net:n1982:IOL_L5B.IOLDO:H2.IOLDO:0.007">  IOL_L5B.IOLDO to H2.IOLDO      </A> <A href="#@net:n1982">n1982</A>
OP0PAD_DEL  ---     2.611       H2.IOLDO to         H2.PAD <A href="#@comp:led_3">led_3</A>
                  --------
                    3.092   (99.8% logic, 0.2% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT PORT 'led_3' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' CLKOUT PORT 'led_3' ;:clk_c,led_3_MGIOL,n1982,led_3">Output clock path</A> OSCH_inst to led_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     2.854<A href="#@net:clk_c:OSC.OSC:IOL_L5B.CLK:2.854">        OSC.OSC to IOL_L5B.CLK   </A> <A href="#@net:clk_c">clk_c</A>
C2OUT_DEL   ---     0.474    IOL_L5B.CLK to  IOL_L5B.IOLDO <A href="#@comp:led_3_MGIOL">led_3_MGIOL</A>
ROUTE         1     0.007<A href="#@net:n1982:IOL_L5B.IOLDO:H2.IOLDO:0.007">  IOL_L5B.IOLDO to H2.IOLDO      </A> <A href="#@net:n1982">n1982</A>
OP0PAD_DEL  ---     2.611       H2.IOLDO to         H2.PAD <A href="#@comp:led_3">led_3</A>
                  --------
                    5.946   (51.9% logic, 48.1% route), 2 logic levels.

Report:    0.000ns is the maximum offset for this preference.


</A><A name="CLOCK_TO_OUT PORT 'led_0' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c"></A>================================================================================
Preference: CLOCK_TO_OUT PORT "led_0" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:led_0_MGIOL">led_sw_inst/led___i1</A>  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:led_0">led_0</A>

   Data Path Delay:     3.395ns  (96.5% logic, 3.5% route), 2 logic levels.

   Clock Path Delay:    3.326ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.326ns delay OSCH_inst to led_0_MGIOL and
      3.395ns delay led_0_MGIOL to led_0 (totaling 6.721ns) meets
      8.000ns offset OSCH_inst to led_0 by 1.279ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT PORT 'led_0' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' ;:clk_c">Clock path</A> OSCH_inst to led_0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.326<A href="#@net:clk_c:OSC.OSC:IOL_L4C.CLK:3.326">        OSC.OSC to IOL_L4C.CLK   </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.326   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT PORT 'led_0' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' ;:led_0_MGIOL,led_c,led_0">Data path</A> led_0_MGIOL to led_0:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.480    IOL_L4C.CLK to  IOL_L4C.IOLDO <A href="#@comp:led_0_MGIOL">led_0_MGIOL</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE         1     0.118<A href="#@net:led_c:IOL_L4C.IOLDO:F1.IOLDO:0.118">  IOL_L4C.IOLDO to F1.IOLDO      </A> <A href="#@net:led_c">led_c</A>
OP0PAD_DEL  ---     2.797       F1.IOLDO to         F1.PAD <A href="#@comp:led_0">led_0</A>
                  --------
                    3.395   (96.5% logic, 3.5% route), 2 logic levels.

Report:    6.721ns is the minimum offset for this preference.


</A><A name="CLOCK_TO_OUT PORT 'led_0' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c"></A>================================================================================
Preference: CLOCK_TO_OUT PORT "led_0" 8.000000 ns MIN 0.000000 ns CLKNET "clk_c" ; Hold Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 5.946ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:led_0_MGIOL">led_sw_inst/led___i1</A>  (from <A href="#@net:clk_c">clk_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:led_0">led_0</A>

   Data Path Delay:     3.092ns  (99.8% logic, 0.2% route), 2 logic levels.

   Clock Path Delay:    2.854ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      2.854ns delay OSCH_inst to led_0_MGIOL and
      3.092ns delay led_0_MGIOL to led_0 (totaling 5.946ns) meets
      0.000ns hold offset OSCH_inst to led_0 by 5.946ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT PORT 'led_0' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' ;:clk_c">Clock path</A> OSCH_inst to led_0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     2.854<A href="#@net:clk_c:OSC.OSC:IOL_L4C.CLK:2.854">        OSC.OSC to IOL_L4C.CLK   </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    2.854   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT PORT 'led_0' 8.000000 ns MIN 0.000000 ns CLKNET 'clk_c' ;:led_0_MGIOL,led_c,led_0">Data path</A> led_0_MGIOL to led_0:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.474    IOL_L4C.CLK to  IOL_L4C.IOLDO <A href="#@comp:led_0_MGIOL">led_0_MGIOL</A> (from <A href="#@net:clk_c">clk_c</A>)
ROUTE         1     0.007<A href="#@net:led_c:IOL_L4C.IOLDO:F1.IOLDO:0.007">  IOL_L4C.IOLDO to F1.IOLDO      </A> <A href="#@net:led_c">led_c</A>
OP0PAD_DEL  ---     2.611       F1.IOLDO to         F1.PAD <A href="#@comp:led_0">led_0</A>
                  --------
                    3.092   (99.8% logic, 0.2% route), 2 logic levels.

Report:    5.946ns is the maximum offset for this preference.


</A><A name="INPUT_SETUP PORT 'sw_2' 2.000000 ns CLKNET 'clk_c"></A>================================================================================
Preference: INPUT_SETUP PORT "sw_2" 2.000000 ns CLKNET "clk_c" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.434ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:sw_2">sw_2</A>
   Destination:    FF         Data in        <A href="#@comp:lm8_wb_inst/SLICE_313">lm8_wb_inst/lm8_ext_io_din_i2</A>  (to <A href="#@net:clk_c">clk_c</A> +)

   Max Data Path Delay:     4.140ns  (48.7% logic, 51.3% route), 3 logic levels.

   Min Clock Path Delay:    2.724ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      4.140ns delay sw_2 to lm8_wb_inst/SLICE_313 less
      2.000ns offset sw_2 to OSCH_inst (totaling 2.140ns) meets
      2.724ns delay OSCH_inst to lm8_wb_inst/SLICE_313 less
      0.150ns DIN_SET requirement (totaling 2.574ns) by 0.434ns

 Physical Path Details:

      <A href="#@path:INPUT_SETUP PORT 'sw_2' 2.000000 ns CLKNET 'clk_c' ;:sw_2,wb_dat_i_c_34,lm8_wb_inst/SLICE_400,lm8_wb_inst/n10192,lm8_wb_inst/SLICE_313,lm8_wb_inst/data_mux_2">Data path</A> sw_2 to lm8_wb_inst/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        A13.PAD to      A13.PADDI <A href="#@comp:sw_2">sw_2</A>
ROUTE         1     2.124<A href="#@net:wb_dat_i_c_34:A13.PADDI:R4C11B.D0:2.124">      A13.PADDI to R4C11B.D0     </A> <A href="#@net:wb_dat_i_c_34">wb_dat_i_c_34</A>
CTOOFX_DEL  ---     0.661      R4C11B.D0 to    R4C11B.OFX0 <A href="#@comp:lm8_wb_inst/SLICE_400">lm8_wb_inst/SLICE_400</A>
ROUTE         1     0.000<A href="#@net:lm8_wb_inst/n10192:R4C11B.OFX0:R4C11A.FXA:0.000">    R4C11B.OFX0 to R4C11A.FXA    </A> <A href="#@net:lm8_wb_inst/n10192">lm8_wb_inst/n10192</A>
FXTOOFX_DE  ---     0.223     R4C11A.FXA to    R4C11A.OFX1 <A href="#@comp:lm8_wb_inst/SLICE_313">lm8_wb_inst/SLICE_313</A>
ROUTE         1     0.000<A href="#@net:lm8_wb_inst/data_mux_2:R4C11A.OFX1:R4C11A.DI1:0.000">    R4C11A.OFX1 to R4C11A.DI1    </A> <A href="#@net:lm8_wb_inst/data_mux_2">lm8_wb_inst/data_mux_2</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                    4.140   (48.7% logic, 51.3% route), 3 logic levels.

      <A href="#@path:INPUT_SETUP PORT 'sw_2' 2.000000 ns CLKNET 'clk_c' ;:clk_c">Clock path</A> OSCH_inst to lm8_wb_inst/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     2.724<A href="#@net:clk_c:OSC.OSC:R4C11A.CLK:2.724">        OSC.OSC to R4C11A.CLK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    2.724   (0.0% logic, 100.0% route), 0 logic levels.

Report:    1.566ns is the minimum offset for this preference.


</A><A name="INPUT_SETUP PORT 'sw_2' 2.000000 ns CLKNET 'clk_c"></A>================================================================================
Preference: INPUT_SETUP PORT "sw_2" 2.000000 ns CLKNET "clk_c" ; Hold Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.352ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:sw_2">sw_2</A>
   Destination:    FF         Data in        <A href="#@comp:lm8_wb_inst/SLICE_313">lm8_wb_inst/lm8_ext_io_din_i2</A>  (to <A href="#@net:clk_c">clk_c</A> +)

   Min Data Path Delay:     3.512ns  (46.6% logic, 53.4% route), 3 logic levels.

   Max Clock Path Delay:    3.173ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      3.512ns delay sw_2 to lm8_wb_inst/SLICE_313 plus
      0.000ns hold offset sw_2 to OSCH_inst (totaling 3.512ns) meets
      3.173ns delay OSCH_inst to lm8_wb_inst/SLICE_313 plus
     -0.013ns DIN_HLD requirement (totaling 3.160ns) by 0.352ns

 Physical Path Details:

      <A href="#@path:INPUT_SETUP PORT 'sw_2' 2.000000 ns CLKNET 'clk_c' ;:sw_2,wb_dat_i_c_34,lm8_wb_inst/SLICE_400,lm8_wb_inst/n10192,lm8_wb_inst/SLICE_313,lm8_wb_inst/data_mux_2">Data path</A> sw_2 to lm8_wb_inst/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.007        A13.PAD to      A13.PADDI <A href="#@comp:sw_2">sw_2</A>
ROUTE         1     1.877<A href="#@net:wb_dat_i_c_34:A13.PADDI:R4C11B.D0:1.877">      A13.PADDI to R4C11B.D0     </A> <A href="#@net:wb_dat_i_c_34">wb_dat_i_c_34</A>
CTOOFX_DEL  ---     0.447      R4C11B.D0 to    R4C11B.OFX0 <A href="#@comp:lm8_wb_inst/SLICE_400">lm8_wb_inst/SLICE_400</A>
ROUTE         1     0.000<A href="#@net:lm8_wb_inst/n10192:R4C11B.OFX0:R4C11A.FXA:0.000">    R4C11B.OFX0 to R4C11A.FXA    </A> <A href="#@net:lm8_wb_inst/n10192">lm8_wb_inst/n10192</A>
FXTOOFX_DE  ---     0.181     R4C11A.FXA to    R4C11A.OFX1 <A href="#@comp:lm8_wb_inst/SLICE_313">lm8_wb_inst/SLICE_313</A>
ROUTE         1     0.000<A href="#@net:lm8_wb_inst/data_mux_2:R4C11A.OFX1:R4C11A.DI1:0.000">    R4C11A.OFX1 to R4C11A.DI1    </A> <A href="#@net:lm8_wb_inst/data_mux_2">lm8_wb_inst/data_mux_2</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                    3.512   (46.6% logic, 53.4% route), 3 logic levels.

      <A href="#@path:INPUT_SETUP PORT 'sw_2' 2.000000 ns CLKNET 'clk_c' ;:clk_c">Clock path</A> OSCH_inst to lm8_wb_inst/SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173<A href="#@net:clk_c:OSC.OSC:R4C11A.CLK:3.173">        OSC.OSC to R4C11A.CLK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.

Report: There is no minimum offset greater than zero for this preference.


</A><A name="INPUT_SETUP PORT 'sw_3' 2.000000 ns CLKNET 'clk_c"></A>================================================================================
Preference: INPUT_SETUP PORT "sw_3" 2.000000 ns CLKNET "clk_c" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.099ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:sw_3">sw_3</A>
   Destination:    FF         Data in        <A href="#@comp:lm8_wb_inst/SLICE_314">lm8_wb_inst/lm8_ext_io_din_i3</A>  (to <A href="#@net:clk_c">clk_c</A> +)

   Max Data Path Delay:     4.475ns  (45.1% logic, 54.9% route), 3 logic levels.

   Min Clock Path Delay:    2.724ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      4.475ns delay sw_3 to lm8_wb_inst/SLICE_314 less
      2.000ns offset sw_3 to OSCH_inst (totaling 2.475ns) meets
      2.724ns delay OSCH_inst to lm8_wb_inst/SLICE_314 less
      0.150ns DIN_SET requirement (totaling 2.574ns) by 0.099ns

 Physical Path Details:

      <A href="#@path:INPUT_SETUP PORT 'sw_3' 2.000000 ns CLKNET 'clk_c' ;:sw_3,wb_dat_i_c_35,lm8_wb_inst/SLICE_398,lm8_wb_inst/n10193,lm8_wb_inst/SLICE_314,lm8_wb_inst/data_mux_3">Data path</A> sw_3 to lm8_wb_inst/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         B1.PAD to       B1.PADDI <A href="#@comp:sw_3">sw_3</A>
ROUTE         1     2.459<A href="#@net:wb_dat_i_c_35:B1.PADDI:R5C10D.D0:2.459">       B1.PADDI to R5C10D.D0     </A> <A href="#@net:wb_dat_i_c_35">wb_dat_i_c_35</A>
CTOOFX_DEL  ---     0.661      R5C10D.D0 to    R5C10D.OFX0 <A href="#@comp:lm8_wb_inst/SLICE_398">lm8_wb_inst/SLICE_398</A>
ROUTE         1     0.000<A href="#@net:lm8_wb_inst/n10193:R5C10D.OFX0:R5C10C.FXA:0.000">    R5C10D.OFX0 to R5C10C.FXA    </A> <A href="#@net:lm8_wb_inst/n10193">lm8_wb_inst/n10193</A>
FXTOOFX_DE  ---     0.223     R5C10C.FXA to    R5C10C.OFX1 <A href="#@comp:lm8_wb_inst/SLICE_314">lm8_wb_inst/SLICE_314</A>
ROUTE         1     0.000<A href="#@net:lm8_wb_inst/data_mux_3:R5C10C.OFX1:R5C10C.DI1:0.000">    R5C10C.OFX1 to R5C10C.DI1    </A> <A href="#@net:lm8_wb_inst/data_mux_3">lm8_wb_inst/data_mux_3</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                    4.475   (45.1% logic, 54.9% route), 3 logic levels.

      <A href="#@path:INPUT_SETUP PORT 'sw_3' 2.000000 ns CLKNET 'clk_c' ;:clk_c">Clock path</A> OSCH_inst to lm8_wb_inst/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     2.724<A href="#@net:clk_c:OSC.OSC:R5C10C.CLK:2.724">        OSC.OSC to R5C10C.CLK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    2.724   (0.0% logic, 100.0% route), 0 logic levels.

Report:    1.901ns is the minimum offset for this preference.


</A><A name="INPUT_SETUP PORT 'sw_3' 2.000000 ns CLKNET 'clk_c"></A>================================================================================
Preference: INPUT_SETUP PORT "sw_3" 2.000000 ns CLKNET "clk_c" ; Hold Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.634ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:sw_3">sw_3</A>
   Destination:    FF         Data in        <A href="#@comp:lm8_wb_inst/SLICE_314">lm8_wb_inst/lm8_ext_io_din_i3</A>  (to <A href="#@net:clk_c">clk_c</A> +)

   Min Data Path Delay:     3.794ns  (43.1% logic, 56.9% route), 3 logic levels.

   Max Clock Path Delay:    3.173ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      3.794ns delay sw_3 to lm8_wb_inst/SLICE_314 plus
      0.000ns hold offset sw_3 to OSCH_inst (totaling 3.794ns) meets
      3.173ns delay OSCH_inst to lm8_wb_inst/SLICE_314 plus
     -0.013ns DIN_HLD requirement (totaling 3.160ns) by 0.634ns

 Physical Path Details:

      <A href="#@path:INPUT_SETUP PORT 'sw_3' 2.000000 ns CLKNET 'clk_c' ;:sw_3,wb_dat_i_c_35,lm8_wb_inst/SLICE_398,lm8_wb_inst/n10193,lm8_wb_inst/SLICE_314,lm8_wb_inst/data_mux_3">Data path</A> sw_3 to lm8_wb_inst/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.007         B1.PAD to       B1.PADDI <A href="#@comp:sw_3">sw_3</A>
ROUTE         1     2.159<A href="#@net:wb_dat_i_c_35:B1.PADDI:R5C10D.D0:2.159">       B1.PADDI to R5C10D.D0     </A> <A href="#@net:wb_dat_i_c_35">wb_dat_i_c_35</A>
CTOOFX_DEL  ---     0.447      R5C10D.D0 to    R5C10D.OFX0 <A href="#@comp:lm8_wb_inst/SLICE_398">lm8_wb_inst/SLICE_398</A>
ROUTE         1     0.000<A href="#@net:lm8_wb_inst/n10193:R5C10D.OFX0:R5C10C.FXA:0.000">    R5C10D.OFX0 to R5C10C.FXA    </A> <A href="#@net:lm8_wb_inst/n10193">lm8_wb_inst/n10193</A>
FXTOOFX_DE  ---     0.181     R5C10C.FXA to    R5C10C.OFX1 <A href="#@comp:lm8_wb_inst/SLICE_314">lm8_wb_inst/SLICE_314</A>
ROUTE         1     0.000<A href="#@net:lm8_wb_inst/data_mux_3:R5C10C.OFX1:R5C10C.DI1:0.000">    R5C10C.OFX1 to R5C10C.DI1    </A> <A href="#@net:lm8_wb_inst/data_mux_3">lm8_wb_inst/data_mux_3</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                    3.794   (43.1% logic, 56.9% route), 3 logic levels.

      <A href="#@path:INPUT_SETUP PORT 'sw_3' 2.000000 ns CLKNET 'clk_c' ;:clk_c">Clock path</A> OSCH_inst to lm8_wb_inst/SLICE_314:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173<A href="#@net:clk_c:OSC.OSC:R5C10C.CLK:3.173">        OSC.OSC to R5C10C.CLK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.

Report: There is no minimum offset greater than zero for this preference.


</A><A name="INPUT_SETUP PORT 'sw_0' 2.000000 ns CLKNET 'clk_c"></A>================================================================================
Preference: INPUT_SETUP PORT "sw_0" 2.000000 ns CLKNET "clk_c" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:sw_0">sw_0</A>
   Destination:    FF         Data in        <A href="#@comp:lm8_wb_inst/SLICE_311">lm8_wb_inst/lm8_ext_io_din_i0</A>  (to <A href="#@net:clk_c">clk_c</A> +)

   Max Data Path Delay:     4.495ns  (44.8% logic, 55.2% route), 3 logic levels.

   Min Clock Path Delay:    2.724ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      4.495ns delay sw_0 to lm8_wb_inst/SLICE_311 less
      2.000ns offset sw_0 to OSCH_inst (totaling 2.495ns) meets
      2.724ns delay OSCH_inst to lm8_wb_inst/SLICE_311 less
      0.150ns DIN_SET requirement (totaling 2.574ns) by 0.079ns

 Physical Path Details:

      <A href="#@path:INPUT_SETUP PORT 'sw_0' 2.000000 ns CLKNET 'clk_c' ;:sw_0,wb_dat_i_c_32,lm8_wb_inst/SLICE_399,lm8_wb_inst/n10198,lm8_wb_inst/SLICE_311,lm8_wb_inst/data_mux_0">Data path</A> sw_0 to lm8_wb_inst/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        C10.PAD to      C10.PADDI <A href="#@comp:sw_0">sw_0</A>
ROUTE         1     2.479<A href="#@net:wb_dat_i_c_32:C10.PADDI:R4C12D.B0:2.479">      C10.PADDI to R4C12D.B0     </A> <A href="#@net:wb_dat_i_c_32">wb_dat_i_c_32</A>
CTOOFX_DEL  ---     0.661      R4C12D.B0 to    R4C12D.OFX0 <A href="#@comp:lm8_wb_inst/SLICE_399">lm8_wb_inst/SLICE_399</A>
ROUTE         1     0.000<A href="#@net:lm8_wb_inst/n10198:R4C12D.OFX0:R4C12C.FXA:0.000">    R4C12D.OFX0 to R4C12C.FXA    </A> <A href="#@net:lm8_wb_inst/n10198">lm8_wb_inst/n10198</A>
FXTOOFX_DE  ---     0.223     R4C12C.FXA to    R4C12C.OFX1 <A href="#@comp:lm8_wb_inst/SLICE_311">lm8_wb_inst/SLICE_311</A>
ROUTE         1     0.000<A href="#@net:lm8_wb_inst/data_mux_0:R4C12C.OFX1:R4C12C.DI1:0.000">    R4C12C.OFX1 to R4C12C.DI1    </A> <A href="#@net:lm8_wb_inst/data_mux_0">lm8_wb_inst/data_mux_0</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                    4.495   (44.8% logic, 55.2% route), 3 logic levels.

      <A href="#@path:INPUT_SETUP PORT 'sw_0' 2.000000 ns CLKNET 'clk_c' ;:clk_c">Clock path</A> OSCH_inst to lm8_wb_inst/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     2.724<A href="#@net:clk_c:OSC.OSC:R4C12C.CLK:2.724">        OSC.OSC to R4C12C.CLK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    2.724   (0.0% logic, 100.0% route), 0 logic levels.

Report:    1.921ns is the minimum offset for this preference.


</A><A name="INPUT_SETUP PORT 'sw_0' 2.000000 ns CLKNET 'clk_c"></A>================================================================================
Preference: INPUT_SETUP PORT "sw_0" 2.000000 ns CLKNET "clk_c" ; Hold Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.584ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:sw_0">sw_0</A>
   Destination:    FF         Data in        <A href="#@comp:lm8_wb_inst/SLICE_311">lm8_wb_inst/lm8_ext_io_din_i0</A>  (to <A href="#@net:clk_c">clk_c</A> +)

   Min Data Path Delay:     3.744ns  (43.7% logic, 56.3% route), 3 logic levels.

   Max Clock Path Delay:    3.173ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      3.744ns delay sw_0 to lm8_wb_inst/SLICE_311 plus
      0.000ns hold offset sw_0 to OSCH_inst (totaling 3.744ns) meets
      3.173ns delay OSCH_inst to lm8_wb_inst/SLICE_311 plus
     -0.013ns DIN_HLD requirement (totaling 3.160ns) by 0.584ns

 Physical Path Details:

      <A href="#@path:INPUT_SETUP PORT 'sw_0' 2.000000 ns CLKNET 'clk_c' ;:sw_0,wb_dat_i_c_32,lm8_wb_inst/SLICE_399,lm8_wb_inst/n10198,lm8_wb_inst/SLICE_311,lm8_wb_inst/data_mux_0">Data path</A> sw_0 to lm8_wb_inst/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.007        C10.PAD to      C10.PADDI <A href="#@comp:sw_0">sw_0</A>
ROUTE         1     2.109<A href="#@net:wb_dat_i_c_32:C10.PADDI:R4C12D.B0:2.109">      C10.PADDI to R4C12D.B0     </A> <A href="#@net:wb_dat_i_c_32">wb_dat_i_c_32</A>
CTOOFX_DEL  ---     0.447      R4C12D.B0 to    R4C12D.OFX0 <A href="#@comp:lm8_wb_inst/SLICE_399">lm8_wb_inst/SLICE_399</A>
ROUTE         1     0.000<A href="#@net:lm8_wb_inst/n10198:R4C12D.OFX0:R4C12C.FXA:0.000">    R4C12D.OFX0 to R4C12C.FXA    </A> <A href="#@net:lm8_wb_inst/n10198">lm8_wb_inst/n10198</A>
FXTOOFX_DE  ---     0.181     R4C12C.FXA to    R4C12C.OFX1 <A href="#@comp:lm8_wb_inst/SLICE_311">lm8_wb_inst/SLICE_311</A>
ROUTE         1     0.000<A href="#@net:lm8_wb_inst/data_mux_0:R4C12C.OFX1:R4C12C.DI1:0.000">    R4C12C.OFX1 to R4C12C.DI1    </A> <A href="#@net:lm8_wb_inst/data_mux_0">lm8_wb_inst/data_mux_0</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                    3.744   (43.7% logic, 56.3% route), 3 logic levels.

      <A href="#@path:INPUT_SETUP PORT 'sw_0' 2.000000 ns CLKNET 'clk_c' ;:clk_c">Clock path</A> OSCH_inst to lm8_wb_inst/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173<A href="#@net:clk_c:OSC.OSC:R4C12C.CLK:3.173">        OSC.OSC to R4C12C.CLK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.

Report: There is no minimum offset greater than zero for this preference.


</A><A name="INPUT_SETUP PORT 'sw_1' 2.000000 ns CLKNET 'clk_c"></A>================================================================================
Preference: INPUT_SETUP PORT "sw_1" 2.000000 ns CLKNET "clk_c" ; Setup Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.242ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:sw_1">sw_1</A>
   Destination:    FF         Data in        <A href="#@comp:lm8_wb_inst/SLICE_312">lm8_wb_inst/lm8_ext_io_din_i1</A>  (to <A href="#@net:clk_c">clk_c</A> +)

   Max Data Path Delay:     4.332ns  (46.5% logic, 53.5% route), 3 logic levels.

   Min Clock Path Delay:    2.724ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      4.332ns delay sw_1 to lm8_wb_inst/SLICE_312 less
      2.000ns offset sw_1 to OSCH_inst (totaling 2.332ns) meets
      2.724ns delay OSCH_inst to lm8_wb_inst/SLICE_312 less
      0.150ns DIN_SET requirement (totaling 2.574ns) by 0.242ns

 Physical Path Details:

      <A href="#@path:INPUT_SETUP PORT 'sw_1' 2.000000 ns CLKNET 'clk_c' ;:sw_1,wb_dat_i_c_33,lm8_wb_inst/SLICE_401,lm8_wb_inst/n10191,lm8_wb_inst/SLICE_312,lm8_wb_inst/data_mux_1">Data path</A> sw_1 to lm8_wb_inst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132        B13.PAD to      B13.PADDI <A href="#@comp:sw_1">sw_1</A>
ROUTE         1     2.316<A href="#@net:wb_dat_i_c_33:B13.PADDI:R4C10B.C0:2.316">      B13.PADDI to R4C10B.C0     </A> <A href="#@net:wb_dat_i_c_33">wb_dat_i_c_33</A>
CTOOFX_DEL  ---     0.661      R4C10B.C0 to    R4C10B.OFX0 <A href="#@comp:lm8_wb_inst/SLICE_401">lm8_wb_inst/SLICE_401</A>
ROUTE         1     0.000<A href="#@net:lm8_wb_inst/n10191:R4C10B.OFX0:R4C10A.FXA:0.000">    R4C10B.OFX0 to R4C10A.FXA    </A> <A href="#@net:lm8_wb_inst/n10191">lm8_wb_inst/n10191</A>
FXTOOFX_DE  ---     0.223     R4C10A.FXA to    R4C10A.OFX1 <A href="#@comp:lm8_wb_inst/SLICE_312">lm8_wb_inst/SLICE_312</A>
ROUTE         1     0.000<A href="#@net:lm8_wb_inst/data_mux_1:R4C10A.OFX1:R4C10A.DI1:0.000">    R4C10A.OFX1 to R4C10A.DI1    </A> <A href="#@net:lm8_wb_inst/data_mux_1">lm8_wb_inst/data_mux_1</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                    4.332   (46.5% logic, 53.5% route), 3 logic levels.

      <A href="#@path:INPUT_SETUP PORT 'sw_1' 2.000000 ns CLKNET 'clk_c' ;:clk_c">Clock path</A> OSCH_inst to lm8_wb_inst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     2.724<A href="#@net:clk_c:OSC.OSC:R4C10A.CLK:2.724">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    2.724   (0.0% logic, 100.0% route), 0 logic levels.

Report:    1.758ns is the minimum offset for this preference.


</A><A name="INPUT_SETUP PORT 'sw_1' 2.000000 ns CLKNET 'clk_c"></A>================================================================================
Preference: INPUT_SETUP PORT "sw_1" 2.000000 ns CLKNET "clk_c" ; Hold Analysis.
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.429ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:sw_1">sw_1</A>
   Destination:    FF         Data in        <A href="#@comp:lm8_wb_inst/SLICE_312">lm8_wb_inst/lm8_ext_io_din_i1</A>  (to <A href="#@net:clk_c">clk_c</A> +)

   Min Data Path Delay:     3.589ns  (45.6% logic, 54.4% route), 3 logic levels.

   Max Clock Path Delay:    3.173ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:

      3.589ns delay sw_1 to lm8_wb_inst/SLICE_312 plus
      0.000ns hold offset sw_1 to OSCH_inst (totaling 3.589ns) meets
      3.173ns delay OSCH_inst to lm8_wb_inst/SLICE_312 plus
     -0.013ns DIN_HLD requirement (totaling 3.160ns) by 0.429ns

 Physical Path Details:

      <A href="#@path:INPUT_SETUP PORT 'sw_1' 2.000000 ns CLKNET 'clk_c' ;:sw_1,wb_dat_i_c_33,lm8_wb_inst/SLICE_401,lm8_wb_inst/n10191,lm8_wb_inst/SLICE_312,lm8_wb_inst/data_mux_1">Data path</A> sw_1 to lm8_wb_inst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.007        B13.PAD to      B13.PADDI <A href="#@comp:sw_1">sw_1</A>
ROUTE         1     1.954<A href="#@net:wb_dat_i_c_33:B13.PADDI:R4C10B.C0:1.954">      B13.PADDI to R4C10B.C0     </A> <A href="#@net:wb_dat_i_c_33">wb_dat_i_c_33</A>
CTOOFX_DEL  ---     0.447      R4C10B.C0 to    R4C10B.OFX0 <A href="#@comp:lm8_wb_inst/SLICE_401">lm8_wb_inst/SLICE_401</A>
ROUTE         1     0.000<A href="#@net:lm8_wb_inst/n10191:R4C10B.OFX0:R4C10A.FXA:0.000">    R4C10B.OFX0 to R4C10A.FXA    </A> <A href="#@net:lm8_wb_inst/n10191">lm8_wb_inst/n10191</A>
FXTOOFX_DE  ---     0.181     R4C10A.FXA to    R4C10A.OFX1 <A href="#@comp:lm8_wb_inst/SLICE_312">lm8_wb_inst/SLICE_312</A>
ROUTE         1     0.000<A href="#@net:lm8_wb_inst/data_mux_1:R4C10A.OFX1:R4C10A.DI1:0.000">    R4C10A.OFX1 to R4C10A.DI1    </A> <A href="#@net:lm8_wb_inst/data_mux_1">lm8_wb_inst/data_mux_1</A> (to <A href="#@net:clk_c">clk_c</A>)
                  --------
                    3.589   (45.6% logic, 54.4% route), 3 logic levels.

      <A href="#@path:INPUT_SETUP PORT 'sw_1' 2.000000 ns CLKNET 'clk_c' ;:clk_c">Clock path</A> OSCH_inst to lm8_wb_inst/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       315     3.173<A href="#@net:clk_c:OSC.OSC:R4C10A.CLK:3.173">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:clk_c">clk_c</A>
                  --------
                    3.173   (0.0% logic, 100.0% route), 0 logic levels.

Report: There is no minimum offset greater than zero for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 2.080000 MHz ;    |    2.080 MHz|   54.265 MHz|  11  
                                        |             |             |
MAXDELAY FROM PORT "rst_n" TO CELL      |             |             |
"reset_gen*" 5.000000 ns ;              |  200.000 MHz|  261.986 MHz|   1  
                                        |             |             |
CLOCK_TO_OUT PORT "led_1" 8.000000 ns   |             |             |
MIN 0.000000 ns CLKNET "clk_c" CLKOUT   |             |             |
PORT "led_1" ; Setup Analysis.          |     8.000 ns|     0.000 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "led_1" 8.000000 ns   |             |             |
MIN 0.000000 ns CLKNET "clk_c" CLKOUT   |             |             |
PORT "led_1" ; Hold Analysis.           |     0.000 ns|     0.000 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "led_2" 8.000000 ns   |             |             |
MIN 0.000000 ns CLKNET "clk_c" CLKOUT   |             |             |
PORT "led_2" ; Setup Analysis.          |     8.000 ns|     0.000 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "led_2" 8.000000 ns   |             |             |
MIN 0.000000 ns CLKNET "clk_c" CLKOUT   |             |             |
PORT "led_2" ; Hold Analysis.           |     0.000 ns|     0.000 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "led_3" 8.000000 ns   |             |             |
MIN 0.000000 ns CLKNET "clk_c" CLKOUT   |             |             |
PORT "led_3" ; Setup Analysis.          |     8.000 ns|     0.000 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "led_3" 8.000000 ns   |             |             |
MIN 0.000000 ns CLKNET "clk_c" CLKOUT   |             |             |
PORT "led_3" ; Hold Analysis.           |     0.000 ns|     0.000 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "led_0" 8.000000 ns   |             |             |
MIN 0.000000 ns CLKNET "clk_c" ; Setup  |             |             |
Analysis.                               |     8.000 ns|     6.721 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "led_0" 8.000000 ns   |             |             |
MIN 0.000000 ns CLKNET "clk_c" ; Hold   |             |             |
Analysis.                               |     0.000 ns|     5.946 ns|   2  
                                        |             |             |
INPUT_SETUP PORT "sw_2" 2.000000 ns     |             |             |
CLKNET "clk_c" ; Setup Analysis.        |     2.000 ns|     1.566 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "sw_2" 2.000000 ns     |             |             |
CLKNET "clk_c" ; Hold Analysis.         |     0.000 ns|    -0.352 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "sw_3" 2.000000 ns     |             |             |
CLKNET "clk_c" ; Setup Analysis.        |     2.000 ns|     1.901 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "sw_3" 2.000000 ns     |             |             |
CLKNET "clk_c" ; Hold Analysis.         |     0.000 ns|    -0.634 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "sw_0" 2.000000 ns     |             |             |
CLKNET "clk_c" ; Setup Analysis.        |     2.000 ns|     1.921 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "sw_0" 2.000000 ns     |             |             |
CLKNET "clk_c" ; Hold Analysis.         |     0.000 ns|    -0.584 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "sw_1" 2.000000 ns     |             |             |
CLKNET "clk_c" ; Setup Analysis.        |     2.000 ns|     1.758 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "sw_1" 2.000000 ns     |             |             |
CLKNET "clk_c" ; Hold Analysis.         |     0.000 ns|    -0.429 ns|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: <A href="#@net:clk_c">clk_c</A>   Source: OSCH_inst.OSC   Loads: 315
   Covered under: FREQUENCY NET "clk_c" 2.080000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:TIME_INST/sec_clock">TIME_INST/sec_clock</A>   Source: TIME_INST/SLICE_208.Q0
      Covered under: FREQUENCY NET "clk_c" 2.080000 MHz ;   Transfers: 24

Clock Domain: <A href="#@net:TIME_INST/sec_clock">TIME_INST/sec_clock</A>   Source: TIME_INST/SLICE_208.Q0   Loads: 14
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 38342 paths, 1 nets, and 4301 connections (96.9% coverage)

TRCE completed with 1 Preference error (ignored).

