<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>1100523</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(18): Semantic error in &quot;FREQUENCY NET &quot;CLKOP&quot; 80.000000 MHz ;&quot;: </Dynamic>
            <Dynamic>CLKOP matches no clock nets in the design. </Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>18</Navigation>
        </Message>
        <Message>
            <ID>1101121</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(19): Semantic error in &quot;INPUT_SETUP ALLPORTS 50.000000 ns HOLD 12.000000 ns CLKNET &quot;clk&quot; ;&quot;: </Dynamic>
            <Dynamic>&quot;clk&quot; matches no clknets in the design. </Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>19</Navigation>
        </Message>
        <Message>
            <ID>1101121</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(20): Semantic error in &quot;INPUT_SETUP PORT &quot;reset&quot; 50.000000 ns CLKNET &quot;clk&quot; ;&quot;: </Dynamic>
            <Dynamic>reset matches no ports in the design. &quot;clk&quot; matches no clknets in the design. </Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>20</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(5): Semantic error in &quot;LOCATE COMP &quot;addr[0]&quot; SITE &quot;P16&quot; ;&quot;: </Dynamic>
            <Dynamic>addr[0]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>5</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(6): Semantic error in &quot;LOCATE COMP &quot;addr[1]&quot; SITE &quot;N15&quot; ;&quot;: </Dynamic>
            <Dynamic>addr[1]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>6</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(7): Semantic error in &quot;LOCATE COMP &quot;addr[2]&quot; SITE &quot;L13&quot; ;&quot;: </Dynamic>
            <Dynamic>addr[2]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>7</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(8): Semantic error in &quot;LOCATE COMP &quot;addr[3]&quot; SITE &quot;K11&quot; ;&quot;: </Dynamic>
            <Dynamic>addr[3]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>8</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(9): Semantic error in &quot;LOCATE COMP &quot;addr[4]&quot; SITE &quot;L12&quot; ;&quot;: </Dynamic>
            <Dynamic>addr[4]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>9</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(10): Semantic error in &quot;LOCATE COMP &quot;addr[5]&quot; SITE &quot;J11&quot; ;&quot;: </Dynamic>
            <Dynamic>addr[5]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>10</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(11): Semantic error in &quot;LOCATE COMP &quot;addr[6]&quot; SITE &quot;J13&quot; ;&quot;: </Dynamic>
            <Dynamic>addr[6]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(12): Semantic error in &quot;LOCATE COMP &quot;addr[7]&quot; SITE &quot;H11&quot; ;&quot;: </Dynamic>
            <Dynamic>addr[7]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>12</Navigation>
        </Message>
        <Message>
            <ID>1100644</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(13): Semantic error in &quot;IOBUF PORT &quot;reset&quot; IO_TYPE=LVCMOS33 ;&quot;: </Dynamic>
            <Dynamic>reset</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>13</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(15): Semantic error in &quot;LOCATE COMP &quot;pc_opx[0]&quot; SITE &quot;N2&quot; ;&quot;: </Dynamic>
            <Dynamic>pc_opx[0]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>15</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(16): Semantic error in &quot;LOCATE COMP &quot;pc_opx[1]&quot; SITE &quot;P1&quot; ;&quot;: </Dynamic>
            <Dynamic>pc_opx[1]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>16</Navigation>
        </Message>
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>RESET_c</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>RXD</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RXD</Dynamic>
            <Navigation>RXD</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v&quot;:27:9:27:17|Removing wire scuba_vhi, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v</Navigation>
            <Navigation>27</Navigation>
            <Navigation>9</Navigation>
            <Navigation>27</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire scuba_vhi, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;C:\Users\Duncan\git\ForthCPU\UART\source\UART.v&quot;:74:0:74:5|Feedback mux created for signal STATUS[15:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\UART\source\UART.v</Navigation>
            <Navigation>74</Navigation>
            <Navigation>0</Navigation>
            <Navigation>74</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Feedback mux created for signal STATUS[15:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL250 :&quot;C:\Users\Duncan\git\ForthCPU\UART\source\UART.v&quot;:74:0:74:5|All reachable assignments to STATUS[15:3] assign 0, register removed by optimization</Dynamic>
            <Navigation>CL250</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\UART\source\UART.v</Navigation>
            <Navigation>74</Navigation>
            <Navigation>0</Navigation>
            <Navigation>74</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to STATUS[15:3] assign 0, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v&quot;:49:2:49:3|Latch generated from always block for signal DOUT[15:0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>2</Navigation>
            <Navigation>49</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Latch generated from always block for signal DOUT[15:0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v&quot;:59:0:59:5|All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v</Navigation>
            <Navigation>59</Navigation>
            <Navigation>0</Navigation>
            <Navigation>59</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1273 :&quot;C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v&quot;:58:10:58:16|An input port (port CPU_DIN) is the target of an assignment - please check if this is intentional</Dynamic>
            <Navigation>CG1273</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v</Navigation>
            <Navigation>58</Navigation>
            <Navigation>10</Navigation>
            <Navigation>58</Navigation>
            <Navigation>16</Navigation>
            <Navigation>An input port (port CPU_DIN) is the target of an assignment - please check if this is intentional</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1273 :&quot;C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v&quot;:91:10:91:16|An input port (port WR_GPIO) is the target of an assignment - please check if this is intentional</Dynamic>
            <Navigation>CG1273</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v</Navigation>
            <Navigation>91</Navigation>
            <Navigation>10</Navigation>
            <Navigation>91</Navigation>
            <Navigation>16</Navigation>
            <Navigation>An input port (port WR_GPIO) is the target of an assignment - please check if this is intentional</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1273 :&quot;C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v&quot;:90:10:90:16|An input port (port RD_GPIO) is the target of an assignment - please check if this is intentional</Dynamic>
            <Navigation>CG1273</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v</Navigation>
            <Navigation>90</Navigation>
            <Navigation>10</Navigation>
            <Navigation>90</Navigation>
            <Navigation>16</Navigation>
            <Navigation>An input port (port RD_GPIO) is the target of an assignment - please check if this is intentional</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1273 :&quot;C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v&quot;:92:12:92:20|An input port (port ADDR_GPIO) is the target of an assignment - please check if this is intentional</Dynamic>
            <Navigation>CG1273</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v</Navigation>
            <Navigation>92</Navigation>
            <Navigation>12</Navigation>
            <Navigation>92</Navigation>
            <Navigation>20</Navigation>
            <Navigation>An input port (port ADDR_GPIO) is the target of an assignment - please check if this is intentional</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:42:12:42:18|Removing wire CPU_DIN, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>42</Navigation>
            <Navigation>12</Navigation>
            <Navigation>42</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Removing wire CPU_DIN, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:84:6:84:8|*Input RDN to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>84</Navigation>
            <Navigation>6</Navigation>
            <Navigation>84</Navigation>
            <Navigation>8</Navigation>
            <Navigation>*Input RDN to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:85:7:85:10|*Input WR0N to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>85</Navigation>
            <Navigation>7</Navigation>
            <Navigation>85</Navigation>
            <Navigation>10</Navigation>
            <Navigation>*Input WR0N to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:86:7:86:10|*Input WR1N to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>86</Navigation>
            <Navigation>7</Navigation>
            <Navigation>86</Navigation>
            <Navigation>10</Navigation>
            <Navigation>*Input WR1N to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:91:10:91:16|*Input RD_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>91</Navigation>
            <Navigation>10</Navigation>
            <Navigation>91</Navigation>
            <Navigation>16</Navigation>
            <Navigation>*Input RD_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:92:10:92:16|*Input WR_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>92</Navigation>
            <Navigation>10</Navigation>
            <Navigation>92</Navigation>
            <Navigation>16</Navigation>
            <Navigation>*Input WR_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:93:12:93:20|*Input ADDR_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>93</Navigation>
            <Navigation>12</Navigation>
            <Navigation>93</Navigation>
            <Navigation>20</Navigation>
            <Navigation>*Input ADDR_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:42:12:42:18|*Input CPU_DIN[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>42</Navigation>
            <Navigation>12</Navigation>
            <Navigation>42</Navigation>
            <Navigation>18</Navigation>
            <Navigation>*Input CPU_DIN[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:42:12:42:18|*Input CPU_DIN[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>42</Navigation>
            <Navigation>12</Navigation>
            <Navigation>42</Navigation>
            <Navigation>18</Navigation>
            <Navigation>*Input CPU_DIN[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:125:7:125:14|*Input WR0N_BUF to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>125</Navigation>
            <Navigation>7</Navigation>
            <Navigation>125</Navigation>
            <Navigation>14</Navigation>
            <Navigation>*Input WR0N_BUF to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:126:7:126:14|*Input WR1N_BUF to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>126</Navigation>
            <Navigation>7</Navigation>
            <Navigation>126</Navigation>
            <Navigation>14</Navigation>
            <Navigation>*Input WR1N_BUF to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:91:10:91:16|*Input RD_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>91</Navigation>
            <Navigation>10</Navigation>
            <Navigation>91</Navigation>
            <Navigation>16</Navigation>
            <Navigation>*Input RD_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:92:10:92:16|*Input WR_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>92</Navigation>
            <Navigation>10</Navigation>
            <Navigation>92</Navigation>
            <Navigation>16</Navigation>
            <Navigation>*Input WR_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:93:12:93:20|*Input ADDR_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>93</Navigation>
            <Navigation>12</Navigation>
            <Navigation>93</Navigation>
            <Navigation>20</Navigation>
            <Navigation>*Input ADDR_GPIO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v&quot;:144:8:144:12|*Input INTS7 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v</Navigation>
            <Navigation>144</Navigation>
            <Navigation>8</Navigation>
            <Navigation>144</Navigation>
            <Navigation>12</Navigation>
            <Navigation>*Input INTS7 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v&quot;:49:2:49:3|Pruning register bits 15 to 9 of DOUT[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>2</Navigation>
            <Navigation>49</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Pruning register bits 15 to 9 of DOUT[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v&quot;:11:14:11:16|Input port bits 15 to 8 of DIN[15:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v</Navigation>
            <Navigation>11</Navigation>
            <Navigation>14</Navigation>
            <Navigation>11</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Input port bits 15 to 8 of DIN[15:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v&quot;:11:14:11:24|Input port bits 13 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v</Navigation>
            <Navigation>11</Navigation>
            <Navigation>14</Navigation>
            <Navigation>11</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Input port bits 13 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v&quot;:17:14:17:24|Input port bits 13 to 11 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v</Navigation>
            <Navigation>17</Navigation>
            <Navigation>14</Navigation>
            <Navigation>17</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Input port bits 13 to 11 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v&quot;:17:14:17:24|Input port bits 7 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v</Navigation>
            <Navigation>17</Navigation>
            <Navigation>14</Navigation>
            <Navigation>17</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Input port bits 7 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v&quot;:41:14:41:24|Input port bits 7 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>14</Navigation>
            <Navigation>41</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Input port bits 7 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v&quot;:261:0:261:5|Sharing sequential element REGB_EN and merging REGA_EN. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v</Navigation>
            <Navigation>261</Navigation>
            <Navigation>0</Navigation>
            <Navigation>261</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sharing sequential element REGB_EN and merging REGA_EN. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>BN314 :&quot;c:\users\duncan\git\forthcpu\impl1\source\mcu.v&quot;:48:9:48:17|Net GND in work.mcu(verilog) has multiple drivers.</Dynamic>
            <Navigation>BN314</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\impl1\source\mcu.v</Navigation>
            <Navigation>48</Navigation>
            <Navigation>9</Navigation>
            <Navigation>48</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Net GND in work.mcu(verilog) has multiple drivers. </Navigation>
        </Message>
    </Task>
</BaliMessageLog>