# Final project for NTUEE Digital System Design 109-2
## Abstract

This is a 5-stage pipelined-RISC-V processor written in verilog.
Apart from the pipelined processor with L1 Cache (baseline),
this project also featured branch prediction, L2 Cache, compressed instructions (extensions).
