// Seed: 1683918837
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout tri0 id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = -1;
  assign id_4 = id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input tri1 id_5,
    output wand id_6,
    output tri id_7,
    input tri0 id_8,
    input tri id_9,
    output tri id_10
);
  logic id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  final $signed(58);
  ;
endmodule
