{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558961284231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558961284232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 09:48:04 2019 " "Processing started: Mon May 27 09:48:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558961284232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558961284232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_lite -c de0_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_lite -c de0_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558961284232 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558961284570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenSeg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenSeg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg-rtl " "Found design unit 1: sevenSeg-rtl" {  } { { "sevenSeg.vhd" "" { Text "/home/lucas/vhdl/register_and_sevenSeg/de0_lite/sevenSeg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558961297923 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.vhd" "" { Text "/home/lucas/vhdl/register_and_sevenSeg/de0_lite/sevenSeg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558961297923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558961297923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_lite-rtl " "Found design unit 1: de0_lite-rtl" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/register_and_sevenSeg/de0_lite/de0_lite.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558961297926 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_lite " "Found entity 1: de0_lite" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/register_and_sevenSeg/de0_lite/de0_lite.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558961297926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558961297926 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "sram3232_data_logic_vector de0_lite.vhd(349) " "VHDL error at de0_lite.vhd(349): object \"sram3232_data_logic_vector\" is used but not declared" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/register_and_sevenSeg/de0_lite/de0_lite.vhd" 349 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1558961297927 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "sram3232_write_address_integer de0_lite.vhd(350) " "VHDL error at de0_lite.vhd(350): object \"sram3232_write_address_integer\" is used but not declared" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/register_and_sevenSeg/de0_lite/de0_lite.vhd" 350 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1558961297927 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "sram3232_read_address_integer de0_lite.vhd(351) " "VHDL error at de0_lite.vhd(351): object \"sram3232_read_address_integer\" is used but not declared" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/register_and_sevenSeg/de0_lite/de0_lite.vhd" 351 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1558961297927 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "sram3232_we_logic de0_lite.vhd(352) " "VHDL error at de0_lite.vhd(352): object \"sram3232_we_logic\" is used but not declared" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/register_and_sevenSeg/de0_lite/de0_lite.vhd" 352 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1558961297927 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "sram3232_q_logic_vector de0_lite.vhd(353) " "VHDL error at de0_lite.vhd(353): object \"sram3232_q_logic_vector\" is used but not declared" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/register_and_sevenSeg/de0_lite/de0_lite.vhd" 353 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1558961297928 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out Q de0_lite.vhd(353) " "VHDL error at de0_lite.vhd(353): cannot associate formal port \"Q\" of mode \"out\" with an expression" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/register_and_sevenSeg/de0_lite/de0_lite.vhd" 353 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1558961297928 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "968 " "Peak virtual memory: 968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558961298041 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 27 09:48:18 2019 " "Processing ended: Mon May 27 09:48:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558961298041 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558961298041 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558961298041 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558961298041 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus II Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558961298176 ""}
