Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Sun Apr 13 00:14:42 2025
| Host         : fedora running 64-bit unknown
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     6 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              77 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              99 |           34 |
| Yes          | No                    | No                     |              79 |           30 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             971 |          262 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                           Enable Signal                          |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                  | reset_cond/M_reset_cond_in                                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | debugger/D_counter_count_q[3]_i_1_n_0                            | reset_cond/Q[0]                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | debugger/D_motor_speed_count_q[3]_i_1_n_0                        | reset_cond/Q[0]                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | debugger/D_p0_score_count_q[3]_i_1_n_0                           | reset_cond/Q[0]                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | debugger/D_p1_score_count_q[3]_i_1_n_0                           | reset_cond/Q[0]                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | debugger/D_correct_button_count_q[4]_i_1_n_0                     | reset_cond/Q[0]                                                   |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | debugger/D_correct_button_compare_count_q[4]_i_1_n_0             | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | debugger/FSM_sequential_D_state_q[4]_i_1_n_0                     | reset_cond/Q[0]                                                   |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | debugger/D_motor_direction_count_q[4]_i_1_n_0                    | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | debugger/D_bit_32_count_q[4]_i_1_n_0                             | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | rx/D_ctr_q[6]_i_2__0_n_0                                         | rx/D_ctr_q[6]_i_1__0_n_0                                          |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | debugger/E[0]                                                    |                                                                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | rx/D_saved_data_d                                                |                                                                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | motor/pwm/ctr/E[0]                                               | reset_cond/Q[0]                                                   |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG |                                                                  | motor/pwm/ctr/D_ctr_q[0]_i_1__5_n_0                               |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | forLoop_idx_0_1342090838[0].p1_button_cond/D_ctr_q[0]_i_2__4_n_0 | forLoop_idx_0_1342090838[0].p1_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_1342090838[2].p1_button_cond/D_ctr_q[0]_i_2__2_n_0 | forLoop_idx_0_1342090838[2].p1_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_1342090838[1].p1_button_cond/D_ctr_q[0]_i_2__3_n_0 | forLoop_idx_0_1342090838[1].p1_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_212513179[0].p0_button_cond/D_ctr_q[0]_i_2__1_n_0  | forLoop_idx_0_212513179[0].p0_button_cond/sync/D_pipe_q_reg[1]_0  |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_212513179[2].p0_button_cond/sel                    | forLoop_idx_0_212513179[2].p0_button_cond/sync/clear              |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_212513179[1].p0_button_cond/D_ctr_q[0]_i_2__0_n_0  | forLoop_idx_0_212513179[1].p0_button_cond/sync/D_pipe_q_reg[1]_0  |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | game_datapath/game_cu/FSM_onehot_D_game_fsm_q[17]_i_1_n_0        | reset_cond/Q[0]                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | game_datapath/game_cu/E[0]                                       | reset_cond/Q[0]                                                   |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[10]_2[0]       | reset_cond/Q[0]                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[10]_3[0]       | reset_cond/Q[0]                                                   |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]_2[0]       | reset_cond/Q[0]                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[12]_3[0]       | reset_cond/Q[0]                                                   |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[16]_0[0]       | reset_cond/Q[0]                                                   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[8]_0[0]        | reset_cond/Q[0]                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[10]_1[0]       | reset_cond/Q[0]                                                   |                8 |             36 |         4.50 |
|  clk_IBUF_BUFG | game_datapath/slow_clk_edge/E[0]                                 |                                                                   |               24 |             64 |         2.67 |
|  clk_IBUF_BUFG |                                                                  |                                                                   |               28 |             77 |         2.75 |
|  clk_IBUF_BUFG |                                                                  | reset_cond/Q[0]                                                   |               29 |             84 |         2.90 |
|  clk_IBUF_BUFG | game_datapath/slow_clk_edge/D_last_q_reg_0[0]                    | reset_cond/Q[0]                                                   |               41 |            192 |         4.68 |
|  clk_IBUF_BUFG | debugger/D_correct_button_dff_d                                  | reset_cond/Q[0]                                                   |              100 |            363 |         3.63 |
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+


