Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Aug 29 15:57:58 2019
| Host         : debian running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.123        0.000                      0                17288        0.035        0.000                      0                17284       -0.822       -0.822                       1                  6427  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk100                           {0.000 5.000}        10.000          100.000         
  builder_mmcm_fb                {0.000 5.000}        10.000          100.000         
  main_soclinux_clkout0          {0.000 5.000}        10.000          100.000         
  main_soclinux_clkout1          {0.000 1.250}        2.500           400.000         
  main_soclinux_clkout2          {0.625 1.875}        2.500           400.000         
  main_soclinux_clkout3          {0.000 2.500}        5.000           200.000         
  main_soclinux_clkout4          {0.000 5.000}        10.000          100.000         
    s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
    s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
    s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
eth_clocks_rx                    {0.000 4.000}        8.000           125.000         
eth_rx_clk                       {0.000 4.000}        8.000           125.000         
  main_ethphy_pll_clk_tx         {0.000 4.000}        8.000           125.000         
  main_ethphy_pll_clk_tx90       {2.000 6.000}        8.000           125.000         
  main_ethphy_pll_fb             {0.000 4.000}        8.000           125.000         
eth_tx_clk                       {0.000 4.000}        8.000           125.000         
pix5x_clk                        {0.000 1.347}        2.693           371.333         
pix_clk                          {0.000 6.734}        13.468          74.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                             3.000        0.000                       0                     1  
  builder_mmcm_fb                                                                                                                                                                  8.751        0.000                       0                     2  
  main_soclinux_clkout0                0.123        0.000                      0                15734        0.035        0.000                      0                15734        2.500        0.000                       0                  5597  
  main_soclinux_clkout1                                                                                                                                                            0.345        0.000                       0                    77  
  main_soclinux_clkout2                                                                                                                                                            0.345        0.000                       0                     4  
  main_soclinux_clkout3                2.736        0.000                      0                   13        0.247        0.000                      0                   13        0.264        0.000                       0                    11  
  main_soclinux_clkout4                                                                                                                                                            3.000        0.000                       0                     3  
    s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
    s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
    s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
eth_clocks_rx                                                                                                                                                                      5.845        0.000                       0                     1  
eth_rx_clk                             1.211        0.000                      0                  428        0.050        0.000                      0                  428        2.000        0.000                       0                   152  
  main_ethphy_pll_clk_tx                                                                                                                                                           5.845        0.000                       0                     2  
  main_ethphy_pll_clk_tx90                                                                                                                                                         5.845        0.000                       0                     3  
  main_ethphy_pll_fb                                                                                                                                                               6.751        0.000                       0                     2  
eth_tx_clk                             0.828        0.000                      0                  226        0.122        0.000                      0                  226        3.500        0.000                       0                   102  
pix5x_clk                                                                                                                                                                          1.026        0.000                       0                     8  
pix_clk                                3.540        0.000                      0                  883        0.104        0.000                      0                  883        5.484        0.000                       0                   456  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       main_soclinux_clkout0        3.677        0.000                      0                    1                                                                        
                       main_soclinux_clkout3        3.714        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.450        0.000                      0                    1                                                                        
                       eth_tx_clk                   2.440        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  builder_mmcm_fb
  To Clock:  builder_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout0
  To Clock:  main_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 main_soclinux_sdram_bankmachine5_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_new_master_rdata_valid7_reg_srl8___builder_new_master_rdata_valid17_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 3.037ns (31.293%)  route 6.668ns (68.707%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 15.991 - 10.000 ) 
    Source Clock Delay      (SCD):    6.383ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5595, routed)        1.682     6.383    sys_clk
    SLICE_X105Y142       FDRE                                         r  main_soclinux_sdram_bankmachine5_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y142       FDRE (Prop_fdre_C_Q)         0.419     6.802 r  main_soclinux_sdram_bankmachine5_row_reg[4]/Q
                         net (fo=1, routed)           0.846     7.648    main_soclinux_sdram_bankmachine5_row_reg_n_0_[4]
    SLICE_X104Y142       LUT6 (Prop_lut6_I4_O)        0.296     7.944 r  builder_bankmachine5_state[3]_i_17/O
                         net (fo=1, routed)           0.000     7.944    builder_bankmachine5_state[3]_i_17_n_0
    SLICE_X104Y142       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.477 r  builder_bankmachine5_state_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.477    builder_bankmachine5_state_reg[3]_i_11_n_0
    SLICE_X104Y143       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.731 f  builder_bankmachine5_state_reg[3]_i_6/CO[0]
                         net (fo=4, routed)           0.588     9.319    main_soclinux_sdram_bankmachine5_row_hit
    SLICE_X102Y145       LUT6 (Prop_lut6_I4_O)        0.367     9.686 r  main_soclinux_sdram_tfawcon_window[0]_i_9/O
                         net (fo=5, routed)           0.823    10.508    main_soclinux_sdram_tfawcon_window[0]_i_9_n_0
    SLICE_X92Y145        LUT5 (Prop_lut5_I2_O)        0.124    10.632 f  main_soclinux_sdram_choose_req_grant[2]_i_11/O
                         net (fo=11, routed)          0.866    11.498    main_soclinux_sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X90Y143        LUT6 (Prop_lut6_I3_O)        0.124    11.622 f  main_soclinux_sdram_bankmachine0_cmd_buffer_valid_n_i_6/O
                         net (fo=5, routed)           0.569    12.191    main_soclinux_sdram_bankmachine0_cmd_buffer_valid_n_i_6_n_0
    SLICE_X91Y141        LUT5 (Prop_lut5_I4_O)        0.124    12.315 f  main_soclinux_sdram_bankmachine0_cmd_buffer_valid_n_i_3/O
                         net (fo=32, routed)          0.771    13.087    main_soclinux_sdram_bankmachine0_cmd_buffer_valid_n_i_3_n_0
    SLICE_X91Y142        LUT4 (Prop_lut4_I0_O)        0.150    13.237 r  main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_we_i_2/O
                         net (fo=14, routed)          1.005    14.241    main_soclinux_sdram_bankmachine3_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X86Y146        LUT3 (Prop_lut3_I1_O)        0.320    14.561 r  builder_new_master_rdata_valid7_reg_srl8___builder_new_master_rdata_valid17_reg_r_i_5/O
                         net (fo=1, routed)           0.688    15.249    builder_new_master_rdata_valid7_reg_srl8___builder_new_master_rdata_valid17_reg_r_i_5_n_0
    SLICE_X86Y146        LUT6 (Prop_lut6_I5_O)        0.326    15.575 r  builder_new_master_rdata_valid7_reg_srl8___builder_new_master_rdata_valid17_reg_r_i_1/O
                         net (fo=1, routed)           0.513    16.088    builder_new_master_rdata_valid00
    SLICE_X84Y146        SRL16E                                       r  builder_new_master_rdata_valid7_reg_srl8___builder_new_master_rdata_valid17_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5595, routed)        1.527    15.991    sys_clk
    SLICE_X84Y146        SRL16E                                       r  builder_new_master_rdata_valid7_reg_srl8___builder_new_master_rdata_valid17_reg_r/CLK
                         clock pessimism              0.317    16.308    
                         clock uncertainty           -0.067    16.241    
    SLICE_X84Y146        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    16.211    builder_new_master_rdata_valid7_reg_srl8___builder_new_master_rdata_valid17_reg_r
  -------------------------------------------------------------------
                         required time                         16.211    
                         arrival time                         -16.088    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 VexRiscv/_zz_112__reg[27]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        9.708ns  (logic 3.590ns (36.981%)  route 6.118ns (63.019%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 15.989 - 10.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5595, routed)        1.641     6.342    VexRiscv/out
    SLICE_X88Y124        FDRE                                         r  VexRiscv/_zz_112__reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.518     6.860 r  VexRiscv/_zz_112__reg[27]/Q
                         net (fo=7, routed)           1.304     8.164    VexRiscv/IBusCachedPlugin_cache/Q[22]
    SLICE_X87Y124        LUT6 (Prop_lut6_I1_O)        0.124     8.288 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_i_19/O
                         net (fo=1, routed)           0.000     8.288    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_i_19_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.838 f  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_reg_i_15/CO[3]
                         net (fo=2, routed)           0.883     9.721    VexRiscv/IBusCachedPlugin_cache/MmuPlugin_ports_1_cacheHits_313_out
    SLICE_X87Y123        LUT4 (Prop_lut4_I3_O)        0.150     9.871 f  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31]_i_7/O
                         net (fo=2, routed)           0.368    10.239    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31]_i_7_n_0
    SLICE_X86Y123        LUT5 (Prop_lut5_I4_O)        0.326    10.565 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_16/O
                         net (fo=2, routed)           0.674    11.239    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_16_n_0
    SLICE_X86Y123        LUT5 (Prop_lut5_I4_O)        0.152    11.391 f  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_5/O
                         net (fo=26, routed)          0.565    11.956    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_5_n_0
    SLICE_X84Y122        LUT4 (Prop_lut4_I2_O)        0.326    12.282 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[15]_i_3/O
                         net (fo=1, routed)           0.452    12.734    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[15]_i_3_n_0
    SLICE_X84Y122        LUT5 (Prop_lut5_I4_O)        0.124    12.858 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[15]_i_2/O
                         net (fo=1, routed)           1.040    13.897    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[15]_i_2_n_0
    SLICE_X88Y124        LUT3 (Prop_lut3_I2_O)        0.124    14.021 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[15]_i_1/O
                         net (fo=2, routed)           0.534    14.555    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_mmuBus_rsp_physicalAddress[15]
    SLICE_X88Y125        LUT6 (Prop_lut6_I1_O)        0.124    14.679 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_i_9/O
                         net (fo=1, routed)           0.000    14.679    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_i_9_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.212 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.212    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_i_3_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.441 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_i_2/CO[2]
                         net (fo=1, routed)           0.299    15.740    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_00
    SLICE_X89Y126        LUT2 (Prop_lut2_I1_O)        0.310    16.050 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_i_1/O
                         net (fo=1, routed)           0.000    16.050    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_0
    SLICE_X89Y126        FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5595, routed)        1.525    15.989    VexRiscv/IBusCachedPlugin_cache/out
    SLICE_X89Y126        FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg/C
                         clock pessimism              0.317    16.306    
                         clock uncertainty           -0.067    16.239    
    SLICE_X89Y126        FDRE (Setup_fdre_C_D)        0.029    16.268    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg
  -------------------------------------------------------------------
                         required time                         16.268    
                         arrival time                         -16.050    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_ethmac_reader_fifo_consume_reg/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.972ns  (logic 0.478ns (5.327%)  route 8.494ns (94.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.153ns = ( 16.153 - 10.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5595, routed)        1.815     6.516    sys_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     6.994 r  FDPE_1/Q
                         net (fo=2603, routed)        8.494    15.488    sys_rst
    SLICE_X78Y95         FDRE                                         r  main_ethmac_reader_fifo_consume_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5595, routed)        1.689    16.153    sys_clk
    SLICE_X78Y95         FDRE                                         r  main_ethmac_reader_fifo_consume_reg/C
                         clock pessimism              0.245    16.398    
                         clock uncertainty           -0.067    16.330    
    SLICE_X78Y95         FDRE (Setup_fdre_C_R)       -0.600    15.730    main_ethmac_reader_fifo_consume_reg
  -------------------------------------------------------------------
                         required time                         15.730    
                         arrival time                         -15.488    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_44/RST
                            (rising edge-triggered cell OSERDESE2 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 0.478ns (5.606%)  route 8.048ns (94.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.146ns = ( 16.146 - 10.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5595, routed)        1.815     6.516    sys_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     6.994 r  FDPE_1/Q
                         net (fo=2603, routed)        8.048    15.042    sys_rst
    OLOGIC_X1Y198        OSERDESE2                                    r  OSERDESE2_44/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5595, routed)        1.682    16.146    sys_clk
    OLOGIC_X1Y198        OSERDESE2                                    r  OSERDESE2_44/CLKDIV
                         clock pessimism              0.237    16.383    
                         clock uncertainty           -0.067    16.316    
    OLOGIC_X1Y198        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    15.296    OSERDESE2_44
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -15.042    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_a7ddrphy_bitslip11_r_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 0.478ns (5.404%)  route 8.367ns (94.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 16.160 - 10.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5595, routed)        1.815     6.516    sys_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     6.994 r  FDPE_1/Q
                         net (fo=2603, routed)        8.367    15.361    sys_rst
    SLICE_X162Y184       FDRE                                         r  main_soclinux_a7ddrphy_bitslip11_r_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5595, routed)        1.697    16.160    sys_clk
    SLICE_X162Y184       FDRE                                         r  main_soclinux_a7ddrphy_bitslip11_r_reg[15]/C
                         clock pessimism              0.237    16.397    
                         clock uncertainty           -0.067    16.330    
    SLICE_X162Y184       FDRE (Setup_fdre_C_R)       -0.695    15.635    main_soclinux_a7ddrphy_bitslip11_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_a7ddrphy_bitslip12_r_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 0.478ns (5.404%)  route 8.367ns (94.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 16.160 - 10.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5595, routed)        1.815     6.516    sys_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     6.994 r  FDPE_1/Q
                         net (fo=2603, routed)        8.367    15.361    sys_rst
    SLICE_X162Y184       FDRE                                         r  main_soclinux_a7ddrphy_bitslip12_r_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5595, routed)        1.697    16.160    sys_clk
    SLICE_X162Y184       FDRE                                         r  main_soclinux_a7ddrphy_bitslip12_r_reg[15]/C
                         clock pessimism              0.237    16.397    
                         clock uncertainty           -0.067    16.330    
    SLICE_X162Y184       FDRE (Setup_fdre_C_R)       -0.695    15.635    main_soclinux_a7ddrphy_bitslip12_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_a7ddrphy_bitslip15_r_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 0.478ns (5.404%)  route 8.367ns (94.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 16.160 - 10.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5595, routed)        1.815     6.516    sys_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     6.994 r  FDPE_1/Q
                         net (fo=2603, routed)        8.367    15.361    sys_rst
    SLICE_X162Y184       FDRE                                         r  main_soclinux_a7ddrphy_bitslip15_r_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5595, routed)        1.697    16.160    sys_clk
    SLICE_X162Y184       FDRE                                         r  main_soclinux_a7ddrphy_bitslip15_r_reg[15]/C
                         clock pessimism              0.237    16.397    
                         clock uncertainty           -0.067    16.330    
    SLICE_X162Y184       FDRE (Setup_fdre_C_R)       -0.695    15.635    main_soclinux_a7ddrphy_bitslip15_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_11/RST
                            (rising edge-triggered cell ISERDESE2 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 0.478ns (5.407%)  route 8.362ns (94.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 16.166 - 10.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5595, routed)        1.815     6.516    sys_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     6.994 r  FDPE_1/Q
                         net (fo=2603, routed)        8.362    15.356    sys_rst
    ILOGIC_X1Y191        ISERDESE2                                    r  ISERDESE2_11/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5595, routed)        1.703    16.166    sys_clk
    ILOGIC_X1Y191        ISERDESE2                                    r  ISERDESE2_11/CLKDIV
                         clock pessimism              0.237    16.403    
                         clock uncertainty           -0.067    16.336    
    ILOGIC_X1Y191        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.688    15.648    ISERDESE2_11
  -------------------------------------------------------------------
                         required time                         15.648    
                         arrival time                         -15.356    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_31/RST
                            (rising edge-triggered cell OSERDESE2 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.468ns  (logic 0.478ns (5.645%)  route 7.990ns (94.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 16.134 - 10.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5595, routed)        1.815     6.516    sys_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     6.994 r  FDPE_1/Q
                         net (fo=2603, routed)        7.990    14.984    sys_rst
    OLOGIC_X1Y179        OSERDESE2                                    r  OSERDESE2_31/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5595, routed)        1.670    16.134    sys_clk
    OLOGIC_X1Y179        OSERDESE2                                    r  OSERDESE2_31/CLKDIV
                         clock pessimism              0.237    16.371    
                         clock uncertainty           -0.067    16.304    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    15.284    OSERDESE2_31
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -14.984    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_ethmac_writer_fifo_consume_reg/R
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 0.478ns (5.461%)  route 8.275ns (94.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 16.018 - 10.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG/O
                         net (fo=5595, routed)        1.815     6.516    sys_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE (Prop_fdpe_C_Q)         0.478     6.994 r  FDPE_1/Q
                         net (fo=2603, routed)        8.275    15.269    sys_rst
    SLICE_X100Y105       FDRE                                         r  main_ethmac_writer_fifo_consume_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG/O
                         net (fo=5595, routed)        1.554    16.018    sys_clk
    SLICE_X100Y105       FDRE                                         r  main_ethmac_writer_fifo_consume_reg/C
                         clock pessimism              0.317    16.335    
                         clock uncertainty           -0.067    16.268    
    SLICE_X100Y105       FDRE (Setup_fdre_C_R)       -0.695    15.573    main_ethmac_writer_fifo_consume_reg
  -------------------------------------------------------------------
                         required time                         15.573    
                         arrival time                         -15.269    
  -------------------------------------------------------------------
                         slack                                  0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5595, routed)        0.582     1.872    sys_clk
    SLICE_X133Y124       FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y124       FDRE (Prop_fdre_C_Q)         0.141     2.013 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.230    storage_reg_0_15_6_9/ADDRD0
    SLICE_X132Y124       RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5595, routed)        0.850     2.421    storage_reg_0_15_6_9/WCLK
    SLICE_X132Y124       RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.536     1.885    
    SLICE_X132Y124       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.195    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5595, routed)        0.582     1.872    sys_clk
    SLICE_X133Y124       FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y124       FDRE (Prop_fdre_C_Q)         0.141     2.013 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.230    storage_reg_0_15_6_9/ADDRD0
    SLICE_X132Y124       RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5595, routed)        0.850     2.421    storage_reg_0_15_6_9/WCLK
    SLICE_X132Y124       RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.536     1.885    
    SLICE_X132Y124       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.195    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5595, routed)        0.582     1.872    sys_clk
    SLICE_X133Y124       FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y124       FDRE (Prop_fdre_C_Q)         0.141     2.013 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.230    storage_reg_0_15_6_9/ADDRD0
    SLICE_X132Y124       RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5595, routed)        0.850     2.421    storage_reg_0_15_6_9/WCLK
    SLICE_X132Y124       RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.536     1.885    
    SLICE_X132Y124       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.195    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5595, routed)        0.582     1.872    sys_clk
    SLICE_X133Y124       FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y124       FDRE (Prop_fdre_C_Q)         0.141     2.013 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.230    storage_reg_0_15_6_9/ADDRD0
    SLICE_X132Y124       RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5595, routed)        0.850     2.421    storage_reg_0_15_6_9/WCLK
    SLICE_X132Y124       RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.536     1.885    
    SLICE_X132Y124       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.195    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5595, routed)        0.582     1.872    sys_clk
    SLICE_X133Y124       FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y124       FDRE (Prop_fdre_C_Q)         0.141     2.013 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.230    storage_reg_0_15_6_9/ADDRD0
    SLICE_X132Y124       RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5595, routed)        0.850     2.421    storage_reg_0_15_6_9/WCLK
    SLICE_X132Y124       RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.536     1.885    
    SLICE_X132Y124       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.195    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5595, routed)        0.582     1.872    sys_clk
    SLICE_X133Y124       FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y124       FDRE (Prop_fdre_C_Q)         0.141     2.013 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.230    storage_reg_0_15_6_9/ADDRD0
    SLICE_X132Y124       RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5595, routed)        0.850     2.421    storage_reg_0_15_6_9/WCLK
    SLICE_X132Y124       RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.536     1.885    
    SLICE_X132Y124       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.195    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5595, routed)        0.582     1.872    sys_clk
    SLICE_X133Y124       FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y124       FDRE (Prop_fdre_C_Q)         0.141     2.013 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.230    storage_reg_0_15_6_9/ADDRD0
    SLICE_X132Y124       RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5595, routed)        0.850     2.421    storage_reg_0_15_6_9/WCLK
    SLICE_X132Y124       RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.536     1.885    
    SLICE_X132Y124       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.195    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_soclinux_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5595, routed)        0.582     1.872    sys_clk
    SLICE_X133Y124       FDRE                                         r  main_soclinux_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y124       FDRE (Prop_fdre_C_Q)         0.141     2.013 r  main_soclinux_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.230    storage_reg_0_15_6_9/ADDRD0
    SLICE_X132Y124       RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5595, routed)        0.850     2.421    storage_reg_0_15_6_9/WCLK
    SLICE_X132Y124       RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.536     1.885    
    SLICE_X132Y124       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.195    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1_/ways_0_tags_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.936%)  route 0.120ns (46.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5595, routed)        0.579     1.869    VexRiscv/dataCache_1_/out
    SLICE_X103Y118       FDRE                                         r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141     2.010 r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[14]/Q
                         net (fo=3, routed)           0.120     2.130    VexRiscv/dataCache_1_/dataCache_1__io_mem_cmd_payload_address[12]
    RAMB18_X6Y47         RAMB18E1                                     r  VexRiscv/dataCache_1_/ways_0_tags_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5595, routed)        0.891     2.463    VexRiscv/dataCache_1_/out
    RAMB18_X6Y47         RAMB18E1                                     r  VexRiscv/dataCache_1_/ways_0_tags_reg/CLKBWRCLK
                         clock pessimism             -0.535     1.927    
    RAMB18_X6Y47         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.155     2.082    VexRiscv/dataCache_1_/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1_/ways_0_tags_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.730%)  route 0.121ns (46.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG/O
                         net (fo=5595, routed)        0.579     1.869    VexRiscv/dataCache_1_/out
    SLICE_X103Y118       FDRE                                         r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141     2.010 r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[18]/Q
                         net (fo=3, routed)           0.121     2.131    VexRiscv/dataCache_1_/dataCache_1__io_mem_cmd_payload_address[16]
    RAMB18_X6Y47         RAMB18E1                                     r  VexRiscv/dataCache_1_/ways_0_tags_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG/O
                         net (fo=5595, routed)        0.891     2.463    VexRiscv/dataCache_1_/out
    RAMB18_X6Y47         RAMB18E1                                     r  VexRiscv/dataCache_1_/ways_0_tags_reg/CLKBWRCLK
                         clock pessimism             -0.535     1.927    
    RAMB18_X6Y47         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     2.082    VexRiscv/dataCache_1_/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y44     mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y44     mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y45     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y45     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y48     VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y48     VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y49     VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y49     VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y43     VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X150Y119   storage_18_reg_0_1_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X150Y119   storage_18_reg_0_1_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y135    storage_9_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y135    storage_9_reg_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y135    storage_9_reg_0_7_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y135    storage_9_reg_0_7_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X150Y119   storage_18_reg_0_1_102_107/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X150Y119   storage_18_reg_0_1_102_107/RAMA_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y136    storage_9_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y136    storage_9_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y136    storage_9_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y136    storage_9_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y136    storage_9_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y136    storage_9_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X88Y136    storage_9_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y134    storage_9_reg_0_7_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout1
  To Clock:  main_soclinux_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y4    BUFG_1/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y183    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y183    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y176    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y176    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y188    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y188    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y191    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y191    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y196    ISERDESE2_12/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout2
  To Clock:  main_soclinux_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout2
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { MMCME2_ADV_1/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y7    BUFG_2/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y182    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y194    OSERDESE2_28/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout3
  To Clock:  main_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        2.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 11.162 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.814     6.515    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  main_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.835    main_soclinux_reset_counter[1]
    SLICE_X163Y123       LUT4 (Prop_lut4_I0_O)        0.299     8.134 r  main_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.513    main_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.698    11.162    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
                         clock pessimism              0.353    11.515    
                         clock uncertainty           -0.061    11.454    
    SLICE_X163Y123       FDSE (Setup_fdse_C_CE)      -0.205    11.249    main_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 11.162 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.814     6.515    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  main_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.835    main_soclinux_reset_counter[1]
    SLICE_X163Y123       LUT4 (Prop_lut4_I0_O)        0.299     8.134 r  main_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.513    main_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.698    11.162    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
                         clock pessimism              0.353    11.515    
                         clock uncertainty           -0.061    11.454    
    SLICE_X163Y123       FDSE (Setup_fdse_C_CE)      -0.205    11.249    main_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 11.162 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.814     6.515    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  main_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.835    main_soclinux_reset_counter[1]
    SLICE_X163Y123       LUT4 (Prop_lut4_I0_O)        0.299     8.134 r  main_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.513    main_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.698    11.162    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[2]/C
                         clock pessimism              0.353    11.515    
                         clock uncertainty           -0.061    11.454    
    SLICE_X163Y123       FDSE (Setup_fdse_C_CE)      -0.205    11.249    main_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 11.162 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.814     6.515    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  main_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.835    main_soclinux_reset_counter[1]
    SLICE_X163Y123       LUT4 (Prop_lut4_I0_O)        0.299     8.134 r  main_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.513    main_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.698    11.162    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[3]/C
                         clock pessimism              0.353    11.515    
                         clock uncertainty           -0.061    11.454    
    SLICE_X163Y123       FDSE (Setup_fdse_C_CE)      -0.205    11.249    main_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.718ns (37.315%)  route 1.206ns (62.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 11.162 - 5.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.815     6.516    clk200_clk
    SLICE_X163Y122       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y122       FDPE (Prop_fdpe_C_Q)         0.419     6.935 r  FDPE_7/Q
                         net (fo=5, routed)           0.808     7.743    clk200_rst
    SLICE_X163Y123       LUT6 (Prop_lut6_I5_O)        0.299     8.042 r  main_soclinux_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.440    main_soclinux_ic_reset_i_1_n_0
    SLICE_X162Y123       FDRE                                         r  main_soclinux_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.698    11.162    clk200_clk
    SLICE_X162Y123       FDRE                                         r  main_soclinux_ic_reset_reg/C
                         clock pessimism              0.331    11.493    
                         clock uncertainty           -0.061    11.432    
    SLICE_X162Y123       FDRE (Setup_fdre_C_D)       -0.031    11.401    main_soclinux_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.401    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 11.162 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.814     6.515    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  main_soclinux_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.886     7.820    main_soclinux_reset_counter[1]
    SLICE_X163Y123       LUT2 (Prop_lut2_I1_O)        0.327     8.147 r  main_soclinux_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.147    main_soclinux_reset_counter[1]_i_1_n_0
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.698    11.162    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
                         clock pessimism              0.353    11.515    
                         clock uncertainty           -0.061    11.454    
    SLICE_X163Y123       FDSE (Setup_fdse_C_D)        0.075    11.529    main_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.419ns (54.331%)  route 0.352ns (45.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 11.162 - 5.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.815     6.516    clk200_clk
    SLICE_X163Y122       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y122       FDPE (Prop_fdpe_C_Q)         0.419     6.935 r  FDPE_7/Q
                         net (fo=5, routed)           0.352     7.287    clk200_rst
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.698    11.162    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
                         clock pessimism              0.331    11.493    
                         clock uncertainty           -0.061    11.432    
    SLICE_X163Y123       FDSE (Setup_fdse_C_S)       -0.604    10.828    main_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.419ns (54.331%)  route 0.352ns (45.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 11.162 - 5.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.815     6.516    clk200_clk
    SLICE_X163Y122       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y122       FDPE (Prop_fdpe_C_Q)         0.419     6.935 r  FDPE_7/Q
                         net (fo=5, routed)           0.352     7.287    clk200_rst
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.698    11.162    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
                         clock pessimism              0.331    11.493    
                         clock uncertainty           -0.061    11.432    
    SLICE_X163Y123       FDSE (Setup_fdse_C_S)       -0.604    10.828    main_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.419ns (54.331%)  route 0.352ns (45.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 11.162 - 5.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.815     6.516    clk200_clk
    SLICE_X163Y122       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y122       FDPE (Prop_fdpe_C_Q)         0.419     6.935 r  FDPE_7/Q
                         net (fo=5, routed)           0.352     7.287    clk200_rst
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.698    11.162    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[2]/C
                         clock pessimism              0.331    11.493    
                         clock uncertainty           -0.061    11.432    
    SLICE_X163Y123       FDSE (Setup_fdse_C_S)       -0.604    10.828    main_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.419ns (54.331%)  route 0.352ns (45.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 11.162 - 5.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3/O
                         net (fo=9, routed)           1.815     6.516    clk200_clk
    SLICE_X163Y122       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y122       FDPE (Prop_fdpe_C_Q)         0.419     6.935 r  FDPE_7/Q
                         net (fo=5, routed)           0.352     7.287    clk200_rst
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3/O
                         net (fo=9, routed)           1.698    11.162    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[3]/C
                         clock pessimism              0.331    11.493    
                         clock uncertainty           -0.061    11.432    
    SLICE_X163Y123       FDSE (Setup_fdse_C_S)       -0.604    10.828    main_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  3.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.636     1.926    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDSE (Prop_fdse_C_Q)         0.141     2.067 r  main_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.170     2.237    main_soclinux_reset_counter[0]
    SLICE_X163Y123       LUT4 (Prop_lut4_I1_O)        0.043     2.280 r  main_soclinux_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.280    main_soclinux_reset_counter[3]_i_2_n_0
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.906     2.477    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[3]/C
                         clock pessimism             -0.551     1.926    
    SLICE_X163Y123       FDSE (Hold_fdse_C_D)         0.107     2.033    main_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.636     1.926    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDSE (Prop_fdse_C_Q)         0.141     2.067 r  main_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.170     2.237    main_soclinux_reset_counter[0]
    SLICE_X163Y123       LUT3 (Prop_lut3_I1_O)        0.045     2.282 r  main_soclinux_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.282    main_soclinux_reset_counter[2]_i_1_n_0
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.906     2.477    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[2]/C
                         clock pessimism             -0.551     1.926    
    SLICE_X163Y123       FDSE (Hold_fdse_C_D)         0.092     2.018    main_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.638     1.928    clk200_clk
    SLICE_X163Y122       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y122       FDPE (Prop_fdpe_C_Q)         0.128     2.056 r  FDPE_7/Q
                         net (fo=5, routed)           0.128     2.184    clk200_rst
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.906     2.477    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
                         clock pessimism             -0.538     1.939    
    SLICE_X163Y123       FDSE (Hold_fdse_C_S)        -0.072     1.867    main_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.638     1.928    clk200_clk
    SLICE_X163Y122       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y122       FDPE (Prop_fdpe_C_Q)         0.128     2.056 r  FDPE_7/Q
                         net (fo=5, routed)           0.128     2.184    clk200_rst
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.906     2.477    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
                         clock pessimism             -0.538     1.939    
    SLICE_X163Y123       FDSE (Hold_fdse_C_S)        -0.072     1.867    main_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.638     1.928    clk200_clk
    SLICE_X163Y122       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y122       FDPE (Prop_fdpe_C_Q)         0.128     2.056 r  FDPE_7/Q
                         net (fo=5, routed)           0.128     2.184    clk200_rst
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.906     2.477    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[2]/C
                         clock pessimism             -0.538     1.939    
    SLICE_X163Y123       FDSE (Hold_fdse_C_S)        -0.072     1.867    main_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.638     1.928    clk200_clk
    SLICE_X163Y122       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y122       FDPE (Prop_fdpe_C_Q)         0.128     2.056 r  FDPE_7/Q
                         net (fo=5, routed)           0.128     2.184    clk200_rst
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.906     2.477    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[3]/C
                         clock pessimism             -0.538     1.939    
    SLICE_X163Y123       FDSE (Hold_fdse_C_S)        -0.072     1.867    main_soclinux_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.185ns (37.805%)  route 0.304ns (62.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.636     1.926    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDSE (Prop_fdse_C_Q)         0.141     2.067 r  main_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.304     2.371    main_soclinux_reset_counter[0]
    SLICE_X163Y123       LUT2 (Prop_lut2_I0_O)        0.044     2.415 r  main_soclinux_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.415    main_soclinux_reset_counter[1]_i_1_n_0
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.906     2.477    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[1]/C
                         clock pessimism             -0.551     1.926    
    SLICE_X163Y123       FDSE (Hold_fdse_C_D)         0.107     2.033    main_soclinux_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.932%)  route 0.304ns (62.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.636     1.926    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDSE (Prop_fdse_C_Q)         0.141     2.067 f  main_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.304     2.371    main_soclinux_reset_counter[0]
    SLICE_X163Y123       LUT1 (Prop_lut1_I0_O)        0.045     2.416 r  main_soclinux_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.416    main_soclinux_reset_counter0[0]
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.906     2.477    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
                         clock pessimism             -0.551     1.926    
    SLICE_X163Y123       FDSE (Hold_fdse_C_D)         0.091     2.017    main_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.807%)  route 0.293ns (61.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.636     1.926    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDSE (Prop_fdse_C_Q)         0.141     2.067 r  main_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.165     2.232    main_soclinux_reset_counter[0]
    SLICE_X163Y123       LUT6 (Prop_lut6_I1_O)        0.045     2.277 r  main_soclinux_ic_reset_i_1/O
                         net (fo=1, routed)           0.128     2.405    main_soclinux_ic_reset_i_1_n_0
    SLICE_X162Y123       FDRE                                         r  main_soclinux_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.906     2.477    clk200_clk
    SLICE_X162Y123       FDRE                                         r  main_soclinux_ic_reset_reg/C
                         clock pessimism             -0.538     1.939    
    SLICE_X162Y123       FDRE (Hold_fdre_C_D)         0.059     1.998    main_soclinux_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3/O
                         net (fo=9, routed)           0.636     1.926    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDSE (Prop_fdse_C_Q)         0.128     2.054 r  main_soclinux_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.170    main_soclinux_reset_counter[3]
    SLICE_X163Y123       LUT4 (Prop_lut4_I3_O)        0.098     2.268 r  main_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.384    main_soclinux_reset_counter[3]_i_1_n_0
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3/O
                         net (fo=9, routed)           0.906     2.477    clk200_clk
    SLICE_X163Y123       FDSE                                         r  main_soclinux_reset_counter_reg[0]/C
                         clock pessimism             -0.551     1.926    
    SLICE_X163Y123       FDSE (Hold_fdse_C_CE)       -0.039     1.887    main_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.497    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV_1/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y5    BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X163Y122   FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X163Y122   FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X162Y123   main_soclinux_ic_reset_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X163Y123   main_soclinux_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X163Y123   main_soclinux_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X163Y123   main_soclinux_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT3
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X163Y122   FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X163Y122   FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X162Y123   main_soclinux_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X163Y123   main_soclinux_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X163Y123   main_soclinux_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X163Y123   main_soclinux_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X163Y123   main_soclinux_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X163Y122   FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X163Y122   FDPE_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X162Y123   main_soclinux_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X162Y123   main_soclinux_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X163Y123   main_soclinux_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X163Y123   main_soclinux_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X163Y123   main_soclinux_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X163Y123   main_soclinux_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X163Y122   FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X163Y122   FDPE_7/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X163Y122   FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X163Y122   FDPE_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X162Y123   main_soclinux_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout4
  To Clock:  main_soclinux_clkout4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout4
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT4
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT4
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_clk0
  To Clock:  s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_8/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_clk1
  To Clock:  s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y6    BUFG_9/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_fb
  To Clock:  s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 0.697ns (11.165%)  route 5.546ns (88.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.702     7.237    main_ethphy_rx_ctl
    SLICE_X71Y117        LUT3 (Prop_lut3_I0_O)        0.180     7.417 r  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.844     8.261    main_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X76Y114        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.527     9.527    eth_rx_clk
    SLICE_X76Y114        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.008     9.535    
                         clock uncertainty           -0.035     9.500    
    SLICE_X76Y114        FDRE (Setup_fdre_C_D)       -0.028     9.472    main_ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.472    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.697ns (11.440%)  route 5.395ns (88.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 9.528 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.702     7.237    main_ethphy_rx_ctl
    SLICE_X71Y117        LUT3 (Prop_lut3_I0_O)        0.180     7.417 r  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.693     8.110    main_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X75Y116        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.528     9.528    eth_rx_clk
    SLICE_X75Y116        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.008     9.536    
                         clock uncertainty           -0.035     9.501    
    SLICE_X75Y116        FDRE (Setup_fdre_C_D)       -0.062     9.439    main_ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.439    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.697ns (11.467%)  route 5.381ns (88.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.702     7.237    main_ethphy_rx_ctl
    SLICE_X71Y117        LUT3 (Prop_lut3_I0_O)        0.180     7.417 r  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.679     8.096    main_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X75Y117        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.527     9.527    eth_rx_clk
    SLICE_X75Y117        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.008     9.535    
                         clock uncertainty           -0.035     9.500    
    SLICE_X75Y117        FDRE (Setup_fdre_C_D)       -0.047     9.453    main_ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.453    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 0.821ns (13.389%)  route 5.311ns (86.611%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 9.530 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.702     7.237    main_ethphy_rx_ctl
    SLICE_X71Y117        LUT3 (Prop_lut3_I0_O)        0.180     7.417 f  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.609     8.026    main_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X71Y117        LUT4 (Prop_lut4_I2_O)        0.124     8.150 r  main_ethmac_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000     8.150    main_ethmac_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X71Y117        FDRE                                         r  main_ethmac_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.530     9.530    eth_rx_clk
    SLICE_X71Y117        FDRE                                         r  main_ethmac_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.008     9.538    
                         clock uncertainty           -0.035     9.503    
    SLICE_X71Y117        FDRE (Setup_fdre_C_D)        0.031     9.534    main_ethmac_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                          9.534    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.847ns (13.754%)  route 5.311ns (86.246%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 9.530 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.702     7.237    main_ethphy_rx_ctl
    SLICE_X71Y117        LUT3 (Prop_lut3_I0_O)        0.180     7.417 f  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.609     8.026    main_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X71Y117        LUT5 (Prop_lut5_I3_O)        0.150     8.176 r  main_ethmac_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000     8.176    main_ethmac_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X71Y117        FDRE                                         r  main_ethmac_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.530     9.530    eth_rx_clk
    SLICE_X71Y117        FDRE                                         r  main_ethmac_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.008     9.538    
                         clock uncertainty           -0.035     9.503    
    SLICE_X71Y117        FDRE (Setup_fdre_C_D)        0.075     9.578    main_ethmac_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                          9.578    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 0.821ns (13.646%)  route 5.195ns (86.354%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.702     7.237    main_ethphy_rx_ctl
    SLICE_X71Y117        LUT3 (Prop_lut3_I0_O)        0.180     7.417 r  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.493     7.910    main_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X73Y115        LUT4 (Prop_lut4_I3_O)        0.124     8.034 r  main_ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.034    main_ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X73Y115        FDRE                                         r  main_ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.532     9.532    eth_rx_clk
    SLICE_X73Y115        FDRE                                         r  main_ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.008     9.540    
                         clock uncertainty           -0.035     9.505    
    SLICE_X73Y115        FDRE (Setup_fdre_C_D)        0.029     9.534    main_ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.534    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 0.697ns (11.746%)  route 5.237ns (88.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 9.525 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.702     7.237    main_ethphy_rx_ctl
    SLICE_X71Y117        LUT3 (Prop_lut3_I0_O)        0.180     7.417 r  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.535     7.952    main_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X74Y118        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.525     9.525    eth_rx_clk
    SLICE_X74Y118        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.008     9.533    
                         clock uncertainty           -0.035     9.498    
    SLICE_X74Y118        FDRE (Setup_fdre_C_D)       -0.013     9.485    main_ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.485    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 0.821ns (13.789%)  route 5.133ns (86.211%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 9.528 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.702     7.237    main_ethphy_rx_ctl
    SLICE_X71Y117        LUT3 (Prop_lut3_I0_O)        0.180     7.417 r  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.431     7.848    main_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X73Y118        LUT6 (Prop_lut6_I1_O)        0.124     7.972 r  main_ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     7.972    main_ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X73Y118        FDRE                                         r  main_ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.528     9.528    eth_rx_clk
    SLICE_X73Y118        FDRE                                         r  main_ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.536    
                         clock uncertainty           -0.035     9.501    
    SLICE_X73Y118        FDRE (Setup_fdre_C_D)        0.029     9.530    main_ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.530    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 0.945ns (15.971%)  route 4.972ns (84.029%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 9.533 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           4.252     6.786    main_ethphy_rx_ctl
    SLICE_X66Y117        LUT4 (Prop_lut4_I2_O)        0.180     6.966 f  builder_liteethmacpreamblechecker_state_i_5/O
                         net (fo=1, routed)           0.295     7.262    builder_liteethmacpreamblechecker_state_i_5_n_0
    SLICE_X68Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.386 r  builder_liteethmacpreamblechecker_state_i_3/O
                         net (fo=1, routed)           0.425     7.811    builder_liteethmacpreamblechecker_next_state
    SLICE_X68Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.935 r  builder_liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.000     7.935    builder_liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X68Y117        FDRE                                         r  builder_liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.533     9.533    eth_rx_clk
    SLICE_X68Y117        FDRE                                         r  builder_liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.008     9.541    
                         clock uncertainty           -0.035     9.506    
    SLICE_X68Y117        FDRE (Setup_fdre_C_D)        0.077     9.583    builder_liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.583    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 0.821ns (14.003%)  route 5.042ns (85.997%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 9.530 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           4.702     7.237    main_ethphy_rx_ctl
    SLICE_X71Y117        LUT3 (Prop_lut3_I0_O)        0.180     7.417 r  main_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=9, routed)           0.340     7.757    main_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X73Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.881 r  main_ethmac_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     7.881    main_ethmac_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X73Y117        FDRE                                         r  main_ethmac_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.530     9.530    eth_rx_clk
    SLICE_X73Y117        FDRE                                         r  main_ethmac_rx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.008     9.538    
                         clock uncertainty           -0.035     9.503    
    SLICE_X73Y117        FDRE (Setup_fdre_C_D)        0.031     9.534    main_ethmac_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                          9.534    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  1.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 main_ethmac_rx_converter_converter_source_payload_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.998%)  route 0.222ns (60.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.568     0.568    eth_rx_clk
    SLICE_X74Y118        FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y118        FDRE (Prop_fdre_C_Q)         0.148     0.716 r  main_ethmac_rx_converter_converter_source_payload_data_reg[16]/Q
                         net (fo=1, routed)           0.222     0.938    main_ethmac_rx_converter_source_payload_data_reg[14]
    RAMB36_X4Y23         RAMB36E1                                     r  storage_12_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.879     0.879    eth_rx_clk
    RAMB36_X4Y23         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.243     0.888    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.568     0.568    eth_rx_clk
    SLICE_X77Y116        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        FDRE (Prop_fdre_C_Q)         0.141     0.709 r  builder_xilinxmultiregimpl7_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.764    builder_xilinxmultiregimpl7_regs0[6]
    SLICE_X77Y116        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.837     0.837    eth_rx_clk
    SLICE_X77Y116        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[6]/C
                         clock pessimism             -0.269     0.568    
    SLICE_X77Y116        FDRE (Hold_fdre_C_D)         0.078     0.646    builder_xilinxmultiregimpl7_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.568     0.568    eth_rx_clk
    SLICE_X77Y116        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        FDRE (Prop_fdre_C_Q)         0.141     0.709 r  builder_xilinxmultiregimpl7_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.764    builder_xilinxmultiregimpl7_regs0[2]
    SLICE_X77Y116        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.837     0.837    eth_rx_clk
    SLICE_X77Y116        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[2]/C
                         clock pessimism             -0.269     0.568    
    SLICE_X77Y116        FDRE (Hold_fdre_C_D)         0.076     0.644    builder_xilinxmultiregimpl7_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.567     0.567    eth_rx_clk
    SLICE_X77Y117        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  builder_xilinxmultiregimpl7_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.763    builder_xilinxmultiregimpl7_regs0[5]
    SLICE_X77Y117        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.836     0.836    eth_rx_clk
    SLICE_X77Y117        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[5]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X77Y117        FDRE (Hold_fdre_C_D)         0.076     0.643    builder_xilinxmultiregimpl7_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.568     0.568    eth_rx_clk
    SLICE_X77Y116        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        FDRE (Prop_fdre_C_Q)         0.141     0.709 r  builder_xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.764    builder_xilinxmultiregimpl7_regs0[0]
    SLICE_X77Y116        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.837     0.837    eth_rx_clk
    SLICE_X77Y116        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism             -0.269     0.568    
    SLICE_X77Y116        FDRE (Hold_fdre_C_D)         0.075     0.643    builder_xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.567     0.567    eth_rx_clk
    SLICE_X77Y117        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  builder_xilinxmultiregimpl7_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.763    builder_xilinxmultiregimpl7_regs0[3]
    SLICE_X77Y117        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.836     0.836    eth_rx_clk
    SLICE_X77Y117        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[3]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X77Y117        FDRE (Hold_fdre_C_D)         0.075     0.642    builder_xilinxmultiregimpl7_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.568     0.568    eth_rx_clk
    SLICE_X77Y116        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y116        FDRE (Prop_fdre_C_Q)         0.141     0.709 r  builder_xilinxmultiregimpl7_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.764    builder_xilinxmultiregimpl7_regs0[1]
    SLICE_X77Y116        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.837     0.837    eth_rx_clk
    SLICE_X77Y116        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[1]/C
                         clock pessimism             -0.269     0.568    
    SLICE_X77Y116        FDRE (Hold_fdre_C_D)         0.071     0.639    builder_xilinxmultiregimpl7_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.567     0.567    eth_rx_clk
    SLICE_X77Y117        FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  builder_xilinxmultiregimpl7_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.763    builder_xilinxmultiregimpl7_regs0[4]
    SLICE_X77Y117        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.836     0.836    eth_rx_clk
    SLICE_X77Y117        FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[4]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X77Y117        FDRE (Hold_fdre_C_D)         0.071     0.638    builder_xilinxmultiregimpl7_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.573%)  route 0.336ns (70.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.572     0.572    eth_rx_clk
    SLICE_X69Y117        FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDRE (Prop_fdre_C_Q)         0.141     0.713 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.336     1.048    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X70Y117        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.840     0.840    storage_10_reg_0_7_0_5/WCLK
    SLICE_X70Y117        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.606    
    SLICE_X70Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.573%)  route 0.336ns (70.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.572     0.572    eth_rx_clk
    SLICE_X69Y117        FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDRE (Prop_fdre_C_Q)         0.141     0.713 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.336     1.048    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X70Y117        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.840     0.840    storage_10_reg_0_7_0_5/WCLK
    SLICE_X70Y117        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.606    
    SLICE_X70Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y23    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X68Y111   FDPE_12/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X68Y111   FDPE_13/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X67Y117   FSM_sequential_builder_liteethmaccrc32checker_state_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y117   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y117   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y117   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y117   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y117   storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y117   storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y117   storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y117   storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y117   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y117   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y117   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y117   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y117   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y117   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y117   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y117   storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_clk_tx
  To Clock:  main_ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_clk_tx90
  To Clock:  main_ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y8   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_fb
  To Clock:  main_ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 2.826ns (45.208%)  route 3.425ns (54.792%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     4.426 r  storage_11_reg/DOADO[15]
                         net (fo=1, routed)           1.154     5.580    main_ethmac_tx_converter_converter_sink_payload_data[17]
    SLICE_X25Y78         LUT6 (Prop_lut6_I0_O)        0.124     5.704 f  ODDR_5_i_10/O
                         net (fo=2, routed)           0.810     6.514    ODDR_5_i_10_n_0
    SLICE_X17Y78         LUT3 (Prop_lut3_I2_O)        0.124     6.638 r  ODDR_5_i_6/O
                         net (fo=1, routed)           0.360     6.998    ODDR_5_i_6_n_0
    SLICE_X16Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.122 r  ODDR_5_i_2/O
                         net (fo=1, routed)           1.101     8.223    main_ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 2.826ns (45.501%)  route 3.385ns (54.499%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     4.426 r  storage_11_reg/DOADO[24]
                         net (fo=1, routed)           1.108     5.533    main_ethmac_tx_converter_converter_sink_payload_data[30]
    SLICE_X24Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.657 f  ODDR_2_i_7/O
                         net (fo=2, routed)           0.730     6.388    ODDR_2_i_7_n_0
    SLICE_X18Y76         LUT3 (Prop_lut3_I2_O)        0.124     6.512 r  ODDR_2_i_3/O
                         net (fo=1, routed)           0.429     6.941    ODDR_2_i_3_n_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.065 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.118     8.183    ODDR_2_i_1_n_0
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 2.826ns (45.543%)  route 3.379ns (54.457%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.426 r  storage_11_reg/DOADO[4]
                         net (fo=1, routed)           1.106     5.532    main_ethmac_tx_converter_converter_sink_payload_data[4]
    SLICE_X24Y75         LUT6 (Prop_lut6_I0_O)        0.124     5.656 f  ODDR_2_i_8/O
                         net (fo=2, routed)           0.846     6.502    ODDR_2_i_8_n_0
    SLICE_X18Y77         LUT3 (Prop_lut3_I2_O)        0.124     6.626 r  ODDR_2_i_5/O
                         net (fo=1, routed)           0.399     7.026    ODDR_2_i_5_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.150 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.027     8.177    ODDR_2_i_2_n_0
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 1.707ns (26.551%)  route 4.722ns (73.449%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.925     1.925    eth_tx_clk
    SLICE_X24Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y79         FDRE (Prop_fdre_C_Q)         0.419     2.344 r  builder_xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.958     3.302    builder_xilinxmultiregimpl4_regs1[1]
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.296     3.598 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4/O
                         net (fo=1, routed)           0.444     4.042    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_n_0
    SLICE_X24Y78         LUT4 (Prop_lut4_I0_O)        0.124     4.166 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=2, routed)           0.400     4.566    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_0
    SLICE_X23Y78         LUT3 (Prop_lut3_I1_O)        0.124     4.690 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2/O
                         net (fo=3, routed)           0.425     5.115    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_0
    SLICE_X23Y77         LUT3 (Prop_lut3_I1_O)        0.124     5.239 f  ODDR_1_i_2/O
                         net (fo=4, routed)           0.344     5.583    ODDR_1_i_2_n_0
    SLICE_X21Y78         LUT4 (Prop_lut4_I0_O)        0.124     5.707 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.329     6.036    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3_n_0
    SLICE_X23Y78         LUT6 (Prop_lut6_I3_O)        0.124     6.160 f  main_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.561     6.721    main_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X27Y77         LUT3 (Prop_lut3_I2_O)        0.124     6.845 f  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.345     7.191    storage_11_reg_i_47_n_0
    SLICE_X24Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.315 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.351     7.666    storage_11_reg_i_46_n_0
    SLICE_X25Y77         LUT2 (Prop_lut2_I1_O)        0.124     7.790 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.565     8.354    main_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 2.826ns (46.209%)  route 3.290ns (53.791%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.426 r  storage_11_reg/DOADO[2]
                         net (fo=1, routed)           1.103     5.529    main_ethmac_tx_converter_converter_sink_payload_data[2]
    SLICE_X24Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.653 f  ODDR_4_i_7/O
                         net (fo=2, routed)           0.807     6.460    ODDR_4_i_7_n_0
    SLICE_X19Y76         LUT3 (Prop_lut3_I2_O)        0.124     6.584 r  ODDR_4_i_3/O
                         net (fo=1, routed)           0.398     6.982    ODDR_4_i_3_n_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.106 r  ODDR_4_i_1/O
                         net (fo=1, routed)           0.981     8.088    ODDR_4_i_1_n_0
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 2.826ns (46.219%)  route 3.288ns (53.781%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     4.426 r  storage_11_reg/DOADO[17]
                         net (fo=1, routed)           1.013     5.439    main_ethmac_tx_converter_converter_sink_payload_data[21]
    SLICE_X23Y77         LUT6 (Prop_lut6_I2_O)        0.124     5.563 f  ODDR_3_i_7/O
                         net (fo=2, routed)           0.640     6.203    ODDR_3_i_7_n_0
    SLICE_X17Y77         LUT3 (Prop_lut3_I2_O)        0.124     6.327 r  ODDR_3_i_3/O
                         net (fo=1, routed)           0.518     6.845    ODDR_3_i_3_n_0
    SLICE_X16Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.969 r  ODDR_3_i_1/O
                         net (fo=1, routed)           1.117     8.086    main_ethmac_tx_gap_inserter_source_payload_data[1]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 2.826ns (46.248%)  route 3.285ns (53.752%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      2.454     4.426 r  storage_11_reg/DOADO[19]
                         net (fo=1, routed)           1.143     5.569    main_ethmac_tx_converter_converter_sink_payload_data[23]
    SLICE_X23Y79         LUT6 (Prop_lut6_I1_O)        0.124     5.693 f  ODDR_5_i_9/O
                         net (fo=2, routed)           0.576     6.269    ODDR_5_i_9_n_0
    SLICE_X19Y79         LUT3 (Prop_lut3_I2_O)        0.124     6.393 r  ODDR_5_i_3/O
                         net (fo=1, routed)           0.575     6.968    ODDR_5_i_3_n_0
    SLICE_X17Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.092 r  ODDR_5_i_1/O
                         net (fo=1, routed)           0.991     8.082    main_ethmac_tx_gap_inserter_source_payload_data[3]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 2.826ns (47.411%)  route 3.135ns (52.589%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.426 r  storage_11_reg/DOADO[29]
                         net (fo=1, routed)           1.001     5.427    main_ethmac_tx_converter_converter_sink_payload_data[35]
    SLICE_X23Y79         LUT6 (Prop_lut6_I1_O)        0.124     5.551 f  ODDR_3_i_8/O
                         net (fo=2, routed)           0.579     6.130    ODDR_3_i_8_n_0
    SLICE_X19Y79         LUT3 (Prop_lut3_I2_O)        0.124     6.254 r  ODDR_3_i_5/O
                         net (fo=1, routed)           0.414     6.667    ODDR_3_i_5_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.791 r  ODDR_3_i_2/O
                         net (fo=1, routed)           1.141     7.932    main_ethmac_tx_gap_inserter_source_payload_data[5]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 1.583ns (25.349%)  route 4.662ns (74.651%))
  Logic Levels:           8  (LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.925     1.925    eth_tx_clk
    SLICE_X24Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y79         FDRE (Prop_fdre_C_Q)         0.419     2.344 r  builder_xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.958     3.302    builder_xilinxmultiregimpl4_regs1[1]
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.296     3.598 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4/O
                         net (fo=1, routed)           0.444     4.042    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_n_0
    SLICE_X24Y78         LUT4 (Prop_lut4_I0_O)        0.124     4.166 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=2, routed)           0.400     4.566    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_0
    SLICE_X23Y78         LUT3 (Prop_lut3_I1_O)        0.124     4.690 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2/O
                         net (fo=3, routed)           0.425     5.115    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_0
    SLICE_X23Y77         LUT3 (Prop_lut3_I1_O)        0.124     5.239 r  ODDR_1_i_2/O
                         net (fo=4, routed)           0.344     5.583    ODDR_1_i_2_n_0
    SLICE_X21Y78         LUT4 (Prop_lut4_I0_O)        0.124     5.707 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.329     6.036    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3_n_0
    SLICE_X23Y78         LUT6 (Prop_lut6_I3_O)        0.124     6.160 r  main_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.561     6.721    main_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X27Y77         LUT3 (Prop_lut3_I2_O)        0.124     6.845 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.367     7.212    storage_11_reg_i_47_n_0
    SLICE_X24Y76         LUT3 (Prop_lut3_I1_O)        0.124     7.336 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.834     8.170    main_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl4_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 1.583ns (25.684%)  route 4.580ns (74.317%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.925     1.925    eth_tx_clk
    SLICE_X24Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y79         FDRE (Prop_fdre_C_Q)         0.419     2.344 r  builder_xilinxmultiregimpl4_regs1_reg[1]/Q
                         net (fo=1, routed)           0.958     3.302    builder_xilinxmultiregimpl4_regs1[1]
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.296     3.598 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4/O
                         net (fo=1, routed)           0.444     4.042    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_n_0
    SLICE_X24Y78         LUT4 (Prop_lut4_I0_O)        0.124     4.166 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=2, routed)           0.400     4.566    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_0
    SLICE_X23Y78         LUT3 (Prop_lut3_I1_O)        0.124     4.690 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2/O
                         net (fo=3, routed)           0.425     5.115    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_0
    SLICE_X23Y77         LUT3 (Prop_lut3_I1_O)        0.124     5.239 r  ODDR_1_i_2/O
                         net (fo=4, routed)           0.344     5.583    ODDR_1_i_2_n_0
    SLICE_X21Y78         LUT4 (Prop_lut4_I0_O)        0.124     5.707 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, routed)           0.329     6.036    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3_n_0
    SLICE_X23Y78         LUT6 (Prop_lut6_I3_O)        0.124     6.160 r  main_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.561     6.721    main_ethmac_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X27Y77         LUT3 (Prop_lut3_I2_O)        0.124     6.845 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.367     7.212    storage_11_reg_i_47_n_0
    SLICE_X24Y76         LUT6 (Prop_lut6_I2_O)        0.124     7.336 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.752     8.089    main_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  1.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.679     0.679    eth_tx_clk
    SLICE_X25Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDRE (Prop_fdre_C_Q)         0.141     0.820 r  builder_xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.876    builder_xilinxmultiregimpl4_regs0[4]
    SLICE_X25Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.953     0.953    eth_tx_clk
    SLICE_X25Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.273     0.679    
    SLICE_X25Y79         FDRE (Hold_fdre_C_D)         0.075     0.754    builder_xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.679     0.679    eth_tx_clk
    SLICE_X24Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y79         FDRE (Prop_fdre_C_Q)         0.141     0.820 r  builder_xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.059     0.879    builder_xilinxmultiregimpl4_regs0[2]
    SLICE_X24Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.953     0.953    eth_tx_clk
    SLICE_X24Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.273     0.679    
    SLICE_X24Y79         FDRE (Hold_fdre_C_D)         0.076     0.755    builder_xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.679     0.679    eth_tx_clk
    SLICE_X24Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y79         FDRE (Prop_fdre_C_Q)         0.141     0.820 r  builder_xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.062     0.882    builder_xilinxmultiregimpl4_regs0[6]
    SLICE_X24Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.953     0.953    eth_tx_clk
    SLICE_X24Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.273     0.679    
    SLICE_X24Y79         FDRE (Hold_fdre_C_D)         0.078     0.757    builder_xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.679     0.679    eth_tx_clk
    SLICE_X25Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDRE (Prop_fdre_C_Q)         0.141     0.820 r  builder_xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.876    builder_xilinxmultiregimpl4_regs0[5]
    SLICE_X25Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.953     0.953    eth_tx_clk
    SLICE_X25Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.273     0.679    
    SLICE_X25Y79         FDRE (Hold_fdre_C_D)         0.071     0.750    builder_xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.679     0.679    eth_tx_clk
    SLICE_X24Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y79         FDRE (Prop_fdre_C_Q)         0.141     0.820 r  builder_xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.058     0.878    builder_xilinxmultiregimpl4_regs0[1]
    SLICE_X24Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.953     0.953    eth_tx_clk
    SLICE_X24Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.273     0.679    
    SLICE_X24Y79         FDRE (Hold_fdre_C_D)         0.071     0.750    builder_xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.679     0.679    eth_tx_clk
    SLICE_X24Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y79         FDRE (Prop_fdre_C_Q)         0.141     0.820 r  builder_xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.886    builder_xilinxmultiregimpl4_regs0[0]
    SLICE_X24Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.953     0.953    eth_tx_clk
    SLICE_X24Y79         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.273     0.679    
    SLICE_X24Y79         FDRE (Hold_fdre_C_D)         0.075     0.754    builder_xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.678     0.678    eth_tx_clk
    SLICE_X24Y78         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_fdre_C_Q)         0.141     0.819 r  builder_xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.065     0.885    builder_xilinxmultiregimpl4_regs0[3]
    SLICE_X24Y78         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.952     0.952    eth_tx_clk
    SLICE_X24Y78         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.273     0.678    
    SLICE_X24Y78         FDRE (Hold_fdre_C_D)         0.075     0.753    builder_xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 main_ethmac_tx_gap_inserter_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.226ns (66.381%)  route 0.114ns (33.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X17Y81         FDRE                                         r  main_ethmac_tx_gap_inserter_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y81         FDRE (Prop_fdre_C_Q)         0.128     0.814 f  main_ethmac_tx_gap_inserter_counter_reg[3]/Q
                         net (fo=2, routed)           0.114     0.929    main_ethmac_tx_gap_inserter_counter_reg__0[3]
    SLICE_X19Y81         LUT6 (Prop_lut6_I2_O)        0.098     1.027 r  builder_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     1.027    builder_liteethmacgap_state_i_1_n_0
    SLICE_X19Y81         FDRE                                         r  builder_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X19Y81         FDRE                                         r  builder_liteethmacgap_state_reg/C
                         clock pessimism             -0.259     0.700    
    SLICE_X19Y81         FDRE (Hold_fdre_C_D)         0.091     0.791    builder_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.676ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.676     0.676    eth_tx_clk
    SLICE_X25Y76         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDRE (Prop_fdre_C_Q)         0.141     0.817 r  main_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/Q
                         net (fo=10, routed)          0.156     0.973    main_ethmac_tx_cdc_graycounter1_q_binary_reg__0[1]
    SLICE_X24Y76         LUT5 (Prop_lut5_I4_O)        0.045     1.018 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.000     1.018    storage_11_reg_i_4_n_0
    SLICE_X24Y76         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.949     0.949    eth_tx_clk
    SLICE_X24Y76         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism             -0.259     0.689    
    SLICE_X24Y76         FDRE (Hold_fdre_C_D)         0.092     0.781    main_ethmac_tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_tx_cdc_graycounter1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.449%)  route 0.156ns (45.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.678     0.678    eth_tx_clk
    SLICE_X25Y77         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y77         FDRE (Prop_fdre_C_Q)         0.141     0.819 r  main_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/Q
                         net (fo=11, routed)          0.156     0.975    main_ethmac_tx_cdc_graycounter1_q_binary_reg__0[0]
    SLICE_X24Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.020 r  main_ethmac_tx_cdc_graycounter1_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.020    main_ethmac_tx_cdc_graycounter1_q_next[3]
    SLICE_X24Y77         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.951     0.951    eth_tx_clk
    SLICE_X24Y77         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                         clock pessimism             -0.259     0.691    
    SLICE_X24Y77         FDRE (Hold_fdre_C_D)         0.091     0.782    main_ethmac_tx_cdc_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y15  storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X26Y81  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X26Y81  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X20Y78  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X20Y78  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y78  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y78  FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y77  main_ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y77  main_ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X19Y77  main_ethmac_crc32_inserter_reg_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X18Y77  main_ethmac_crc32_inserter_reg_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X18Y76  main_ethmac_crc32_inserter_reg_reg[21]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X16Y77  main_ethmac_crc32_inserter_reg_reg[22]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X19Y77  main_ethmac_crc32_inserter_reg_reg[25]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X18Y77  main_ethmac_crc32_inserter_reg_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y78  FSM_sequential_builder_liteethmacpreambleinserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y78  FSM_sequential_builder_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X18Y78  main_ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X17Y78  main_ethmac_crc32_inserter_reg_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X18Y78  main_ethmac_crc32_inserter_reg_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X16Y78  main_ethmac_crc32_inserter_reg_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X18Y78  main_ethmac_crc32_inserter_reg_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X18Y78  main_ethmac_crc32_inserter_reg_reg[19]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X16Y78  main_ethmac_crc32_inserter_reg_reg[20]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X18Y78  main_ethmac_crc32_inserter_reg_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  pix5x_clk
  To Clock:  pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix5x_clk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { BUFG_9/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y148  OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y147  OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y140  OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y139  OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y136  OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y135  OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y134  OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X1Y133  OSERDESE2_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_15_reg_0_3_24_25/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.505ns  (logic 2.599ns (27.344%)  route 6.906ns (72.656%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 15.033 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.747     1.747    pix_clk
    SLICE_X153Y132       FDRE                                         r  memadr_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  memadr_14_reg[0]/Q
                         net (fo=162, routed)         3.753     5.957    storage_18_reg_0_1_96_101/ADDRB0
    SLICE_X150Y115       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.109 r  storage_18_reg_0_1_96_101/RAMB/O
                         net (fo=2, routed)           1.041     7.150    dmareader_base[0]
    SLICE_X149Y120       LUT2 (Prop_lut2_I0_O)        0.348     7.498 r  storage_15_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.000     7.498    storage_15_reg_0_3_0_5_i_11_n_0
    SLICE_X149Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.030 r  storage_15_reg_0_3_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.030    storage_15_reg_0_3_0_5_i_6_n_0
    SLICE_X149Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  storage_15_reg_0_3_0_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.144    storage_15_reg_0_3_0_5_i_7_n_0
    SLICE_X149Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  storage_15_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.258    storage_15_reg_0_3_6_11_i_7_n_0
    SLICE_X149Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 r  storage_15_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.372    storage_15_reg_0_3_6_11_i_8_n_0
    SLICE_X149Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.486 r  storage_15_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.495    storage_15_reg_0_3_12_17_i_7_n_0
    SLICE_X149Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  storage_15_reg_0_3_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.609    storage_15_reg_0_3_18_23_i_7_n_0
    SLICE_X149Y126       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.848 r  storage_15_reg_0_3_18_23_i_8/O[2]
                         net (fo=1, routed)           1.011     9.859    dmareader_sink_sink_payload_address[26]
    SLICE_X146Y131       LUT4 (Prop_lut4_I3_O)        0.302    10.161 r  storage_15_reg_0_3_24_25_i_1/O
                         net (fo=1, routed)           1.091    11.252    storage_15_reg_0_3_24_25/DIA1
    SLICE_X132Y135       RAMD32                                       r  storage_15_reg_0_3_24_25/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.565    15.033    storage_15_reg_0_3_24_25/WCLK
    SLICE_X132Y135       RAMD32                                       r  storage_15_reg_0_3_24_25/RAMA_D1/CLK
                         clock pessimism              0.080    15.113    
                         clock uncertainty           -0.063    15.050    
    SLICE_X132Y135       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.792    storage_15_reg_0_3_24_25/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_15_reg_0_3_24_25/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.570ns  (logic 2.695ns (28.161%)  route 6.875ns (71.839%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 15.033 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.747     1.747    pix_clk
    SLICE_X153Y132       FDRE                                         r  memadr_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  memadr_14_reg[0]/Q
                         net (fo=162, routed)         3.753     5.957    storage_18_reg_0_1_96_101/ADDRB0
    SLICE_X150Y115       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.109 r  storage_18_reg_0_1_96_101/RAMB/O
                         net (fo=2, routed)           1.041     7.150    dmareader_base[0]
    SLICE_X149Y120       LUT2 (Prop_lut2_I0_O)        0.348     7.498 r  storage_15_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.000     7.498    storage_15_reg_0_3_0_5_i_11_n_0
    SLICE_X149Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.030 r  storage_15_reg_0_3_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.030    storage_15_reg_0_3_0_5_i_6_n_0
    SLICE_X149Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  storage_15_reg_0_3_0_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.144    storage_15_reg_0_3_0_5_i_7_n_0
    SLICE_X149Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  storage_15_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.258    storage_15_reg_0_3_6_11_i_7_n_0
    SLICE_X149Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 r  storage_15_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.372    storage_15_reg_0_3_6_11_i_8_n_0
    SLICE_X149Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.486 r  storage_15_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.495    storage_15_reg_0_3_12_17_i_7_n_0
    SLICE_X149Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  storage_15_reg_0_3_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.609    storage_15_reg_0_3_18_23_i_7_n_0
    SLICE_X149Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.943 r  storage_15_reg_0_3_18_23_i_8/O[1]
                         net (fo=1, routed)           1.154    10.097    dmareader_sink_sink_payload_address[25]
    SLICE_X145Y133       LUT4 (Prop_lut4_I3_O)        0.303    10.400 r  storage_15_reg_0_3_24_25_i_2/O
                         net (fo=1, routed)           0.917    11.317    storage_15_reg_0_3_24_25/DIA0
    SLICE_X132Y135       RAMD32                                       r  storage_15_reg_0_3_24_25/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.565    15.033    storage_15_reg_0_3_24_25/WCLK
    SLICE_X132Y135       RAMD32                                       r  storage_15_reg_0_3_24_25/RAMA/CLK
                         clock pessimism              0.080    15.113    
                         clock uncertainty           -0.063    15.050    
    SLICE_X132Y135       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.889    storage_15_reg_0_3_24_25/RAMA
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_15_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 2.257ns (23.934%)  route 7.173ns (76.066%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.032 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.747     1.747    pix_clk
    SLICE_X153Y132       FDRE                                         r  memadr_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  memadr_14_reg[0]/Q
                         net (fo=162, routed)         3.753     5.957    storage_18_reg_0_1_96_101/ADDRB0
    SLICE_X150Y115       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.109 r  storage_18_reg_0_1_96_101/RAMB/O
                         net (fo=2, routed)           1.041     7.150    dmareader_base[0]
    SLICE_X149Y120       LUT2 (Prop_lut2_I0_O)        0.348     7.498 r  storage_15_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.000     7.498    storage_15_reg_0_3_0_5_i_11_n_0
    SLICE_X149Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.030 r  storage_15_reg_0_3_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.030    storage_15_reg_0_3_0_5_i_6_n_0
    SLICE_X149Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  storage_15_reg_0_3_0_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.144    storage_15_reg_0_3_0_5_i_7_n_0
    SLICE_X149Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  storage_15_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.258    storage_15_reg_0_3_6_11_i_7_n_0
    SLICE_X149Y123       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.497 r  storage_15_reg_0_3_6_11_i_8/O[2]
                         net (fo=1, routed)           1.261     9.758    dmareader_sink_sink_payload_address[14]
    SLICE_X146Y131       LUT4 (Prop_lut4_I3_O)        0.302    10.060 r  storage_15_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           1.117    11.177    storage_15_reg_0_3_12_17/DIA1
    SLICE_X128Y134       RAMD32                                       r  storage_15_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.564    15.032    storage_15_reg_0_3_12_17/WCLK
    SLICE_X128Y134       RAMD32                                       r  storage_15_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.080    15.112    
                         clock uncertainty           -0.063    15.049    
    SLICE_X128Y134       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.791    storage_15_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_15_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.410ns  (logic 2.237ns (23.772%)  route 7.173ns (76.228%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 15.031 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.747     1.747    pix_clk
    SLICE_X153Y132       FDRE                                         r  memadr_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  memadr_14_reg[0]/Q
                         net (fo=162, routed)         3.753     5.957    storage_18_reg_0_1_96_101/ADDRB0
    SLICE_X150Y115       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.109 r  storage_18_reg_0_1_96_101/RAMB/O
                         net (fo=2, routed)           1.041     7.150    dmareader_base[0]
    SLICE_X149Y120       LUT2 (Prop_lut2_I0_O)        0.348     7.498 r  storage_15_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.000     7.498    storage_15_reg_0_3_0_5_i_11_n_0
    SLICE_X149Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.030 r  storage_15_reg_0_3_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.030    storage_15_reg_0_3_0_5_i_6_n_0
    SLICE_X149Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  storage_15_reg_0_3_0_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.144    storage_15_reg_0_3_0_5_i_7_n_0
    SLICE_X149Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  storage_15_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.258    storage_15_reg_0_3_6_11_i_7_n_0
    SLICE_X149Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.480 r  storage_15_reg_0_3_6_11_i_8/O[0]
                         net (fo=1, routed)           1.247     9.727    dmareader_sink_sink_payload_address[12]
    SLICE_X144Y132       LUT4 (Prop_lut4_I3_O)        0.299    10.026 r  storage_15_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           1.132    11.158    storage_15_reg_0_3_6_11/DIC1
    SLICE_X128Y133       RAMD32                                       r  storage_15_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.563    15.031    storage_15_reg_0_3_6_11/WCLK
    SLICE_X128Y133       RAMD32                                       r  storage_15_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.080    15.111    
                         clock uncertainty           -0.063    15.048    
    SLICE_X128Y133       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.799    storage_15_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            builder_videoout_state_reg/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.782ns  (logic 3.256ns (33.287%)  route 6.526ns (66.713%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 15.096 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.747     1.747    pix_clk
    SLICE_X153Y132       FDRE                                         r  memadr_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  memadr_14_reg[0]/Q
                         net (fo=162, routed)         3.570     5.774    storage_18_reg_0_1_126_131/ADDRC0
    SLICE_X154Y114       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     5.898 f  storage_18_reg_0_1_126_131/RAMC_D1/O
                         net (fo=2, routed)           0.824     6.722    dmareader_length[1]
    SLICE_X152Y116       LUT1 (Prop_lut1_I0_O)        0.124     6.846 r  builder_videoout_state_i_46/O
                         net (fo=1, routed)           0.000     6.846    builder_videoout_state_i_46_n_0
    SLICE_X152Y116       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.359 r  builder_videoout_state_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.359    builder_videoout_state_reg_i_26_n_0
    SLICE_X152Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  builder_videoout_state_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.476    builder_videoout_state_reg_i_25_n_0
    SLICE_X152Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  builder_videoout_state_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.593    builder_videoout_state_reg_i_18_n_0
    SLICE_X152Y119       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.916 r  builder_videoout_state_reg_i_17/O[1]
                         net (fo=1, routed)           0.812     8.728    builder_videoout_next_state1[14]
    SLICE_X153Y121       LUT6 (Prop_lut6_I2_O)        0.306     9.034 r  builder_videoout_state_i_9/O
                         net (fo=1, routed)           0.000     9.034    builder_videoout_state_i_9_n_0
    SLICE_X153Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.566 r  builder_videoout_state_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.566    builder_videoout_state_reg_i_3_n_0
    SLICE_X153Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.837 f  builder_videoout_state_reg_i_2/CO[0]
                         net (fo=1, routed)           1.319    11.156    builder_videoout_next_state0
    SLICE_X152Y132       LUT5 (Prop_lut5_I2_O)        0.373    11.529 r  builder_videoout_state_i_1/O
                         net (fo=1, routed)           0.000    11.529    builder_videoout_state_i_1_n_0
    SLICE_X152Y132       FDRE                                         r  builder_videoout_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.628    15.096    pix_clk
    SLICE_X152Y132       FDRE                                         r  builder_videoout_state_reg/C
                         clock pessimism              0.097    15.193    
                         clock uncertainty           -0.063    15.130    
    SLICE_X152Y132       FDRE (Setup_fdre_C_D)        0.077    15.207    builder_videoout_state_reg
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_15_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 2.579ns (27.713%)  route 6.727ns (72.287%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 15.031 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.747     1.747    pix_clk
    SLICE_X153Y132       FDRE                                         r  memadr_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  memadr_14_reg[0]/Q
                         net (fo=162, routed)         3.753     5.957    storage_18_reg_0_1_96_101/ADDRB0
    SLICE_X150Y115       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.109 r  storage_18_reg_0_1_96_101/RAMB/O
                         net (fo=2, routed)           1.041     7.150    dmareader_base[0]
    SLICE_X149Y120       LUT2 (Prop_lut2_I0_O)        0.348     7.498 r  storage_15_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.000     7.498    storage_15_reg_0_3_0_5_i_11_n_0
    SLICE_X149Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.030 r  storage_15_reg_0_3_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.030    storage_15_reg_0_3_0_5_i_6_n_0
    SLICE_X149Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  storage_15_reg_0_3_0_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.144    storage_15_reg_0_3_0_5_i_7_n_0
    SLICE_X149Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  storage_15_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.258    storage_15_reg_0_3_6_11_i_7_n_0
    SLICE_X149Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 r  storage_15_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.372    storage_15_reg_0_3_6_11_i_8_n_0
    SLICE_X149Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.486 r  storage_15_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.495    storage_15_reg_0_3_12_17_i_7_n_0
    SLICE_X149Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  storage_15_reg_0_3_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.609    storage_15_reg_0_3_18_23_i_7_n_0
    SLICE_X149Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.831 r  storage_15_reg_0_3_18_23_i_8/O[0]
                         net (fo=1, routed)           1.003     9.834    dmareader_sink_sink_payload_address[24]
    SLICE_X147Y131       LUT4 (Prop_lut4_I3_O)        0.299    10.133 r  storage_15_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.920    11.053    storage_15_reg_0_3_18_23/DIC1
    SLICE_X132Y133       RAMD32                                       r  storage_15_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.563    15.031    storage_15_reg_0_3_18_23/WCLK
    SLICE_X132Y133       RAMD32                                       r  storage_15_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.080    15.111    
                         clock uncertainty           -0.063    15.048    
    SLICE_X132Y133       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.799    storage_15_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_15_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 2.485ns (26.836%)  route 6.775ns (73.164%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 15.031 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.747     1.747    pix_clk
    SLICE_X153Y132       FDRE                                         r  memadr_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  memadr_14_reg[0]/Q
                         net (fo=162, routed)         3.753     5.957    storage_18_reg_0_1_96_101/ADDRB0
    SLICE_X150Y115       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.109 r  storage_18_reg_0_1_96_101/RAMB/O
                         net (fo=2, routed)           1.041     7.150    dmareader_base[0]
    SLICE_X149Y120       LUT2 (Prop_lut2_I0_O)        0.348     7.498 r  storage_15_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.000     7.498    storage_15_reg_0_3_0_5_i_11_n_0
    SLICE_X149Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.030 r  storage_15_reg_0_3_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.030    storage_15_reg_0_3_0_5_i_6_n_0
    SLICE_X149Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  storage_15_reg_0_3_0_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.144    storage_15_reg_0_3_0_5_i_7_n_0
    SLICE_X149Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  storage_15_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.258    storage_15_reg_0_3_6_11_i_7_n_0
    SLICE_X149Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 r  storage_15_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.372    storage_15_reg_0_3_6_11_i_8_n_0
    SLICE_X149Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.486 r  storage_15_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.495    storage_15_reg_0_3_12_17_i_7_n_0
    SLICE_X149Y125       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.734 r  storage_15_reg_0_3_18_23_i_7/O[2]
                         net (fo=1, routed)           1.073     9.807    dmareader_sink_sink_payload_address[22]
    SLICE_X144Y133       LUT4 (Prop_lut4_I3_O)        0.302    10.109 r  storage_15_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.899    11.007    storage_15_reg_0_3_18_23/DIB1
    SLICE_X132Y133       RAMD32                                       r  storage_15_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.563    15.031    storage_15_reg_0_3_18_23/WCLK
    SLICE_X132Y133       RAMD32                                       r  storage_15_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism              0.080    15.111    
                         clock uncertainty           -0.063    15.048    
    SLICE_X132Y133       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.820    storage_15_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_15_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 2.563ns (27.580%)  route 6.730ns (72.420%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 15.031 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.747     1.747    pix_clk
    SLICE_X153Y132       FDRE                                         r  memadr_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  memadr_14_reg[0]/Q
                         net (fo=162, routed)         3.753     5.957    storage_18_reg_0_1_96_101/ADDRB0
    SLICE_X150Y115       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.109 r  storage_18_reg_0_1_96_101/RAMB/O
                         net (fo=2, routed)           1.041     7.150    dmareader_base[0]
    SLICE_X149Y120       LUT2 (Prop_lut2_I0_O)        0.348     7.498 r  storage_15_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.000     7.498    storage_15_reg_0_3_0_5_i_11_n_0
    SLICE_X149Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.030 r  storage_15_reg_0_3_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.030    storage_15_reg_0_3_0_5_i_6_n_0
    SLICE_X149Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  storage_15_reg_0_3_0_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.144    storage_15_reg_0_3_0_5_i_7_n_0
    SLICE_X149Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  storage_15_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.258    storage_15_reg_0_3_6_11_i_7_n_0
    SLICE_X149Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 r  storage_15_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.372    storage_15_reg_0_3_6_11_i_8_n_0
    SLICE_X149Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.486 r  storage_15_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.495    storage_15_reg_0_3_12_17_i_7_n_0
    SLICE_X149Y125       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.808 r  storage_15_reg_0_3_18_23_i_7/O[3]
                         net (fo=1, routed)           1.006     9.814    dmareader_sink_sink_payload_address[23]
    SLICE_X147Y131       LUT4 (Prop_lut4_I3_O)        0.306    10.120 r  storage_15_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.920    11.040    storage_15_reg_0_3_18_23/DIC0
    SLICE_X132Y133       RAMD32                                       r  storage_15_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.563    15.031    storage_15_reg_0_3_18_23/WCLK
    SLICE_X132Y133       RAMD32                                       r  storage_15_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.080    15.111    
                         clock uncertainty           -0.063    15.048    
    SLICE_X132Y133       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.873    storage_15_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                  3.833    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_15_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 2.353ns (25.418%)  route 6.904ns (74.582%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 15.032 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.747     1.747    pix_clk
    SLICE_X153Y132       FDRE                                         r  memadr_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  memadr_14_reg[0]/Q
                         net (fo=162, routed)         3.753     5.957    storage_18_reg_0_1_96_101/ADDRB0
    SLICE_X150Y115       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.109 r  storage_18_reg_0_1_96_101/RAMB/O
                         net (fo=2, routed)           1.041     7.150    dmareader_base[0]
    SLICE_X149Y120       LUT2 (Prop_lut2_I0_O)        0.348     7.498 r  storage_15_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.000     7.498    storage_15_reg_0_3_0_5_i_11_n_0
    SLICE_X149Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.030 r  storage_15_reg_0_3_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.030    storage_15_reg_0_3_0_5_i_6_n_0
    SLICE_X149Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  storage_15_reg_0_3_0_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.144    storage_15_reg_0_3_0_5_i_7_n_0
    SLICE_X149Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  storage_15_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.258    storage_15_reg_0_3_6_11_i_7_n_0
    SLICE_X149Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.592 r  storage_15_reg_0_3_6_11_i_8/O[1]
                         net (fo=1, routed)           1.171     9.763    dmareader_sink_sink_payload_address[13]
    SLICE_X145Y133       LUT4 (Prop_lut4_I3_O)        0.303    10.066 r  storage_15_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.939    11.005    storage_15_reg_0_3_12_17/DIA0
    SLICE_X128Y134       RAMD32                                       r  storage_15_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.564    15.032    storage_15_reg_0_3_12_17/WCLK
    SLICE_X128Y134       RAMD32                                       r  storage_15_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.080    15.112    
                         clock uncertainty           -0.063    15.049    
    SLICE_X128Y134       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.888    storage_15_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_15_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 2.449ns (26.601%)  route 6.758ns (73.399%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 15.031 - 13.468 ) 
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         1.747     1.747    pix_clk
    SLICE_X153Y132       FDRE                                         r  memadr_14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y132       FDRE (Prop_fdre_C_Q)         0.456     2.203 r  memadr_14_reg[0]/Q
                         net (fo=162, routed)         3.753     5.957    storage_18_reg_0_1_96_101/ADDRB0
    SLICE_X150Y115       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.109 r  storage_18_reg_0_1_96_101/RAMB/O
                         net (fo=2, routed)           1.041     7.150    dmareader_base[0]
    SLICE_X149Y120       LUT2 (Prop_lut2_I0_O)        0.348     7.498 r  storage_15_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.000     7.498    storage_15_reg_0_3_0_5_i_11_n_0
    SLICE_X149Y120       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.030 r  storage_15_reg_0_3_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.030    storage_15_reg_0_3_0_5_i_6_n_0
    SLICE_X149Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  storage_15_reg_0_3_0_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.144    storage_15_reg_0_3_0_5_i_7_n_0
    SLICE_X149Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  storage_15_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.258    storage_15_reg_0_3_6_11_i_7_n_0
    SLICE_X149Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 r  storage_15_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.372    storage_15_reg_0_3_6_11_i_8_n_0
    SLICE_X149Y124       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.685 r  storage_15_reg_0_3_12_17_i_7/O[3]
                         net (fo=1, routed)           1.177     9.862    dmareader_sink_sink_payload_address[19]
    SLICE_X144Y132       LUT4 (Prop_lut4_I3_O)        0.306    10.168 r  storage_15_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.786    10.954    storage_15_reg_0_3_18_23/DIA0
    SLICE_X132Y133       RAMD32                                       r  storage_15_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    13.468 r  BUFG_8/O
                         net (fo=456, routed)         1.563    15.031    storage_15_reg_0_3_18_23/WCLK
    SLICE_X132Y133       RAMD32                                       r  storage_15_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.080    15.111    
                         clock uncertainty           -0.063    15.048    
    SLICE_X132Y133       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.887    storage_15_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                  3.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hdmi_phy_es0_q_m_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_phy_es0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.647     0.647    pix_clk
    SLICE_X163Y141       FDRE                                         r  hdmi_phy_es0_q_m_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.141     0.788 r  hdmi_phy_es0_q_m_r_reg[5]/Q
                         net (fo=1, routed)           0.052     0.840    hdmi_phy_es0_q_m_r[5]
    SLICE_X162Y141       LUT6 (Prop_lut6_I3_O)        0.045     0.885 r  hdmi_phy_es0_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.885    hdmi_phy_es0_out[5]_i_1_n_0
    SLICE_X162Y141       FDRE                                         r  hdmi_phy_es0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.920     0.920    pix_clk
    SLICE_X162Y141       FDRE                                         r  hdmi_phy_es0_out_reg[5]/C
                         clock pessimism             -0.260     0.660    
    SLICE_X162Y141       FDRE (Hold_fdre_C_D)         0.121     0.781    hdmi_phy_es0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 memadr_12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            storage_16_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.198%)  route 0.219ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.619     0.619    pix_clk
    SLICE_X155Y155       FDRE                                         r  memadr_12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y155       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  memadr_12_reg[2]/Q
                         net (fo=2, routed)           0.219     0.978    memadr_12[2]
    RAMB36_X8Y31         RAMB36E1                                     r  storage_16_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.932     0.932    pix_clk
    RAMB36_X8Y31         RAMB36E1                                     r  storage_16_reg_0/CLKARDCLK
                         clock pessimism             -0.256     0.676    
    RAMB36_X8Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.859    storage_16_reg_0
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.591     0.591    pix_clk
    SLICE_X130Y137       FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y137       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  builder_xilinxmultiregimpl9_regs0_reg[2]/Q
                         net (fo=1, routed)           0.059     0.790    builder_xilinxmultiregimpl9_regs0[2]
    SLICE_X130Y137       FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.861     0.861    pix_clk
    SLICE_X130Y137       FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[2]/C
                         clock pessimism             -0.270     0.591    
    SLICE_X130Y137       FDRE (Hold_fdre_C_D)         0.076     0.667    builder_xilinxmultiregimpl9_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.591     0.591    pix_clk
    SLICE_X130Y137       FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y137       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  builder_xilinxmultiregimpl9_regs0_reg[1]/Q
                         net (fo=1, routed)           0.058     0.789    builder_xilinxmultiregimpl9_regs0[1]
    SLICE_X130Y137       FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.861     0.861    pix_clk
    SLICE_X130Y137       FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[1]/C
                         clock pessimism             -0.270     0.591    
    SLICE_X130Y137       FDRE (Hold_fdre_C_D)         0.071     0.662    builder_xilinxmultiregimpl9_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.591     0.591    pix_clk
    SLICE_X130Y137       FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y137       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  builder_xilinxmultiregimpl9_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.797    builder_xilinxmultiregimpl9_regs0[0]
    SLICE_X130Y137       FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.861     0.861    pix_clk
    SLICE_X130Y137       FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[0]/C
                         clock pessimism             -0.270     0.591    
    SLICE_X130Y137       FDRE (Hold_fdre_C_D)         0.075     0.666    builder_xilinxmultiregimpl9_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_phy_es1_q_m_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_phy_es1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.644     0.644    pix_clk
    SLICE_X163Y136       FDRE                                         r  hdmi_phy_es1_q_m_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  hdmi_phy_es1_q_m_r_reg[2]/Q
                         net (fo=1, routed)           0.087     0.872    hdmi_phy_es1_q_m_r[2]
    SLICE_X162Y136       LUT5 (Prop_lut5_I0_O)        0.045     0.917 r  hdmi_phy_es1_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.917    hdmi_phy_es1_out[2]_i_1_n_0
    SLICE_X162Y136       FDRE                                         r  hdmi_phy_es1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.916     0.916    pix_clk
    SLICE_X162Y136       FDRE                                         r  hdmi_phy_es1_out_reg[2]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.120     0.777    hdmi_phy_es1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 hdmi_phy_es0_q_m_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            hdmi_phy_es0_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.647     0.647    pix_clk
    SLICE_X163Y141       FDRE                                         r  hdmi_phy_es0_q_m_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.141     0.788 r  hdmi_phy_es0_q_m_r_reg[2]/Q
                         net (fo=1, routed)           0.091     0.879    hdmi_phy_es0_q_m_r[2]
    SLICE_X162Y141       LUT6 (Prop_lut6_I3_O)        0.045     0.924 r  hdmi_phy_es0_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.924    hdmi_phy_es0_out[2]_i_1_n_0
    SLICE_X162Y141       FDRE                                         r  hdmi_phy_es0_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.920     0.920    pix_clk
    SLICE_X162Y141       FDRE                                         r  hdmi_phy_es0_out_reg[2]/C
                         clock pessimism             -0.260     0.660    
    SLICE_X162Y141       FDRE (Hold_fdre_C_D)         0.121     0.781    hdmi_phy_es0_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rdata_fifo_graycounter1_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rdata_fifo_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.597%)  route 0.098ns (34.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.619     0.619    pix_clk
    SLICE_X155Y156       FDRE                                         r  rdata_fifo_graycounter1_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y156       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  rdata_fifo_graycounter1_q_binary_reg[3]/Q
                         net (fo=6, routed)           0.098     0.857    rdata_fifo_graycounter1_q_binary_reg__0[3]
    SLICE_X154Y156       LUT6 (Prop_lut6_I3_O)        0.045     0.902 r  rdata_fifo_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.902    rdata_fifo_rdport_adr[4]
    SLICE_X154Y156       FDRE                                         r  rdata_fifo_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.891     0.891    pix_clk
    SLICE_X154Y156       FDRE                                         r  rdata_fifo_graycounter1_q_reg[4]/C
                         clock pessimism             -0.259     0.632    
    SLICE_X154Y156       FDRE (Hold_fdre_C_D)         0.121     0.753    rdata_fifo_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rdata_fifo_graycounter1_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rdata_fifo_graycounter1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.619     0.619    pix_clk
    SLICE_X155Y156       FDRE                                         r  rdata_fifo_graycounter1_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y156       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  rdata_fifo_graycounter1_q_binary_reg[3]/Q
                         net (fo=6, routed)           0.100     0.859    rdata_fifo_graycounter1_q_binary_reg__0[3]
    SLICE_X154Y156       LUT6 (Prop_lut6_I2_O)        0.045     0.904 r  rdata_fifo_graycounter1_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.904    rdata_fifo_graycounter1_q_next[3]
    SLICE_X154Y156       FDRE                                         r  rdata_fifo_graycounter1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.891     0.891    pix_clk
    SLICE_X154Y156       FDRE                                         r  rdata_fifo_graycounter1_q_reg[3]/C
                         clock pessimism             -0.259     0.632    
    SLICE_X154Y156       FDRE (Hold_fdre_C_D)         0.121     0.753    rdata_fifo_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 underflow_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            underflow_counter_status_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.609%)  route 0.071ns (33.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.636     0.636    pix_clk
    SLICE_X161Y123       FDRE                                         r  underflow_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y123       FDRE (Prop_fdre_C_Q)         0.141     0.777 r  underflow_counter_reg[10]/Q
                         net (fo=2, routed)           0.071     0.847    underflow_counter_reg[10]
    SLICE_X160Y123       FDRE                                         r  underflow_counter_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=456, routed)         0.906     0.906    pix_clk
    SLICE_X160Y123       FDRE                                         r  underflow_counter_status_reg[10]/C
                         clock pessimism             -0.257     0.649    
    SLICE_X160Y123       FDRE (Hold_fdre_C_D)         0.046     0.695    underflow_counter_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X8Y58    storage_19_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB18_X8Y58    storage_19_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X8Y31    storage_16_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X8Y30    storage_16_reg_1/CLKARDCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y136   OSERDESE2_49/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y135   OSERDESE2_50/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X162Y152  storage_17_reg_0_3_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X162Y152  storage_17_reg_0_3_0_3/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X162Y152  storage_17_reg_0_3_0_3/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X162Y152  storage_17_reg_0_3_0_3/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X162Y152  storage_17_reg_0_3_0_3/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X162Y152  storage_17_reg_0_3_0_3/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X162Y152  storage_17_reg_0_3_0_3/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X162Y152  storage_17_reg_0_3_0_3/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X128Y135  storage_15_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X128Y135  storage_15_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X162Y152  storage_17_reg_0_3_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X162Y152  storage_17_reg_0_3_0_3/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X162Y152  storage_17_reg_0_3_0_3/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X162Y152  storage_17_reg_0_3_0_3/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X162Y152  storage_17_reg_0_3_0_3/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X162Y152  storage_17_reg_0_3_0_3/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X162Y152  storage_17_reg_0_3_0_3/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X162Y152  storage_17_reg_0_3_0_3/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X128Y134  storage_15_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X128Y134  storage_15_reg_0_3_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.677ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y122       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X162Y122       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.531     3.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG/O
                         net (fo=5595, routed)        0.638     3.928    sys_clk
    SLICE_X162Y122       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     3.928    
                         clock uncertainty           -0.150     3.778    
    SLICE_X162Y122       FDPE (Setup_fdpe_C_D)       -0.035     3.743    FDPE_1
  -------------------------------------------------------------------
                         required time                          3.743    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.677    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        3.714ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y122       FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X163Y122       FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=1, routed)           0.531     3.264    main_soclinux_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG_3/O
                         net (fo=9, routed)           0.638     3.928    clk200_clk
    SLICE_X163Y122       FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     3.928    
                         clock uncertainty           -0.143     3.784    
    SLICE_X163Y122       FDPE (Setup_fdpe_C_D)       -0.005     3.779    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.714    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.450ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X68Y111        FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.576     2.576    eth_rx_clk
    SLICE_X68Y111        FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.576    
                         clock uncertainty           -0.025     2.551    
    SLICE_X68Y111        FDPE (Setup_fdpe_C_D)       -0.035     2.516    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.516    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.450    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.440ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.075     0.075    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X26Y81         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y3        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     2.681    eth_tx_clk
    SLICE_X26Y81         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.681    
                         clock uncertainty           -0.161     2.520    
    SLICE_X26Y81         FDPE (Setup_fdpe_C_D)       -0.005     2.515    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.515    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.440    





