Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Thu Aug 22 19:36:22 2024
| Host             : DESKTOP-F7R7CT8 running 64-bit major release  (build 9200)
| Command          : report_power -file top_ddr3_hdmi_power_routed.rpt -pb top_ddr3_hdmi_power_summary_routed.pb -rpx top_ddr3_hdmi_power_routed.rpx
| Design           : top_ddr3_hdmi
| Device           : xc7a35tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.243        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.168        |
| Device Static (W)        | 0.075        |
| Effective TJA (C/W)      | 2.8          |
| Max Ambient (C)          | 81.5         |
| Junction Temperature (C) | 28.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.042 |       32 |       --- |             --- |
| Slice Logic              |     0.013 |    14709 |       --- |             --- |
|   LUT as Logic           |     0.012 |     5231 |     20800 |           25.15 |
|   Register               |    <0.001 |     6396 |     41600 |           15.38 |
|   LUT as Distributed RAM |    <0.001 |      532 |      9600 |            5.54 |
|   CARRY4                 |    <0.001 |      239 |      8150 |            2.93 |
|   LUT as Shift Register  |    <0.001 |       29 |      9600 |            0.30 |
|   F7/F8 Muxes            |    <0.001 |        8 |     32600 |            0.02 |
|   Others                 |     0.000 |      379 |       --- |             --- |
| Signals                  |     0.016 |    11789 |       --- |             --- |
| Block RAM                |     0.008 |     12.5 |        50 |           25.00 |
| MMCM                     |     0.429 |        4 |         5 |           80.00 |
| PLL                      |     0.092 |        1 |         5 |           20.00 |
| I/O                      |     0.430 |       65 |       250 |           26.00 |
| PHASER                   |     0.134 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.075 |          |           |                 |
| Total                    |     1.243 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.135 |       0.124 |      0.011 |
| Vccaux    |       1.800 |     0.413 |       0.400 |      0.013 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.127 |       0.126 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                         | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk1x_hdmi_clk_gen_1                                                                                                                                      | hdmi_clk_gen_inst/inst/clk1x_hdmi_clk_gen                                                                                                                                                      |            15.4 |
| clk5x_hdmi_clk_gen_1                                                                                                                                      | hdmi_clk_gen_inst/inst/clk5x_hdmi_clk_gen                                                                                                                                                      |             3.1 |
| clk_out1_clk_125_gen                                                                                                                                      | clk_125_gen_inst/inst/clk_out1_clk_125_gen                                                                                                                                                     |             8.0 |
| clk_out1_ddr3_clk_gen                                                                                                                                     | ddr3_clk_gen_inst/inst/clk_out1_ddr3_clk_gen                                                                                                                                                   |             5.0 |
| clk_out2_ddr3_clk_gen                                                                                                                                     | ddr3_clk_gen_inst/inst/clk_out2                                                                                                                                                                |            10.0 |
| clk_out2_ddr3_clk_gen                                                                                                                                     | ddr3_clk_gen_inst/inst/clk_out2_ddr3_clk_gen                                                                                                                                                   |            10.0 |
| clk_pll_i                                                                                                                                                 | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |            10.0 |
| clkfbout_clk_125_gen                                                                                                                                      | clk_125_gen_inst/inst/clkfbout_clk_125_gen                                                                                                                                                     |             8.0 |
| clkfbout_ddr3_clk_gen                                                                                                                                     | ddr3_clk_gen_inst/inst/clkfbout_ddr3_clk_gen                                                                                                                                                   |            20.0 |
| clkfbout_hdmi_clk_gen_1                                                                                                                                   | hdmi_clk_gen_inst/inst/clkfbout_hdmi_clk_gen                                                                                                                                                   |            10.0 |
| freq_refclk                                                                                                                                               | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.3 |
| iserdes_clkdiv                                                                                                                                            | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv       |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            10.0 |
| mem_refclk                                                                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             2.5 |
| oserdes_clk                                                                                                                                               | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             2.5 |
| oserdes_clk_1                                                                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             2.5 |
| oserdes_clk_2                                                                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             2.5 |
| oserdes_clk_3                                                                                                                                             | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             2.5 |
| oserdes_clkdiv                                                                                                                                            | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |             5.0 |
| oserdes_clkdiv_1                                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_2                                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             5.0 |
| oserdes_clkdiv_3                                                                                                                                          | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |            10.0 |
| p1_clk_hdmi_clk_gen_1                                                                                                                                     | hdmi_clk_gen_inst/inst/p1_clk_hdmi_clk_gen                                                                                                                                                     |            10.0 |
| pll_clk3_out                                                                                                                                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |            10.0 |
| pll_clkfbout                                                                                                                                              | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |             5.0 |
| rx_clk                                                                                                                                                    | rx_clk                                                                                                                                                                                         |             8.0 |
| sclkin                                                                                                                                                    | sclkin                                                                                                                                                                                         |            20.0 |
| sync_pulse                                                                                                                                                | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            40.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/A_rst_primitives_reg |             2.5 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| top_ddr3_hdmi                    |     1.168 |
|   clk_125_gen_inst               |     0.107 |
|     inst                         |     0.107 |
|   ddr3_clk_gen_inst              |     0.106 |
|     inst                         |     0.106 |
|   hdmi_clk_gen_inst              |     0.124 |
|     inst                         |     0.124 |
|   inst_bit8to128                 |     0.005 |
|     uart_buffer_inst             |     0.005 |
|       U0                         |     0.005 |
|   inst_rx_filter_buffer          |     0.007 |
|     rx_buffer                    |     0.005 |
|       U0                         |     0.005 |
|   inst_top_hdmi                  |     0.136 |
|     inst_hdmi_buffer             |     0.002 |
|       hdmi_buffer_inst           |     0.001 |
|     inst_hdmi_trans              |     0.135 |
|       inst_Serializer10_1_blue   |     0.033 |
|       inst_Serializer10_1_clk    |     0.033 |
|       inst_Serializer10_1_green  |     0.033 |
|       inst_Serializer10_1_red    |     0.033 |
|   inst_user_wr_ctrl              |     0.001 |
|   rd_data_fifo_inst              |     0.004 |
|     U0                           |     0.004 |
|       inst_fifo_gen              |     0.004 |
|   u_ddr3_ctrl                    |     0.672 |
|     u_ddr3_ctrl_mig              |     0.669 |
|       temp_mon_enabled.u_tempmon |     0.006 |
|       u_ddr3_infrastructure      |     0.188 |
|       u_memc_ui_top_std          |     0.475 |
|   wr_cmd_fifo_ctrl_inst          |     0.001 |
|     U0                           |     0.001 |
|       inst_fifo_gen              |     0.001 |
|   wr_data_fifo_ctrl_inst         |     0.002 |
|     U0                           |     0.002 |
|       inst_fifo_gen              |     0.002 |
+----------------------------------+-----------+


