// Seed: 4180885430
module module_0 (
    input wand id_0,
    output supply0 id_1
    , id_20,
    input tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    input wire id_5,
    input supply1 id_6,
    input tri id_7,
    input tri id_8,
    output tri1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wire id_12,
    input uwire id_13,
    input wor id_14,
    input wire id_15,
    output wand id_16,
    output uwire id_17,
    output supply0 id_18
);
  wire id_21;
  assign id_16 = id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output supply0 id_3,
    output logic id_4,
    input supply1 id_5
    , id_8,
    input logic id_6
);
  assign id_4 = 1;
  assign id_2 = id_1;
  wire id_9;
  always @(posedge 1)
    if (id_6)
      if (1'h0) begin
        @* id_8 = id_6;
      end else id_4 <= id_8;
    else
      @(posedge id_1) begin
        return id_5;
      end
  tri  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  =  id_26  ,  id_32  ,  id_33  =  id_30  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  =  1  ==  id_37  ,  id_39  ,  id_40  ,  id_41  ;
  module_0(
      id_5,
      id_2,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_5,
      id_5,
      id_2,
      id_0,
      id_0,
      id_0,
      id_5,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3
  );
endmodule
