* PSpice Model Editor - Version 17.2.0

*$
* TPS1HB08B-Q1
*****************************************************************************
* (C) Copyright 2021 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: TPS1HB08B-Q1
* Date: 09JUN2021
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 17.2-2016 S074
* EVM Order Number: HSS-MOTHERBOARDEVM
* EVM Users Guide: SLVUBD4B-JANUARY 2018-REVISED OCTOBER 2020
* Datasheet: SLVSE16C-MAY 2019-REVISED JANUARY 2020
*
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.10
* Follwing changes are done with respect to previous version
* 1. Junction temperature (TJ) and RON variations
* 2. Thermal behaviour (TSD and TSW) added
* 3. Model simplified and updated as per latest datasheet
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
* A. Features that have been modelled
*	1. SNS, LATCH, EN, SEL1 and DIA_EN pin functionalities modelled.
*	2. Switching and Timing Characteristics
*	3. Variable Current Limit and Foldback
*	4. Open Load and Short to Battery
*	5. SNS MUX and Fault Detect 
*	6. Thermal shutdown and thermal swing
*	7. RON variation with temperature 
*
* B. Model Limitations and Features that haven't been modelled
*	1. Operating Current and Shutdown Current
* 
* C. The parameter TEMP_AMB  has been used indicate the ambient temperature in Degree Celsius.
*
*****************************************************************************
.SUBCKT  TPS1HB08B-Q1_TRANS  DIA_EN EN GND ILIM LATCH NC_0 NC_1 NC_2 SEL1 SNS
+  TCON TJ VBB VOUT_0 VOUT_1 VOUT_2 VOUT_3 VOUT_4 VOUT_5 PARAMS: TEMP_AMB=25
E_ABM4         CUR_LIM 0 VALUE { IF(V(N730236)<40u |
+  V(N730236)>202u,297.14u,V(N730236))    }
E_E9         LATCH_INT 0 LATCH GND 1
E_E12         VBB_1 GND VBB GND 1
E_E10         VOUT_INT 0 VOUT_0 GND 1
R_R2         DIA_EN GND  1MEG TC=0,0 
X_H2    N730334 N730322 N730236 0 TPS1HB08B-Q1_TRANS_H2 
E_E5         SEL1_INT 0 SEL1 GND 1
V_V106         N730334 VBB_1 1
R_R1         EN GND  1MEG TC=0,0 
E_U3_ABM47         U3_ISNSFH_DETECT 0 VALUE { if(V(SEL1_OK)<0.5 &
+  V(U3_SNS_FAULT)>0.5,1,0)    }
X_U3_S4    U3_ISNSFH_DETECT 0 U3_ISNSFH U3_N17259543 MUX_U3_S4 
X_U3_U83         U3_N17258674 U3_N17258681 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U3_R18         U3_N17259629 0  1k TC=0,0 
X_U3_U104         U3_N17259145 U3_N17259149 ONE_SHOT PARAMS:  T=200  
X_U3_U33         LATCH_OK U3_LATCH_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U3_C9         U3_N17259772 0  1u  TC=0,0 
V_U3_V29         U3_N17260159 0 1
X_U3_U141         U3_N17275494 U3_TIMER_SET ONE_SHOT PARAMS:  T=200  
X_U3_U68         U3_N17258378 U3_ICH1_DETECT U3_CH_TRANS AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U130         DEVICE_EN U3_MASTER_RST INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U85         U3_TSNS_DETECT U3_N17259495 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U3_R16         U3_N17258815 0  1k TC=0,0 
X_U3_U118         U3_N17260108 U3_N17260159 U3_N17260067 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U105         U3_N17259149 U3_N17259242 FAULT_SDWN U3_FAULT_SDWN_B
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U86         U3_N17259498 U3_N17259505 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U3_ABM11         U3_N17259769 0 VALUE { IF(V(DIAG_EN_OK)>0.5 &
+  V(UVLO_OK)>0.5, V(U3_N17259543), 0)    }
X_U3_U139         CL1 TSW U3_N17275494 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U3_ABM45         U3_N17258686 0 VALUE { IF((V(U3_EN1_OK_DLY)>0.5 &
+  V(U3_DIAG_EN_OK_DLY)>0.5),V(I_SENSE_1)/5000,0)    }
X_U3_U129         U3_SNS_FLT_PRE OPEN_LOAD1 U3_SNS_FAULT OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U3_ABM2I1         0 U3_N17259423 VALUE {
+  IF(V(TSD)>0.5,1,IF(V(U3_N17275109)>0.5,2.5u,0))    }
X_U3_U144         U3_TIMER_SET U3_SNS_FLT_PRE_B U3_N17275297 N17275734
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U3_V28         U3_ISNSFH 0 4.5m
E_U3_ABM49         U3_N17259702 0 VALUE { IF(V(U3_CH_TRANS)>0.5 |
+  V(U3_TSNS_TRANS)>0.5,40,0.1)    }
E_U3_ABM46         U3_TSNS_DETECT 0 VALUE { IF(V(SEL1_OK)>0.5,1,0)    }
C_U3_C25         U3_N17259423 0  5n IC=0 TC=0,0 
X_U3_U72         U3_N17258507 U3_TSNS_DETECT U3_TSNS_TRANS AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U131         CL1 TSD TSW U3_N17259145 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_X3         U3_N17259702 0 U3_N17259629 U3_N17259495 U3_N17259498 ZX
R_U3_R11         U3_N17259772 U3_N17259769  3 TC=0,0 
X_U3_U10         U3_N17259423 U3_N17259585 U3_N17259359 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_X1         U3_N17258846 0 U3_N17258815 U3_N17258671 U3_N17258674 ZX
C_U3_C66         0 U3_N17258674  1.443n  TC=0,0 
E_U3_ABM48         U3_N17258846 0 VALUE { IF(V(U3_CH_TRANS)>0.5 |
+  V(U3_TSNS_TRANS)>0.5,40,0.1)    }
X_U3_U62         U3_TSNSTON2 U3_DIAG_EN_OK_DLY U3_EN1_OK_DLY U3_N17259284
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U3_C67         0 U3_N17259498  1.443n  TC=0,0 
G_U3_ABM2I2         0 U3_N17260108 VALUE {
+  IF(V(TSD)>0.5,1,IF(V(U3_N17275297)>0.5,2.5u,0))    }
X_U3_S5    U3_N17258681 0 U3_N17258686 U3_N17259543 MUX_U3_S5 
X_U3_S9    U3_SNS_FLT_PRE_B 0 U3_N17260108 0 MUX_U3_S9 
V_U3_V30         U3_N17260256 0 1.8V
G_U3_G1         0 SNS U3_N17259772 0 1
X_U3_U110         U3_LATCH_B U3_N17259359 U3_FLT_CLR U3_N17259364
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U54         EN1_SIGNAL U3_EN1_OK_DLY ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=85u VTHRESH=0.5 FALLING_EDGE_DELAY=5u VDD=1 VSS=0
X_U3_U58         SNS U3_N17259608 D_D1
E_U3_ABM16         U3_N17259510 0 VALUE {
+  IF(V(U3_N17259284)>0.5,((V(TJ)-25)*0.0112+0.85)*1m,0)    }
E_U3_ABM30         U3_N17259608 0 VALUE { if(V(VBB)<2.5,0,if(V(VBB)>5.9,
+  5.9,V(VBB)))    }
X_U3_U111         U3_N17259364 U3_MASTER_RST U3_N17259242 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U122         U3_LATCH_B U3_N17260067 U3_FLT_CLR U3_N17260089 U3_N17260072
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U133         CL1 TSD TSW U3_N17260006 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U123         U3_N17260256 U3_N17260301 U3_N17260281 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U67         U3_TSNS_DETECT U3_N17258378 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=55u
X_U3_U132         CL1 TSD TSW U3_FLT_CLR NOR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U140         U3_TIMER_SET U3_FAULT_SDWN_B U3_N17275109 N17275586
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U3_C69         U3_N17260108 0  5n IC=0 TC=0,0 
X_U3_U53         DIAG_EN_OK U3_DIAG_EN_OK_DLY ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=9u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U3_U113         U3_N17260006 U3_N17260010 ONE_SHOT PARAMS:  T=200  
X_U3_U124         U3_N17260281 U3_N17260089 ONE_SHOT PARAMS:  T=200  
X_U3_U127         SEL1_OK U3_SNS_FAULT U3_ICH1_DETECT NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S3    U3_N17259505 0 U3_N17259510 U3_N17259543 MUX_U3_S3 
X_U3_S8    U3_FAULT_SDWN_B 0 U3_N17259423 0 MUX_U3_S8 
V_U3_V3         U3_N17259585 0 1
X_U3_U71         U3_ICH1_DETECT U3_N17258507 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=55u
X_U3_U81         U3_ICH1_DETECT U3_N17258671 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U61         U3_DIAG_EN_OK_DLY U3_TSNSTON2 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=46u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U3_U114         U3_N17260010 U3_N17260027 U3_SNS_FLT_PRE U3_SNS_FLT_PRE_B
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U119         U3_N17260072 U3_MASTER_RST U3_N17260027 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_E1         U3_N17260301 0 VBB_INT VOUT_INT 1
R_R6         ILIM VBB_1  1MEG TC=0,0 
R_R8         LATCH GND  1MEG TC=0,0 
E_U1_U1_ABM28         U1_U1_N16858710 0 VALUE { IF( V(U1_CRNT_FB1)>0.5,  
+ +V(CUR_LIM)/2, V(CUR_LIM))   }
X_U1_U1_U42         U1_U1_OPEN_OUT_1 U1_U1_N16848046 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=20u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U1_U1_U37         EN1_OK U1_U1_N16858086 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U1_U41         DIAG_EN_OK U1_U1_N16848021 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=15u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U1_U1_U9         U1_U1_N16847997 U1_U1_N16848021 U1_PULL_UP AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U1_U40         U1_U1_N16858086 U1_U1_N16847997 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=480u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
E_U1_U1_E1         U1_U1_N16858696 0 I_SENSE_1 0 {1m/KCL}
X_U1_U1_U1         VOUT_INT U1_U1_N16848383 U1_U1_OPEN_OUT_1 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U1_U44         U1_U1_N16858696 U1_U1_N16858710 U1_U1_N16858914
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U1_U45         U1_U1_N16858914 CL1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=100n
V_U1_U1_V11         U1_U1_N16848383 0 3
X_U1_U1_U34         U1_U1_N16847997 U1_U1_N16848021 U1_U1_N16848046 OPEN_LOAD1
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U4_U59         U1_U4_VC_CLF1 U1_U4_N667787 U1_U4_N657837 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U1_U4_C1         0 U1_U4_VC_CLF1  1u  
X_U1_U4_U62         U1_U4_N657837 U1_U4_RST U1_CRNT_FB1 N657579
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U4_U63         U1_CRNT_FB1 U1_U4_RST U1_U4_N669258 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U4_U61         0 U1_U4_VC_CLF1 D_D
X_U1_U4_S6    U1_U4_N669258 0 U1_U4_VC_CLF1 0 CURNT_FOLDBK1_U1_U4_S6 
X_U1_U4_U22         U1_U4_VC_CLF1 U1_U4_N657523 D_D
X_U1_U4_U57         FAULT_SDWN U1_U4_N667184 U1_U4_N667269 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U4_V3         U1_U4_N657523 0 7.1
X_U1_U4_U58         U1_U4_N667269 U1_U4_N667359 ONE_SHOT PARAMS:  T=1k  
V_U1_U4_V6         U1_U4_N667787 0 6.8
V_U1_U4_V5         U1_U4_N667184 0 {FOLDBACK}
X_U1_U4_U64         DEVICE_EN U1_U4_RST INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U1_U4_G1         U1_U4_N657523 U1_U4_VC_CLF1 U1_U4_N667359 0 1
V_U1_U2_V105         VOUT_0 U1_U2_N18805385 0.6
V_U1_U2_V108         U1_U2_N187617650 VBB_INT 2.1
X_U1_U2_U228         DEVICE_EN U1_U2_N18805959 U1_GATE_DRV AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U224         U1_U2_N18815167 U1_U2_N18815238 ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=40u VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
X_U1_U2_U201         U1_U2_N18806451 U1_U2_VGS1 U1_U2_N18806492 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U1_U2_G29         U1_U2_GATE 0 FAULT_SDWN 0 1m
X_U1_U2_U205         U1_U2_GATE U1_U2_N187617650 D_D
E_U1_U2_E1         U1_U2_VGS1 0 U1_U2_GATE VOUT_0 1
G_U1_U2_G28         0 U1_U2_GATE U1_U2_TURN_ON 0 29.5u
X_U1_U2_U192         FAULT_SDWN U1_U2_N18805959 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U2_U206         VBB U1_U2_N18760666 D_D
X_U1_U2_U25         U1_GATE_DRV U1_U2_N18815167 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U2_H13    VBB U1_U2_N18761008 I_SENSE_1 0 DRIVER1_U1_U2_H13 
G_U1_U2_G4         U1_U2_GATE 0 U1_U2_N18815238 0 285u
G_U1_U2_ABM3I1         0 U1_U2_GATE VALUE { IF(V(U1_GATE_DRV)>0.5 &
+  V(U1_U2_TURN_ON)<0.5 ,185u,0)    }
X_U1_U2_U227         UVLO_OK EN1_OK DEVICE_EN AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U2_S1    U1_PULL_UP 0 VBB VOUT_0 DRIVER1_U1_U2_S1 
V_U1_U2_V110         VBB U1_U2_N187603021 45
M_U1_U2_M13         U1_U2_N18760914 U1_U2_GATE VOUT_0 VOUT_0 NMOS01_TPS2HA08   
+         
X_U1_U2_U204         U1_U2_N187603021 VOUT_0 D_D
V_U1_U2_V107         U1_U2_N18806451 0 2.02
X_U1_U2_U193         U1_U2_N18805385 VBB D_D1
X_U1_U2_U223         U1_U2_N18806492 U1_GATE_DRV U1_U2_TURN_ON AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U220         VOUT_INT U1_U2_GATE D_D
V_U1_U2_V109         U1_U2_N18760666 GND 65
X_U1_U2_U221         U1_U2_N18761008 U1_U2_N18760914 VRON 0 RVAR PARAMS: 
+  RREF=1
C_U1_U2_Cgs11         U1_U2_GATE 0  672p IC=0 
E_E1         VBB_INT 0 VBB GND 1
R_R7         ILIM N730322  1m TC=0,0 
V_U2_V9         U2_N2293383 0 350m
V_U2_V6         U2_N229700 0 2
X_U2_U2         EN1_INT U2_N529529 U2_N5294513 EN1_SIGNAL COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U14         U2_N529795 SEL1_OK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
V_U2_V12         U2_N529345 0 2
V_U2_V10         U2_N229416 0 2
V_U2_V3         U2_N5294513 0 350m
X_U2_U13         U2_N554751 LATCH_OK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
X_U2_U1         VBB_INT U2_N229598 U2_N2295123 U2_N520995 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U11         U2_N520995 UVLO_OK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
X_U2_U16         EN1_SIGNAL EN1_OK ASYMMETRIC_DELAY PARAMS:
+  RISING_EDGE_DELAY=5u VTHRESH=0.5 FALLING_EDGE_DELAY=20u VDD=1 VSS=0
V_U2_V4         U2_N529529 0 2
X_U2_U9         SEL1_INT U2_N529345 U2_N5292953 U2_N529795 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U4         DIA_EN_INT U2_N229700 U2_N2296343 U2_N522261 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U6         LATCH_INT U2_N229416 U2_N2293383 U2_N554751 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_U12         U2_N522261 DIAG_EN_OK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5u
V_U2_Vuv_hys         U2_N2295123 0 200m
V_U2_V11         U2_N5292953 0 350m
V_U2_V5         U2_N2296343 0 350m
V_U2_V2         U2_N229598 0 2.5
E_E4         DIA_EN_INT 0 DIA_EN GND 1
R_U7_R26         U7_N16681385 U7_N16681397  6.26104040708917  
V_U7_TAMB1         U7_N16681411 0 {Temp_Amb}
C_U7_C9         U7_N16680397 U7_N16680411  0.0895884862324653 IC=0 
R_U7_R7         U7_N16680369 U7_N16680383  1.40182236069602  
X_U7_U221         U7_N16682696 U7_N16682716 U7_N16682746 TSW COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_TAMB         U7_N16680455 0 {Temp_Amb}
C_U7_C26         U7_N16681385 U7_N16681397  0.538503437063996 IC=0 
C_U7_C3         U7_N16680313 U7_N16680327  0.00156860060596144 IC=0 
C_U7_C31         0 VRON  1n  
R_U7_R12         U7_N16680441 U7_N16680455  6.62654497362029  
R_U7_R22         U7_N16681329 U7_N16681343  0.000241909027017143  
R_U7_R3         U7_N16680313 U7_N16680327  0.0518570668648809  
C_U7_C10         U7_N16680411 U7_N16680425  0.18873302253055 IC=0 
V_U7_V1         U7_N16681043 0 150
C_U7_C27         U7_N16681397 U7_N16681411  3.20277628920644 IC=0 
C_U7_C4         U7_N16680327 U7_N16680341  0.507456171763547 IC=0 
R_U7_R27         U7_N16681397 U7_N16681411  2.7951879338709  
R_U7_R8         U7_N16680383 U7_N16680397  2.72660709651619  
C_U7_C21         TCON U7_N16681329  9.76045777313686 IC=0 
C_U7_C11         U7_N16680425 U7_N16680441  1.24002047850373 IC=0 
R_U7_R23         U7_N16681343 U7_N16681357  4.28838842749882  
R_U7_R4         U7_N16680327 U7_N16680341  0.000971414721383412  
C_U7_C5         U7_N16680341 U7_N16680355  0.00244363042081159 IC=0 
G_U7_ABM3I1         0 TJ VALUE { (V(VBB_INT)-V(VOUT_INT))*V(I_SENSE_1)    }
C_U7_C22         U7_N16681329 U7_N16681343  2765.98277968317 IC=0 
R_U7_R9         U7_N16680397 U7_N16680411  4.93550404357638  
C_U7_C12         U7_N16680441 U7_N16680455  12.0401077435784 IC=0 
X_U7_U220         TJ U7_N16681043 U7_N16681109 TSD COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U7_C6         U7_N16680355 U7_N16680369  0.0180642544195378 IC=0 
R_U7_R31         U7_N16681739 VRON  1 TC=0,0 
V_U7_V3         U7_N16682716 0 60
R_U7_R24         U7_N16681357 U7_N16681371  5.20179210731831  
R_U7_R5         U7_N16680341 U7_N16680355  0.354941579976625  
C_U7_C23         U7_N16681343 U7_N16681357  0.159161099506511 IC=0 
V_U7_V2         U7_N16681109 0 25
R_U7_R10         U7_N16680411 U7_N16680425  8.04763581727398  
E_U7_ABM6         U7_N16681739 0 VALUE {
+  (4E-07*V(TJ)*V(TJ)*V(TJ)-3E-06*V(TJ)*V(TJ)+0.031*V(TJ)+6.8934)*1m    }
C_U7_C7         U7_N16680369 U7_N16680383  0.0215083312410057 IC=0 
R_U7_R1         TJ U7_N16680299  1.70350970263087  
C_U7_C1         TJ U7_N16680299  47.0725543615777 IC=0 
C_U7_C24         U7_N16681357 U7_N16681371  0.131223014206316 IC=0 
R_U7_R25         U7_N16681371 U7_N16681385  1.01299701352948  
R_U7_R6         U7_N16680355 U7_N16680369  0.38802544550073  
V_U7_V4         U7_N16682746 0 25
G_U7_ABM3I3         0 TCON VALUE { (V(VBB_INT)-V(VOUT_INT))*V(I_SENSE_1)    }
C_U7_C8         U7_N16680383 U7_N16680397  0.0402925270402378 IC=0 
R_U7_R11         U7_N16680425 U7_N16680441  5.41685533235348  
C_U7_C25         U7_N16681371 U7_N16681385  0.673935074834915 IC=0 
C_U7_C2         U7_N16680299 U7_N16680313  0.00349151779553678 IC=0 
E_U7_E1         U7_N16682696 0 TJ TCON 1
R_U7_R21         TCON U7_N16681329  8.21838930588286  
R_U7_R2         U7_N16680299 U7_N16680313  0.0012982071687424  
R_R4         SEL1 GND  1MEG TC=0,0 
E_E2         EN1_INT 0 EN GND 1
.PARAM  foldback=1 kcl=350
.ENDS   TPS1HB08B-Q1_TRANS
*$
.subckt TPS1HB08B-Q1_TRANS_H2 1 2 3 4  
H_H2         3 4 VH_H2 1
VH_H2         1 2 0V
.ends TPS1HB08B-Q1_TRANS_H2
*$
.subckt MUX_U3_S4 1 2 3 4  
S_U3_S4         3 4 1 2 _U3_S4
RS_U3_S4         1 2 1G
.MODEL         _U3_S4 VSWITCH Roff=1G Ron=1m Voff=0.4 Von=0.6
.ends MUX_U3_S4
*$
.subckt MUX_U3_S5 1 2 3 4  
S_U3_S5         3 4 1 2 _U3_S5
RS_U3_S5         1 2 1G
.MODEL         _U3_S5 VSWITCH Roff=1G Ron=1m Voff=0.4 Von=0.6
.ends MUX_U3_S5
*$
.subckt MUX_U3_S9 1 2 3 4  
S_U3_S9         3 4 1 2 _U3_S9
RS_U3_S9         1 2 1G
.MODEL         _U3_S9 VSWITCH Roff=1G Ron=1m Voff=0.2V Von=0.8V
.ends MUX_U3_S9
*$
.subckt MUX_U3_S3 1 2 3 4  
S_U3_S3         3 4 1 2 _U3_S3
RS_U3_S3         1 2 1G
.MODEL         _U3_S3 VSWITCH Roff=1G Ron=1m Voff=0.4 Von=0.6
.ends MUX_U3_S3
*$
.subckt MUX_U3_S8 1 2 3 4  
S_U3_S8         3 4 1 2 _U3_S8
RS_U3_S8         1 2 1G
.MODEL         _U3_S8 VSWITCH Roff=1G Ron=1m Voff=0.2V Von=0.8V
.ends MUX_U3_S8
*$
.subckt CURNT_FOLDBK1_U1_U4_S6 1 2 3 4  
S_U1_U4_S6         3 4 1 2 _U1_U4_S6
RS_U1_U4_S6         1 2 1G
.MODEL         _U1_U4_S6 VSWITCH Roff=1G Ron=1m Voff=0.2V Von=0.8V
.ends CURNT_FOLDBK1_U1_U4_S6
*$
.subckt DRIVER1_U1_U2_H13 1 2 3 4  
H_U1_U2_H13         3 4 VH_U1_U2_H13 1
VH_U1_U2_H13         1 2 0V
.ends DRIVER1_U1_U2_H13
*$
.subckt DRIVER1_U1_U2_S1 1 2 3 4  
S_U1_U2_S1         3 4 1 2 _U1_U2_S1
RS_U1_U2_S1         1 2 1G
.MODEL         _U1_U2_S1 VSWITCH Roff=10G Ron=1MEG Voff=0.2V Von=0.8V
.ends DRIVER1_U1_U2_S1
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends d_d1
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.SUBCKT RVAR 101 102 201 202 PARAMS: RREF=1
rin 201 202 1G
r 301 0 {rref}
fcopy 0 301 vsense 1
eout 101 106 poly(2) 201 202 301 0 0 0 0 0 1
vsense 106 102 0
.ENDS RVAR
*$
.model NMOS01_TPS2HA08 nmos
+ vto=2.02
+ kp=156250
+ lambda=0.001
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.443}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.subckt asymmetric_delay inp  out params: rising_edge_delay=1 vthresh=0.5
+  falling_edge_delay=1 vdd=1 vss=0
e_abm3         inp1 0 value { if(v(inp) > {vthresh}, {vdd} , {vss})    }
e_abm1         yin4 0 value { if(v(yin3) > {vthresh}, {vdd} , {vss})    }
e_abm2         yin2 0 value { if(v(yin1) > {vthresh}, {vdd} , {vss})    }
r_rint         inp1 yin1  1  
c_cint         yin1 0  {1.443*rising_edge_delay} 
d_d10         yin1 inp1 d_d1
r_r1         yin4 out  1  
r_rout         yin2 yin3  1  
c_cout         yin3 0 {1.443*falling_edge_delay} 
c_c1         0 out  1n   
d_d11        yin2 yin3 d_d1
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.1
.ends asymmetric_delay
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT ONE_SHOT IN OUT PARAMS:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { IF( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { IF( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427N  
C_C1         0 MEAS  1.4427N  
E_ABM2         RESET 0 VALUE { IF(V(CH)<0.5,1,0)    }
.MODEL S1 VSWITCH
+ ROFF=1E+009
+ RON=1
+ VOFF=0.25
+ VON=0.75
.ENDS ONE_SHOT
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.model SMCJ33A D(IS=.1u RS=0.2 CJO=80000p M=1.3 VJ=0.4 ISR=.008u N=1.05 
+IKF=1m BV=34.3 NBV=20 IBV=10u TT=4n EG=.84 TRS1=.1m) 
*$
