// Seed: 1694088794
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  assign id_5 = id_7;
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input tri id_2
    , id_5,
    output supply0 id_3
);
  wire id_6, id_7;
  and (id_1, id_6, id_7, id_5, id_0, id_2);
  module_0(
      id_5, id_6, id_7, id_5, id_6, id_6, id_6
  );
endmodule
