// Seed: 1872141859
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd82
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout wire id_7;
  inout wire _id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [id_6 : -1] id_8;
  ;
  wire id_9, id_10;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_10,
      id_9,
      id_5,
      id_3,
      id_7,
      id_10
  );
endmodule
