--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y8.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X62Y8.BX       net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X62Y8.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.833ns logic, 0.829ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.000 - 0.001)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y9.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X62Y8.G4       net (fanout=1)        0.398   ftop/clkN210/locked_d
    SLICE_X62Y8.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.593ns (1.195ns logic, 0.398ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.001 - 0.000)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y9.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X62Y8.G4       net (fanout=1)        0.318   ftop/clkN210/locked_d
    SLICE_X62Y8.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.869ns logic, 0.318ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y8.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X62Y8.BX       net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X62Y8.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.579ns logic, 0.663ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X72Y55.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X72Y55.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X72Y55.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X63Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X63Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X63Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13740 paths analyzed, 1968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.883ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.977ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.730 - 0.691)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txDV to ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y193.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/gmac/txRS_txDV
    D26.O2               net (fanout=2)        2.774   ftop/gbe0/gmac/gmac/txRS_txDV
    D26.OTCLK2           Tioock                0.708   gmii_tx_en
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (1.203ns logic, 2.774ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.923ns (Levels of Logic = 5)
  Clock Path Skew:      0.040ns (0.376 - 0.336)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y195.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
    SLICE_X96Y194.G1     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X98Y192.G4     net (fanout=17)       0.760   ftop/gbe0/gmac/gmac/N29
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW4
    SLICE_X98Y192.F1     net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW4/O
    SLICE_X98Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X109Y194.G3    net (fanout=8)        1.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X109Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X109Y195.F2    net (fanout=4)        0.634   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X109Y195.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.923ns (3.520ns logic, 4.403ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.851ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.344 - 0.336)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y195.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
    SLICE_X96Y194.G1     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X98Y192.G4     net (fanout=17)       0.760   ftop/gbe0/gmac/gmac/N29
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW4
    SLICE_X98Y192.F1     net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW4/O
    SLICE_X98Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X109Y194.G3    net (fanout=8)        1.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X109Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X104Y196.G3    net (fanout=4)        0.493   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X104Y196.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<18>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      7.851ns (3.589ns logic, 4.262ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.705ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.104 - 0.118)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X103Y135.G4    net (fanout=5)        0.603   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X103Y135.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y134.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y134.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X102Y131.F3    net (fanout=3)        0.277   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X102Y131.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y127.G3    net (fanout=7)        0.573   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y127.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X102Y135.G1    net (fanout=40)       1.594   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X102Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N14
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<38>_SW0
    SLICE_X102Y134.SR    net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N16
    SLICE_X102Y134.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (3.717ns logic, 3.988ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.715ns (Levels of Logic = 6)
  Clock Path Skew:      0.008ns (0.344 - 0.336)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y195.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
    SLICE_X96Y194.G1     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X98Y192.G4     net (fanout=17)       0.760   ftop/gbe0/gmac/gmac/N29
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW4
    SLICE_X98Y192.F1     net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW4/O
    SLICE_X98Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X103Y192.G2    net (fanout=8)        0.560   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y195.F1    net (fanout=9)        0.486   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y195.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X104Y196.F3    net (fanout=4)        0.326   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X104Y196.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.715ns (4.136ns logic, 3.579ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_outF/full_reg (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.660ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.637 - 0.678)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_outF/full_reg to ftop/gbe0/gmac/txfun_inF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y139.XQ    Tcko                  0.495   ftop/gbe0/gmac/txfun_outF_FULL_N
                                                       ftop/gbe0/gmac/txfun_outF/full_reg
    SLICE_X102Y131.G1    net (fanout=6)        0.860   ftop/gbe0/gmac/txfun_outF_FULL_N
    SLICE_X102Y131.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ_SW0
    SLICE_X102Y131.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/txfun_inF_DEQ_SW0/O
    SLICE_X102Y131.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y127.G3    net (fanout=7)        0.573   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y127.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X102Y135.G1    net (fanout=40)       1.594   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X102Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N14
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<38>_SW0
    SLICE_X102Y134.SR    net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N16
    SLICE_X102Y134.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                      7.660ns (3.377ns logic, 4.283ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.725ns (Levels of Logic = 5)
  Clock Path Skew:      0.040ns (0.376 - 0.336)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y195.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
    SLICE_X96Y194.G1     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X98Y192.G4     net (fanout=17)       0.760   ftop/gbe0/gmac/gmac/N29
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW4
    SLICE_X98Y192.F1     net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW4/O
    SLICE_X98Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X109Y194.G3    net (fanout=8)        1.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X109Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X109Y194.F1    net (fanout=4)        0.436   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X109Y194.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<29>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      7.725ns (3.520ns logic, 4.205ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_outF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.380ns (Levels of Logic = 3)
  Clock Path Skew:      -0.296ns (0.525 - 0.821)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_outF/empty_reg to ftop/gbe0/gmac/rxfun_outF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y173.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxfun_outF_EMPTY_N
                                                       ftop/gbe0/gmac/rxfun_outF/empty_reg
    SLICE_X109Y167.G4    net (fanout=5)        0.578   ftop/gbe0/gmac/rxfun_outF_EMPTY_N
    SLICE_X109Y167.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/empty_reg_and0000
                                                       ftop/gbe0/gmac/rxF_sENQ1
    SLICE_X110Y168.G4    net (fanout=54)       0.928   ftop/gbe0/gmac/rxfun_outF_DEQ
    SLICE_X110Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X96Y153.F1     net (fanout=40)       2.143   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X96Y153.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF/N64
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<16>_SW0
    SLICE_X96Y152.SR     net (fanout=1)        1.025   ftop/gbe0/gmac/rxfun_outF/N64
    SLICE_X96Y152.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<16>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.380ns (2.706ns logic, 4.674ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.515ns (Levels of Logic = 5)
  Clock Path Skew:      -0.145ns (0.352 - 0.497)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X103Y135.G4    net (fanout=5)        0.603   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X103Y135.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y134.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y134.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X102Y131.F3    net (fanout=3)        0.277   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X102Y131.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y127.G3    net (fanout=7)        0.573   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y127.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X105Y114.F2    net (fanout=40)       1.434   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X105Y114.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N66
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<15>_SW0
    SLICE_X105Y115.SR    net (fanout=1)        0.965   ftop/gbe0/gmac/txfun_inF/N66
    SLICE_X105Y115.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<15>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.515ns (3.663ns logic, 3.852ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.572ns (Levels of Logic = 5)
  Clock Path Skew:      -0.081ns (0.426 - 0.507)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y135.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X103Y135.F4    net (fanout=5)        0.398   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
    SLICE_X103Y135.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y134.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y134.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X102Y131.F3    net (fanout=3)        0.277   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X102Y131.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y127.G3    net (fanout=7)        0.573   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y127.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X102Y135.G1    net (fanout=40)       1.594   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X102Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N14
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<38>_SW0
    SLICE_X102Y134.SR    net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N16
    SLICE_X102Y134.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                      7.572ns (3.789ns logic, 3.783ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.628ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.641 - 0.661)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y195.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
    SLICE_X96Y194.G1     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/txRS_emitFCS_0_1
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X98Y192.G4     net (fanout=17)       0.760   ftop/gbe0/gmac/gmac/N29
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW4
    SLICE_X98Y192.F1     net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW4/O
    SLICE_X98Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X109Y194.G3    net (fanout=8)        1.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X109Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X108Y191.F2    net (fanout=4)        0.285   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X108Y191.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.628ns (3.574ns logic, 4.054ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_outF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.352ns (Levels of Logic = 3)
  Clock Path Skew:      -0.296ns (0.525 - 0.821)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_outF/empty_reg to ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y173.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxfun_outF_EMPTY_N
                                                       ftop/gbe0/gmac/rxfun_outF/empty_reg
    SLICE_X109Y167.G4    net (fanout=5)        0.578   ftop/gbe0/gmac/rxfun_outF_EMPTY_N
    SLICE_X109Y167.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/empty_reg_and0000
                                                       ftop/gbe0/gmac/rxF_sENQ1
    SLICE_X110Y168.G4    net (fanout=54)       0.928   ftop/gbe0/gmac/rxfun_outF_DEQ
    SLICE_X110Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X96Y153.G1     net (fanout=40)       2.148   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X96Y153.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N64
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<6>_SW0
    SLICE_X97Y152.SR     net (fanout=1)        0.977   ftop/gbe0/gmac/rxfun_outF/N6
    SLICE_X97Y152.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.352ns (2.721ns logic, 4.631ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.611ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.426 - 0.462)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_9 to ftop/gbe0/gmac/txfun_inF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_9
    SLICE_X103Y135.G1    net (fanout=5)        0.509   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
    SLICE_X103Y135.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y134.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y134.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X102Y131.F3    net (fanout=3)        0.277   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X102Y131.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y127.G3    net (fanout=7)        0.573   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y127.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X102Y135.G1    net (fanout=40)       1.594   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X102Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N14
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<38>_SW0
    SLICE_X102Y134.SR    net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N16
    SLICE_X102Y134.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                      7.611ns (3.717ns logic, 3.894ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.642ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_38 to ftop/gbe0/gmac/txfun_inF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y134.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    SLICE_X103Y134.F1    net (fanout=5)        0.468   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
    SLICE_X103Y134.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y134.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y134.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X102Y131.F3    net (fanout=3)        0.277   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X102Y131.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y127.G3    net (fanout=7)        0.573   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y127.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X102Y135.G1    net (fanout=40)       1.594   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X102Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N14
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<38>_SW0
    SLICE_X102Y134.SR    net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N16
    SLICE_X102Y134.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                      7.642ns (3.789ns logic, 3.853ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.636ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.652 - 0.649)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y188.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X96Y194.G3     net (fanout=4)        0.553   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X98Y192.G4     net (fanout=17)       0.760   ftop/gbe0/gmac/gmac/N29
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW4
    SLICE_X98Y192.F1     net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW4/O
    SLICE_X98Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X109Y194.G3    net (fanout=8)        1.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X109Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X109Y195.F2    net (fanout=4)        0.634   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X109Y195.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.636ns (3.517ns logic, 4.119ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.331ns (Levels of Logic = 4)
  Clock Path Skew:      -0.297ns (0.525 - 0.822)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y173.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X111Y172.G2    net (fanout=8)        0.510   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X111Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X111Y172.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X111Y172.X     Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y168.G3    net (fanout=7)        0.263   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X96Y153.F1     net (fanout=40)       2.143   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X96Y153.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF/N64
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<16>_SW0
    SLICE_X96Y152.SR     net (fanout=1)        1.025   ftop/gbe0/gmac/rxfun_outF/N64
    SLICE_X96Y152.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<16>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (3.369ns logic, 3.962ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.613ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.652 - 0.662)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y191.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X100Y197.G3    net (fanout=22)       0.661   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X100Y197.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X98Y192.G3     net (fanout=15)       0.554   ftop/gbe0/gmac/gmac/N38
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW4
    SLICE_X98Y192.F1     net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW4/O
    SLICE_X98Y192.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X109Y194.G3    net (fanout=8)        1.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X109Y194.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X109Y195.F2    net (fanout=4)        0.634   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X109Y195.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.613ns (3.592ns logic, 4.021ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.395ns (Levels of Logic = 3)
  Clock Path Skew:      -0.227ns (0.275 - 0.502)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxF/sNotFullReg to ftop/gbe0/gmac/rxfun_outF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y160.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxF/sNotFullReg
    SLICE_X109Y167.G2    net (fanout=1)        0.567   ftop/gbe0/gmac/rxF_sFULL_N
    SLICE_X109Y167.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/empty_reg_and0000
                                                       ftop/gbe0/gmac/rxF_sENQ1
    SLICE_X110Y168.G4    net (fanout=54)       0.928   ftop/gbe0/gmac/rxfun_outF_DEQ
    SLICE_X110Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X96Y153.F1     net (fanout=40)       2.143   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X96Y153.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF/N64
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<16>_SW0
    SLICE_X96Y152.SR     net (fanout=1)        1.025   ftop/gbe0/gmac/rxfun_outF/N64
    SLICE_X96Y152.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<16>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.395ns (2.732ns logic, 4.663ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.602ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.104 - 0.118)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_29 to ftop/gbe0/gmac/txfun_inF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y132.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_29
    SLICE_X103Y134.G2    net (fanout=5)        0.428   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
    SLICE_X103Y134.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y134.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y134.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X102Y131.F3    net (fanout=3)        0.277   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X102Y131.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y127.G3    net (fanout=7)        0.573   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y127.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X102Y135.G1    net (fanout=40)       1.594   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X102Y135.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N14
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<38>_SW0
    SLICE_X102Y134.SR    net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N16
    SLICE_X102Y134.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                      7.602ns (3.789ns logic, 3.813ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.479ns (Levels of Logic = 5)
  Clock Path Skew:      -0.135ns (0.362 - 0.497)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X103Y135.G4    net (fanout=5)        0.603   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X103Y135.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y134.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y134.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X102Y131.F3    net (fanout=3)        0.277   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X102Y131.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y127.G3    net (fanout=7)        0.573   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y127.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X106Y130.G1    net (fanout=40)       1.344   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X106Y130.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N78
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<10>_SW0
    SLICE_X107Y131.SR    net (fanout=1)        0.965   ftop/gbe0/gmac/txfun_inF/N76
    SLICE_X107Y131.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<10>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      7.479ns (3.717ns logic, 3.762ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.172ns (0.820 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_37 to ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y168.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_37
    SLICE_X106Y167.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
    SLICE_X106Y167.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<37>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.172ns (0.820 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_37 to ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y168.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_37
    SLICE_X106Y167.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
    SLICE_X106Y167.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<37>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_23 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.511 - 0.432)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_23 to ftop/gbe0/gmac/rxF/Mram_fifoMem24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y170.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<23>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_23
    SLICE_X108Y171.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<23>
    SLICE_X108Y171.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<23>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_23 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.511 - 0.432)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_23 to ftop/gbe0/gmac/rxF/Mram_fifoMem24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y170.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<23>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_23
    SLICE_X108Y171.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<23>
    SLICE_X108Y171.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<23>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.435 - 0.363)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_31 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y183.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_31
    SLICE_X110Y183.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
    SLICE_X110Y183.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.347ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.435 - 0.363)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_31 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y183.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_31
    SLICE_X110Y183.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
    SLICE_X110Y183.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.348ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_15 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.430 - 0.386)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_15 to ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y188.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<15>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_15
    SLICE_X108Y189.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<15>
    SLICE_X108Y189.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<15>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.347ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_15 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.430 - 0.386)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_15 to ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y188.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<15>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_15
    SLICE_X108Y189.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<15>
    SLICE_X108Y189.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<15>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.348ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_29 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.515 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_29 to ftop/gbe0/gmac/rxfun_outF/data1_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y166.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<29>
                                                       ftop/gbe0/gmac/rxfun_sr_29
    SLICE_X111Y167.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxfun_sr<29>
    SLICE_X111Y167.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<9>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_7 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.349 - 0.282)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_7 to ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y154.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_7
    SLICE_X98Y155.BY     net (fanout=2)        0.356   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
    SLICE_X98Y155.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.347ns logic, 0.356ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.637ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_7 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.349 - 0.282)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_7 to ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y154.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_7
    SLICE_X98Y155.BY     net (fanout=2)        0.356   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
    SLICE_X98Y155.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.348ns logic, 0.356ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_20 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.804 - 0.704)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_20 to ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y171.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<20>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_20
    SLICE_X110Y165.BY    net (fanout=2)        0.478   ftop/gbe0/gmac/rxfun_outF_D_OUT<20>
    SLICE_X110Y165.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<20>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.767ns (0.289ns logic, 0.478ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.668ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_20 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.804 - 0.704)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_20 to ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y171.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<20>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_20
    SLICE_X110Y165.BY    net (fanout=2)        0.478   ftop/gbe0/gmac/rxfun_outF_D_OUT<20>
    SLICE_X110Y165.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<20>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.290ns logic, 0.478ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.447 - 0.368)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_25 to ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y185.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_25
    SLICE_X110Y180.BY    net (fanout=2)        0.509   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
    SLICE_X110Y180.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<25>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.289ns logic, 0.509ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.447 - 0.368)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_25 to ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y185.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_25
    SLICE_X110Y180.BY    net (fanout=2)        0.509   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
    SLICE_X110Y180.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<25>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.290ns logic, 0.509ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.857ns (Levels of Logic = 1)
  Clock Path Skew:      0.135ns (0.501 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_21 to ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y174.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<21>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_21
    SLICE_X108Y172.BY    net (fanout=2)        0.510   ftop/gbe0/gmac/rxfun_outF_D_OUT<21>
    SLICE_X108Y172.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<21>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.347ns logic, 0.510ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.858ns (Levels of Logic = 1)
  Clock Path Skew:      0.135ns (0.501 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_21 to ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y174.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<21>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_21
    SLICE_X108Y172.BY    net (fanout=2)        0.510   ftop/gbe0/gmac/rxfun_outF_D_OUT<21>
    SLICE_X108Y172.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<21>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.858ns (0.348ns logic, 0.510ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.019 - 0.007)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y182.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X111Y181.BX    net (fanout=1)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X111Y181.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.042 - 0.029)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_3 to ftop/gbe0/gmac/txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y94.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_3
    SLICE_X105Y97.BX     net (fanout=1)        0.284   ftop/gbe0/gmac/txF/dSyncReg1<3>
    SLICE_X105Y97.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.479ns logic, 0.284ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.824ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.335 - 0.265)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y191.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X95Y191.BX     net (fanout=5)        0.343   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X95Y191.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.824ns (0.481ns logic, 0.343ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X82Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X82Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X82Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X82Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X80Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X80Y178.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3/SR
  Location pin: SLICE_X108Y187.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3/SR
  Location pin: SLICE_X108Y187.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_2/SR
  Location pin: SLICE_X108Y187.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_2/SR
  Location pin: SLICE_X108Y187.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3/SR
  Location pin: SLICE_X82Y182.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3/SR
  Location pin: SLICE_X82Y182.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_2/SR
  Location pin: SLICE_X82Y182.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_2/SR
  Location pin: SLICE_X82Y182.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/sSyncReg/SR
  Location pin: SLICE_X112Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/sSyncReg/SR
  Location pin: SLICE_X112Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txOper/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txOper/dSyncReg1/SR
  Location pin: SLICE_X92Y186.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txOper/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txOper/dSyncReg1/SR
  Location pin: SLICE_X92Y186.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txOper_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txOper/dSyncReg2/SR
  Location pin: SLICE_X92Y185.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txOper_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txOper/dSyncReg2/SR
  Location pin: SLICE_X92Y185.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.617ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.639ns (Levels of Logic = 5)
  Clock Path Skew:      0.022ns (0.318 - 0.296)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y182.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X92Y180.G2     net (fanout=3)        0.420   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X92Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X94Y182.G2     net (fanout=1)        0.360   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X94Y182.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X94Y182.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X94Y182.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X104Y178.G2    net (fanout=15)       1.270   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X104Y178.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X104Y178.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X104Y178.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X103Y180.CE    net (fanout=1)        0.718   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X103Y180.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.639ns (3.801ns logic, 2.838ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.302 - 0.388)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y181.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X93Y183.F3     net (fanout=20)       1.216   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.G4     net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X91Y175.G4     net (fanout=11)       1.869   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X91Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X98Y177.BY     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X98Y177.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.464ns (2.188ns logic, 4.276ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.463ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.302 - 0.388)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y181.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X93Y183.F3     net (fanout=20)       1.216   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.G4     net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X91Y175.G4     net (fanout=11)       1.869   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X91Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X98Y177.BY     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X98Y177.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.463ns (2.187ns logic, 4.276ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.535ns (Levels of Logic = 5)
  Clock Path Skew:      0.022ns (0.318 - 0.296)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y182.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X92Y180.G4     net (fanout=4)        0.391   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X92Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X94Y182.G2     net (fanout=1)        0.360   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X94Y182.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X94Y182.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X94Y182.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X104Y178.G2    net (fanout=15)       1.270   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X104Y178.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X104Y178.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X104Y178.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X103Y180.CE    net (fanout=1)        0.718   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X103Y180.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.535ns (3.726ns logic, 2.809ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.493ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.302 - 0.319)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y182.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X93Y183.G4     net (fanout=2)        0.662   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X93Y183.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X93Y183.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.G4     net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X91Y175.G4     net (fanout=11)       1.869   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X91Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X98Y177.BY     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X98Y177.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.493ns (2.749ns logic, 3.744ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.492ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.302 - 0.319)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y182.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X93Y183.G4     net (fanout=2)        0.662   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X93Y183.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X93Y183.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.G4     net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X91Y175.G4     net (fanout=11)       1.869   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X91Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X98Y177.BY     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X98Y177.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.492ns (2.748ns logic, 3.744ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.508ns (Levels of Logic = 5)
  Clock Path Skew:      0.006ns (0.302 - 0.296)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y182.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X93Y183.G1     net (fanout=4)        0.680   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X93Y183.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X93Y183.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.G4     net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X91Y175.G4     net (fanout=11)       1.869   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X91Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X98Y177.BY     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X98Y177.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.508ns (2.746ns logic, 3.762ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.507ns (Levels of Logic = 5)
  Clock Path Skew:      0.006ns (0.302 - 0.296)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y182.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X93Y183.G1     net (fanout=4)        0.680   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X93Y183.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X93Y183.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.G4     net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X91Y175.G4     net (fanout=11)       1.869   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X91Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X98Y177.BY     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X98Y177.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.507ns (2.745ns logic, 3.762ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.471ns (Levels of Logic = 4)
  Clock Path Skew:      0.022ns (0.318 - 0.296)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y182.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_5
    SLICE_X95Y183.F3     net (fanout=3)        1.045   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
    SLICE_X95Y183.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X94Y182.F1     net (fanout=1)        0.373   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X94Y182.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X104Y178.G2    net (fanout=15)       1.270   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X104Y178.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X104Y178.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X104Y178.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X103Y180.CE    net (fanout=1)        0.718   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X103Y180.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.471ns (3.030ns logic, 3.441ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.287ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.302 - 0.388)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y181.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X93Y183.F3     net (fanout=20)       1.216   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.G4     net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X91Y175.F2     net (fanout=11)       1.691   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X91Y175.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>1
    SLICE_X98Y176.BY     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X98Y176.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.287ns (2.189ns logic, 4.098ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.286ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.302 - 0.388)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y181.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X93Y183.F3     net (fanout=20)       1.216   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.G4     net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X91Y175.F2     net (fanout=11)       1.691   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X91Y175.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>1
    SLICE_X98Y176.BY     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X98Y176.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.286ns (2.188ns logic, 4.098ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.207ns (Levels of Logic = 3)
  Clock Path Skew:      -0.146ns (0.621 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_4 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_4
    SLICE_X106Y168.F3    net (fanout=2)        1.627   ftop/gbe0/gmac/gmac/rxRS_rxData<4>
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X107Y171.F2    net (fanout=1)        0.331   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X107Y171.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X107Y179.F1    net (fanout=2)        1.031   ftop/gbe0/gmac/gmac/N30
    SLICE_X107Y179.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y180.CE    net (fanout=2)        0.742   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y180.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.207ns (2.476ns logic, 3.731ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.207ns (Levels of Logic = 3)
  Clock Path Skew:      -0.146ns (0.621 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_4 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_4
    SLICE_X106Y168.F3    net (fanout=2)        1.627   ftop/gbe0/gmac/gmac/rxRS_rxData<4>
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X107Y171.F2    net (fanout=1)        0.331   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X107Y171.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X107Y179.F1    net (fanout=2)        1.031   ftop/gbe0/gmac/gmac/N30
    SLICE_X107Y179.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y181.CE    net (fanout=2)        0.742   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y181.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.207ns (2.476ns logic, 3.731ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.207ns (Levels of Logic = 3)
  Clock Path Skew:      -0.146ns (0.621 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_4 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_4
    SLICE_X106Y168.F3    net (fanout=2)        1.627   ftop/gbe0/gmac/gmac/rxRS_rxData<4>
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X107Y171.F2    net (fanout=1)        0.331   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X107Y171.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X107Y179.F1    net (fanout=2)        1.031   ftop/gbe0/gmac/gmac/N30
    SLICE_X107Y179.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y180.CE    net (fanout=2)        0.742   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y180.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.207ns (2.476ns logic, 3.731ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.207ns (Levels of Logic = 3)
  Clock Path Skew:      -0.146ns (0.621 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_4 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_4
    SLICE_X106Y168.F3    net (fanout=2)        1.627   ftop/gbe0/gmac/gmac/rxRS_rxData<4>
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X107Y171.F2    net (fanout=1)        0.331   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X107Y171.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X107Y179.F1    net (fanout=2)        1.031   ftop/gbe0/gmac/gmac/N30
    SLICE_X107Y179.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y181.CE    net (fanout=2)        0.742   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y181.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.207ns (2.476ns logic, 3.731ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.316ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.302 - 0.319)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y182.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X93Y183.G4     net (fanout=2)        0.662   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X93Y183.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X93Y183.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.G4     net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X91Y175.F2     net (fanout=11)       1.691   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X91Y175.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>1
    SLICE_X98Y176.BY     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X98Y176.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.316ns (2.750ns logic, 3.566ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.315ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.302 - 0.319)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y182.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X93Y183.G4     net (fanout=2)        0.662   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X93Y183.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X93Y183.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.G4     net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X91Y175.F2     net (fanout=11)       1.691   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X91Y175.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>1
    SLICE_X98Y176.BY     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X98Y176.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.315ns (2.749ns logic, 3.566ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.331ns (Levels of Logic = 5)
  Clock Path Skew:      0.006ns (0.302 - 0.296)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y182.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X93Y183.G1     net (fanout=4)        0.680   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X93Y183.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X93Y183.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.G4     net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X91Y175.F2     net (fanout=11)       1.691   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X91Y175.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>1
    SLICE_X98Y176.BY     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X98Y176.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.331ns (2.747ns logic, 3.584ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.330ns (Levels of Logic = 5)
  Clock Path Skew:      0.006ns (0.302 - 0.296)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y182.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X93Y183.G1     net (fanout=4)        0.680   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X93Y183.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X93Y183.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X93Y183.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.G4     net (fanout=2)        0.354   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X94Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X91Y175.F2     net (fanout=11)       1.691   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X91Y175.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>1
    SLICE_X98Y176.BY     net (fanout=1)        0.837   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X98Y176.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.330ns (2.746ns logic, 3.584ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.211ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.349 - 0.388)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y181.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y179.G2    net (fanout=20)       0.967   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X107Y171.G4    net (fanout=25)       0.524   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X107Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X107Y171.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X107Y171.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X107Y179.F1    net (fanout=2)        1.031   ftop/gbe0/gmac/gmac/N30
    SLICE_X107Y179.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y180.CE    net (fanout=2)        0.742   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y180.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.211ns (2.925ns logic, 3.286ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.713ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (0.585 - 0.491)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y173.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X83Y172.BX     net (fanout=2)        0.349   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X83Y172.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.458ns logic, 0.349ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.313 - 0.258)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y180.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X94Y180.BX     net (fanout=2)        0.301   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X94Y180.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.498ns logic, 0.301ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y184.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X95Y185.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X95Y185.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.281 - 0.221)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y174.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X80Y174.BX     net (fanout=2)        0.324   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X80Y174.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.498ns logic, 0.324ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (0.585 - 0.491)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y173.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_10
    SLICE_X83Y172.BY     net (fanout=2)        0.359   ftop/gbe0/gmac/gmac/rxRS_rxPipe<10>
    SLICE_X83Y172.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.541ns logic, 0.359ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.859ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.373 - 0.338)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y187.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X102Y187.BY    net (fanout=6)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X102Y187.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.859ns (0.533ns logic, 0.326ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.313 - 0.258)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y180.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_34
    SLICE_X94Y180.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<34>
    SLICE_X94Y180.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.556ns logic, 0.326ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.030 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y172.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X82Y173.BX     net (fanout=2)        0.334   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X82Y173.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.498ns logic, 0.334ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y185.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X100Y184.BX    net (fanout=1)        0.333   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X100Y184.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.498ns logic, 0.333ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y172.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X80Y173.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X80Y173.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.519ns logic, 0.318ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.835ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.012 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y178.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    SLICE_X88Y179.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
    SLICE_X88Y179.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.519ns logic, 0.318ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (0.581 - 0.488)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y174.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_12
    SLICE_X83Y174.BY     net (fanout=2)        0.389   ftop/gbe0/gmac/gmac/rxRS_rxPipe<12>
    SLICE_X83Y174.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.541ns logic, 0.389ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.947ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (0.581 - 0.488)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y174.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X83Y174.BX     net (fanout=2)        0.489   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X83Y174.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.947ns (0.458ns logic, 0.489ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y184.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X95Y185.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X95Y185.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.865ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.010 - 0.009)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y186.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X104Y187.BX    net (fanout=4)        0.347   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X104Y187.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.519ns logic, 0.347ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y185.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X100Y184.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X100Y184.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.281 - 0.221)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y174.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    SLICE_X80Y175.BY     net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxPipe<22>
    SLICE_X80Y175.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.614ns logic, 0.328ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.005ns (Levels of Logic = 0)
  Clock Path Skew:      0.114ns (0.605 - 0.491)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y172.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X80Y172.BX     net (fanout=2)        0.507   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X80Y172.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      1.005ns (0.498ns logic, 0.507ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.021 - 0.018)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y179.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X93Y179.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X93Y179.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.276 - 0.258)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_6 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y176.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_6
    SLICE_X88Y177.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<6>
    SLICE_X88Y177.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_14
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.614ns logic, 0.326ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X100Y184.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X100Y184.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X100Y184.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X100Y184.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X102Y187.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X102Y187.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X102Y187.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X102Y187.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X104Y187.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X104Y187.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X104Y187.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X104Y187.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X110Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X110Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X92Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X92Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X104Y186.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X104Y186.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X104Y186.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X104Y186.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.533ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.825ns (Levels of Logic = 0)
  Clock Path Skew:      -4.708ns (-1.399 - 3.309)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y55.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X74Y49.SR      net (fanout=3)        0.796   ftop/clkN210/rstInD
    SLICE_X74Y49.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.825ns (1.029ns logic, 0.796ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.404ns (Levels of Logic = 0)
  Clock Path Skew:      -3.284ns (-0.636 - 2.648)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y55.YQ      Tcko                  0.477   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X74Y49.SR      net (fanout=3)        0.637   ftop/clkN210/rstInD
    SLICE_X74Y49.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.404ns (0.767ns logic, 0.637ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X74Y49.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X74Y49.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X74Y49.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2661431 paths analyzed, 48866 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.479ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.193ns (Levels of Logic = 10)
  Clock Path Skew:      -0.286ns (0.198 - 0.484)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y159.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_0
    SLICE_X40Y158.G2     net (fanout=5)        0.990   ftop/edp0/bram_serverAdapterB_2_cnt<0>
    SLICE_X40Y158.Y      Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d16451
    SLICE_X40Y152.F3     net (fanout=2)        0.725   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1645
    SLICE_X40Y152.X      Tilo                  0.601   ftop/edp0/N355
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X40Y146.G1     net (fanout=1)        0.867   ftop/edp0/N355
    SLICE_X40Y146.Y      Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X39Y146.G3     net (fanout=3)        0.697   ftop/edp0/N175
    SLICE_X39Y146.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X39Y146.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X39Y146.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X38Y151.F1     net (fanout=99)       0.985   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X38Y151.X      Tilo                  0.601   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X39Y144.G3     net (fanout=5)        0.496   ftop/edp0/N211
    SLICE_X39Y144.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y144.F3     net (fanout=13)       0.033   ftop/edp0/N369
    SLICE_X39Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.G2      net (fanout=27)       3.377   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/bram_memory_2_WEB1
    SLICE_X28Y121.G3     net (fanout=1)        0.825   ftop/edp0/bram_memory_2_WEB
    SLICE_X28Y121.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y18.WEB3    net (fanout=16)       3.133   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y18.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.193ns (7.044ns logic, 12.149ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.186ns (Levels of Logic = 10)
  Clock Path Skew:      -0.286ns (0.198 - 0.484)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_2 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y158.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_2
    SLICE_X40Y158.G4     net (fanout=3)        0.983   ftop/edp0/bram_serverAdapterB_2_cnt<2>
    SLICE_X40Y158.Y      Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d16451
    SLICE_X40Y152.F3     net (fanout=2)        0.725   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1645
    SLICE_X40Y152.X      Tilo                  0.601   ftop/edp0/N355
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X40Y146.G1     net (fanout=1)        0.867   ftop/edp0/N355
    SLICE_X40Y146.Y      Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X39Y146.G3     net (fanout=3)        0.697   ftop/edp0/N175
    SLICE_X39Y146.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X39Y146.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X39Y146.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X38Y151.F1     net (fanout=99)       0.985   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X38Y151.X      Tilo                  0.601   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X39Y144.G3     net (fanout=5)        0.496   ftop/edp0/N211
    SLICE_X39Y144.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y144.F3     net (fanout=13)       0.033   ftop/edp0/N369
    SLICE_X39Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.G2      net (fanout=27)       3.377   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/bram_memory_2_WEB1
    SLICE_X28Y121.G3     net (fanout=1)        0.825   ftop/edp0/bram_memory_2_WEB
    SLICE_X28Y121.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y18.WEB3    net (fanout=16)       3.133   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y18.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.186ns (7.044ns logic, 12.142ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.968ns (Levels of Logic = 10)
  Clock Path Skew:      -0.286ns (0.198 - 0.484)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y159.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_0
    SLICE_X40Y158.G2     net (fanout=5)        0.990   ftop/edp0/bram_serverAdapterB_2_cnt<0>
    SLICE_X40Y158.Y      Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d16451
    SLICE_X40Y152.F3     net (fanout=2)        0.725   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1645
    SLICE_X40Y152.X      Tilo                  0.601   ftop/edp0/N355
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X40Y146.G1     net (fanout=1)        0.867   ftop/edp0/N355
    SLICE_X40Y146.Y      Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X39Y146.G3     net (fanout=3)        0.697   ftop/edp0/N175
    SLICE_X39Y146.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X39Y146.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X39Y146.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X38Y151.F1     net (fanout=99)       0.985   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X38Y151.X      Tilo                  0.601   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X39Y144.G3     net (fanout=5)        0.496   ftop/edp0/N211
    SLICE_X39Y144.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y144.F3     net (fanout=13)       0.033   ftop/edp0/N369
    SLICE_X39Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.G2      net (fanout=27)       3.377   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/bram_memory_2_WEB1
    SLICE_X28Y121.G3     net (fanout=1)        0.825   ftop/edp0/bram_memory_2_WEB
    SLICE_X28Y121.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y18.WEB0    net (fanout=16)       2.908   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y18.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.968ns (7.044ns logic, 11.924ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.968ns (Levels of Logic = 10)
  Clock Path Skew:      -0.286ns (0.198 - 0.484)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y159.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_0
    SLICE_X40Y158.G2     net (fanout=5)        0.990   ftop/edp0/bram_serverAdapterB_2_cnt<0>
    SLICE_X40Y158.Y      Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d16451
    SLICE_X40Y152.F3     net (fanout=2)        0.725   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1645
    SLICE_X40Y152.X      Tilo                  0.601   ftop/edp0/N355
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X40Y146.G1     net (fanout=1)        0.867   ftop/edp0/N355
    SLICE_X40Y146.Y      Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X39Y146.G3     net (fanout=3)        0.697   ftop/edp0/N175
    SLICE_X39Y146.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X39Y146.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X39Y146.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X38Y151.F1     net (fanout=99)       0.985   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X38Y151.X      Tilo                  0.601   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X39Y144.G3     net (fanout=5)        0.496   ftop/edp0/N211
    SLICE_X39Y144.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y144.F3     net (fanout=13)       0.033   ftop/edp0/N369
    SLICE_X39Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.G2      net (fanout=27)       3.377   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/bram_memory_2_WEB1
    SLICE_X28Y121.G3     net (fanout=1)        0.825   ftop/edp0/bram_memory_2_WEB
    SLICE_X28Y121.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y18.WEB1    net (fanout=16)       2.908   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y18.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.968ns (7.044ns logic, 11.924ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.961ns (Levels of Logic = 10)
  Clock Path Skew:      -0.286ns (0.198 - 0.484)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_2 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y158.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_2
    SLICE_X40Y158.G4     net (fanout=3)        0.983   ftop/edp0/bram_serverAdapterB_2_cnt<2>
    SLICE_X40Y158.Y      Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d16451
    SLICE_X40Y152.F3     net (fanout=2)        0.725   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1645
    SLICE_X40Y152.X      Tilo                  0.601   ftop/edp0/N355
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X40Y146.G1     net (fanout=1)        0.867   ftop/edp0/N355
    SLICE_X40Y146.Y      Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X39Y146.G3     net (fanout=3)        0.697   ftop/edp0/N175
    SLICE_X39Y146.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X39Y146.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X39Y146.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X38Y151.F1     net (fanout=99)       0.985   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X38Y151.X      Tilo                  0.601   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X39Y144.G3     net (fanout=5)        0.496   ftop/edp0/N211
    SLICE_X39Y144.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y144.F3     net (fanout=13)       0.033   ftop/edp0/N369
    SLICE_X39Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.G2      net (fanout=27)       3.377   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/bram_memory_2_WEB1
    SLICE_X28Y121.G3     net (fanout=1)        0.825   ftop/edp0/bram_memory_2_WEB
    SLICE_X28Y121.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y18.WEB0    net (fanout=16)       2.908   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y18.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.961ns (7.044ns logic, 11.917ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.961ns (Levels of Logic = 10)
  Clock Path Skew:      -0.286ns (0.198 - 0.484)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_2 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y158.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_2
    SLICE_X40Y158.G4     net (fanout=3)        0.983   ftop/edp0/bram_serverAdapterB_2_cnt<2>
    SLICE_X40Y158.Y      Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d16451
    SLICE_X40Y152.F3     net (fanout=2)        0.725   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1645
    SLICE_X40Y152.X      Tilo                  0.601   ftop/edp0/N355
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X40Y146.G1     net (fanout=1)        0.867   ftop/edp0/N355
    SLICE_X40Y146.Y      Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X39Y146.G3     net (fanout=3)        0.697   ftop/edp0/N175
    SLICE_X39Y146.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X39Y146.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X39Y146.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X38Y151.F1     net (fanout=99)       0.985   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X38Y151.X      Tilo                  0.601   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X39Y144.G3     net (fanout=5)        0.496   ftop/edp0/N211
    SLICE_X39Y144.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y144.F3     net (fanout=13)       0.033   ftop/edp0/N369
    SLICE_X39Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.G2      net (fanout=27)       3.377   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/bram_memory_2_WEB1
    SLICE_X28Y121.G3     net (fanout=1)        0.825   ftop/edp0/bram_memory_2_WEB
    SLICE_X28Y121.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y18.WEB1    net (fanout=16)       2.908   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y18.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.961ns (7.044ns logic, 11.917ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/wmi_wmi_peerIsReady (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.737ns (Levels of Logic = 8)
  Clock Path Skew:      -0.385ns (0.449 - 0.834)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/wmi_wmi_peerIsReady to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y179.YQ     Tcko                  0.524   ftop/edp0/wmi_wmi_peerIsReady
                                                       ftop/edp0/wmi_wmi_peerIsReady
    SLICE_X38Y146.G1     net (fanout=6)        2.812   ftop/edp0/wmi_wmi_peerIsReady
    SLICE_X38Y146.Y      Tilo                  0.616   ftop/edp0/N433
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadResp31
    SLICE_X40Y146.F1     net (fanout=8)        1.317   ftop/edp0/N101
    SLICE_X40Y146.X      Tilo                  0.601   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X38Y151.G1     net (fanout=105)      0.773   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X38Y151.Y      Tilo                  0.616   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X38Y151.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0/O
    SLICE_X38Y151.X      Tilo                  0.601   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X39Y144.G3     net (fanout=5)        0.496   ftop/edp0/N211
    SLICE_X39Y144.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y144.F3     net (fanout=13)       0.033   ftop/edp0/N369
    SLICE_X39Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.G2      net (fanout=27)       3.377   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/bram_memory_2_WEB1
    SLICE_X28Y121.G3     net (fanout=1)        0.825   ftop/edp0/bram_memory_2_WEB
    SLICE_X28Y121.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y18.WEB3    net (fanout=16)       3.133   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y18.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.737ns (5.950ns logic, 12.787ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_3/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.789ns (Levels of Logic = 6)
  Clock Path Skew:      -0.290ns (0.553 - 0.843)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_cnt_0 to ftop/edp0/bram_memory_3/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y153.YQ     Tcko                  0.524   ftop/edp0/bram_serverAdapterA_cnt<1>
                                                       ftop/edp0/bram_serverAdapterA_cnt_0
    SLICE_X37Y160.F2     net (fanout=4)        0.890   ftop/edp0/bram_serverAdapterA_cnt<0>
    SLICE_X37Y160.X      Tilo                  0.562   ftop/edp0/bram_serverAdapterA_cnt_6_SLT_3___d2515
                                                       ftop/edp0/bram_serverAdapterA_cnt_6_SLT_3___d25151
    SLICE_X30Y174.G3     net (fanout=3)        0.842   ftop/edp0/bram_serverAdapterA_cnt_6_SLT_3___d2515
    SLICE_X30Y174.X      Tif5x                 0.853   ftop/edp0/CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7
                                                       ftop/edp0/Mmux_CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7_4
                                                       ftop/edp0/Mmux_CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7_2_f5
    SLICE_X30Y170.G1     net (fanout=1)        0.335   ftop/edp0/CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7
    SLICE_X30Y170.Y      Tilo                  0.616   ftop/edp0/MUX_bram_memory_a_put_1__SEL_1
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_writeReq1
    SLICE_X27Y122.F2     net (fanout=45)       2.754   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_writeReq
    SLICE_X27Y122.X      Tilo                  0.562   ftop/edp0/MUX_bram_memory_3_a_put_1__SEL_1
                                                       ftop/edp0/MUX_bram_memory_3_a_put_1__SEL_11
    SLICE_X28Y179.G2     net (fanout=28)       4.647   ftop/edp0/MUX_bram_memory_3_a_put_1__SEL_1
    SLICE_X28Y179.Y      Tilo                  0.616   ftop/edp0/N108
                                                       ftop/edp0/bram_memory_3_ADDRA<10>_SW0
    SLICE_X29Y144.G1     net (fanout=1)        1.418   ftop/edp0/N961
    SLICE_X29Y144.Y      Tilo                  0.561   ftop/edp0/bram_memory_ADDRA<10>
                                                       ftop/edp0/bram_memory_3_ADDRA<10>
    RAMB16_X1Y11.ADDRA13 net (fanout=4)        3.209   ftop/edp0/bram_memory_3_ADDRA<10>
    RAMB16_X1Y11.CLKA    Trcck_ADDRA           0.400   ftop/edp0/bram_memory_3/Mram_RAM4
                                                       ftop/edp0/bram_memory_3/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.789ns (4.694ns logic, 14.095ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.739ns (Levels of Logic = 10)
  Clock Path Skew:      -0.286ns (0.198 - 0.484)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y159.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_0
    SLICE_X40Y158.G2     net (fanout=5)        0.990   ftop/edp0/bram_serverAdapterB_2_cnt<0>
    SLICE_X40Y158.Y      Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d16451
    SLICE_X40Y152.F3     net (fanout=2)        0.725   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1645
    SLICE_X40Y152.X      Tilo                  0.601   ftop/edp0/N355
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X40Y146.G1     net (fanout=1)        0.867   ftop/edp0/N355
    SLICE_X40Y146.Y      Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X39Y146.G3     net (fanout=3)        0.697   ftop/edp0/N175
    SLICE_X39Y146.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X39Y146.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X39Y146.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X38Y151.F1     net (fanout=99)       0.985   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X38Y151.X      Tilo                  0.601   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X39Y144.G3     net (fanout=5)        0.496   ftop/edp0/N211
    SLICE_X39Y144.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y144.F3     net (fanout=13)       0.033   ftop/edp0/N369
    SLICE_X39Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.G2      net (fanout=27)       3.377   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/bram_memory_2_WEB1
    SLICE_X28Y121.G3     net (fanout=1)        0.825   ftop/edp0/bram_memory_2_WEB
    SLICE_X28Y121.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y17.WEB3    net (fanout=16)       2.679   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y17.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM3
                                                       ftop/edp0/bram_memory_2/Mram_RAM3
    -------------------------------------------------  ---------------------------
    Total                                     18.739ns (7.044ns logic, 11.695ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.733ns (Levels of Logic = 10)
  Clock Path Skew:      -0.286ns (0.198 - 0.484)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y159.XQ     Tcko                  0.521   ftop/edp0/bram_serverAdapterB_2_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_1
    SLICE_X40Y158.G1     net (fanout=4)        0.504   ftop/edp0/bram_serverAdapterB_2_cnt<1>
    SLICE_X40Y158.Y      Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d16451
    SLICE_X40Y152.F3     net (fanout=2)        0.725   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1645
    SLICE_X40Y152.X      Tilo                  0.601   ftop/edp0/N355
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X40Y146.G1     net (fanout=1)        0.867   ftop/edp0/N355
    SLICE_X40Y146.Y      Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X39Y146.G3     net (fanout=3)        0.697   ftop/edp0/N175
    SLICE_X39Y146.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X39Y146.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X39Y146.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X38Y151.F1     net (fanout=99)       0.985   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X38Y151.X      Tilo                  0.601   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X39Y144.G3     net (fanout=5)        0.496   ftop/edp0/N211
    SLICE_X39Y144.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y144.F3     net (fanout=13)       0.033   ftop/edp0/N369
    SLICE_X39Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.G2      net (fanout=27)       3.377   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/bram_memory_2_WEB1
    SLICE_X28Y121.G3     net (fanout=1)        0.825   ftop/edp0/bram_memory_2_WEB
    SLICE_X28Y121.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y18.WEB3    net (fanout=16)       3.133   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y18.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.733ns (7.070ns logic, 11.663ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.732ns (Levels of Logic = 10)
  Clock Path Skew:      -0.286ns (0.198 - 0.484)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_2 to ftop/edp0/bram_memory_2/Mram_RAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y158.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_2
    SLICE_X40Y158.G4     net (fanout=3)        0.983   ftop/edp0/bram_serverAdapterB_2_cnt<2>
    SLICE_X40Y158.Y      Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d16451
    SLICE_X40Y152.F3     net (fanout=2)        0.725   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1645
    SLICE_X40Y152.X      Tilo                  0.601   ftop/edp0/N355
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X40Y146.G1     net (fanout=1)        0.867   ftop/edp0/N355
    SLICE_X40Y146.Y      Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X39Y146.G3     net (fanout=3)        0.697   ftop/edp0/N175
    SLICE_X39Y146.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X39Y146.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X39Y146.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X38Y151.F1     net (fanout=99)       0.985   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X38Y151.X      Tilo                  0.601   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X39Y144.G3     net (fanout=5)        0.496   ftop/edp0/N211
    SLICE_X39Y144.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y144.F3     net (fanout=13)       0.033   ftop/edp0/N369
    SLICE_X39Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.G2      net (fanout=27)       3.377   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/bram_memory_2_WEB1
    SLICE_X28Y121.G3     net (fanout=1)        0.825   ftop/edp0/bram_memory_2_WEB
    SLICE_X28Y121.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y17.WEB3    net (fanout=16)       2.679   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y17.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM3
                                                       ftop/edp0/bram_memory_2/Mram_RAM3
    -------------------------------------------------  ---------------------------
    Total                                     18.732ns (7.044ns logic, 11.688ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_3/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.705ns (Levels of Logic = 6)
  Clock Path Skew:      -0.290ns (0.553 - 0.843)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_cnt_2 to ftop/edp0/bram_memory_3/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y152.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterA_cnt<2>
                                                       ftop/edp0/bram_serverAdapterA_cnt_2
    SLICE_X37Y160.F1     net (fanout=2)        0.835   ftop/edp0/bram_serverAdapterA_cnt<2>
    SLICE_X37Y160.X      Tilo                  0.562   ftop/edp0/bram_serverAdapterA_cnt_6_SLT_3___d2515
                                                       ftop/edp0/bram_serverAdapterA_cnt_6_SLT_3___d25151
    SLICE_X30Y174.G3     net (fanout=3)        0.842   ftop/edp0/bram_serverAdapterA_cnt_6_SLT_3___d2515
    SLICE_X30Y174.X      Tif5x                 0.853   ftop/edp0/CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7
                                                       ftop/edp0/Mmux_CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7_4
                                                       ftop/edp0/Mmux_CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7_2_f5
    SLICE_X30Y170.G1     net (fanout=1)        0.335   ftop/edp0/CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7
    SLICE_X30Y170.Y      Tilo                  0.616   ftop/edp0/MUX_bram_memory_a_put_1__SEL_1
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_writeReq1
    SLICE_X27Y122.F2     net (fanout=45)       2.754   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_writeReq
    SLICE_X27Y122.X      Tilo                  0.562   ftop/edp0/MUX_bram_memory_3_a_put_1__SEL_1
                                                       ftop/edp0/MUX_bram_memory_3_a_put_1__SEL_11
    SLICE_X28Y179.G2     net (fanout=28)       4.647   ftop/edp0/MUX_bram_memory_3_a_put_1__SEL_1
    SLICE_X28Y179.Y      Tilo                  0.616   ftop/edp0/N108
                                                       ftop/edp0/bram_memory_3_ADDRA<10>_SW0
    SLICE_X29Y144.G1     net (fanout=1)        1.418   ftop/edp0/N961
    SLICE_X29Y144.Y      Tilo                  0.561   ftop/edp0/bram_memory_ADDRA<10>
                                                       ftop/edp0/bram_memory_3_ADDRA<10>
    RAMB16_X1Y11.ADDRA13 net (fanout=4)        3.209   ftop/edp0/bram_memory_3_ADDRA<10>
    RAMB16_X1Y11.CLKA    Trcck_ADDRA           0.400   ftop/edp0/bram_memory_3/Mram_RAM4
                                                       ftop/edp0/bram_memory_3/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.705ns (4.665ns logic, 14.040ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_3/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.693ns (Levels of Logic = 6)
  Clock Path Skew:      -0.290ns (0.553 - 0.843)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_cnt_1 to ftop/edp0/bram_memory_3/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y153.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterA_cnt<1>
                                                       ftop/edp0/bram_serverAdapterA_cnt_1
    SLICE_X37Y160.F3     net (fanout=3)        0.823   ftop/edp0/bram_serverAdapterA_cnt<1>
    SLICE_X37Y160.X      Tilo                  0.562   ftop/edp0/bram_serverAdapterA_cnt_6_SLT_3___d2515
                                                       ftop/edp0/bram_serverAdapterA_cnt_6_SLT_3___d25151
    SLICE_X30Y174.G3     net (fanout=3)        0.842   ftop/edp0/bram_serverAdapterA_cnt_6_SLT_3___d2515
    SLICE_X30Y174.X      Tif5x                 0.853   ftop/edp0/CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7
                                                       ftop/edp0/Mmux_CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7_4
                                                       ftop/edp0/Mmux_CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7_2_f5
    SLICE_X30Y170.G1     net (fanout=1)        0.335   ftop/edp0/CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7
    SLICE_X30Y170.Y      Tilo                  0.616   ftop/edp0/MUX_bram_memory_a_put_1__SEL_1
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_writeReq1
    SLICE_X27Y122.F2     net (fanout=45)       2.754   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_writeReq
    SLICE_X27Y122.X      Tilo                  0.562   ftop/edp0/MUX_bram_memory_3_a_put_1__SEL_1
                                                       ftop/edp0/MUX_bram_memory_3_a_put_1__SEL_11
    SLICE_X28Y179.G2     net (fanout=28)       4.647   ftop/edp0/MUX_bram_memory_3_a_put_1__SEL_1
    SLICE_X28Y179.Y      Tilo                  0.616   ftop/edp0/N108
                                                       ftop/edp0/bram_memory_3_ADDRA<10>_SW0
    SLICE_X29Y144.G1     net (fanout=1)        1.418   ftop/edp0/N961
    SLICE_X29Y144.Y      Tilo                  0.561   ftop/edp0/bram_memory_ADDRA<10>
                                                       ftop/edp0/bram_memory_3_ADDRA<10>
    RAMB16_X1Y11.ADDRA13 net (fanout=4)        3.209   ftop/edp0/bram_memory_3_ADDRA<10>
    RAMB16_X1Y11.CLKA    Trcck_ADDRA           0.400   ftop/edp0/bram_memory_3/Mram_RAM4
                                                       ftop/edp0/bram_memory_3/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.693ns (4.665ns logic, 14.028ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.638ns (Levels of Logic = 10)
  Clock Path Skew:      -0.268ns (0.198 - 0.466)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_1 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y155.XQ     Tcko                  0.521   ftop/edp0/bram_serverAdapterB_1_cnt<1>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_1
    SLICE_X40Y154.G1     net (fanout=4)        0.504   ftop/edp0/bram_serverAdapterB_1_cnt<1>
    SLICE_X40Y154.Y      Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_1_cnt_03_PLUS_IF_bram_serv_ETC___d209_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d16441
    SLICE_X40Y152.F1     net (fanout=2)        0.630   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d1644
    SLICE_X40Y152.X      Tilo                  0.601   ftop/edp0/N355
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X40Y146.G1     net (fanout=1)        0.867   ftop/edp0/N355
    SLICE_X40Y146.Y      Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X39Y146.G3     net (fanout=3)        0.697   ftop/edp0/N175
    SLICE_X39Y146.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X39Y146.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X39Y146.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X38Y151.F1     net (fanout=99)       0.985   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X38Y151.X      Tilo                  0.601   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X39Y144.G3     net (fanout=5)        0.496   ftop/edp0/N211
    SLICE_X39Y144.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y144.F3     net (fanout=13)       0.033   ftop/edp0/N369
    SLICE_X39Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.G2      net (fanout=27)       3.377   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/bram_memory_2_WEB1
    SLICE_X28Y121.G3     net (fanout=1)        0.825   ftop/edp0/bram_memory_2_WEB
    SLICE_X28Y121.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y18.WEB3    net (fanout=16)       3.133   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y18.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.638ns (7.070ns logic, 11.568ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/wmi_wmi_peerIsReady (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.512ns (Levels of Logic = 8)
  Clock Path Skew:      -0.385ns (0.449 - 0.834)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/wmi_wmi_peerIsReady to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y179.YQ     Tcko                  0.524   ftop/edp0/wmi_wmi_peerIsReady
                                                       ftop/edp0/wmi_wmi_peerIsReady
    SLICE_X38Y146.G1     net (fanout=6)        2.812   ftop/edp0/wmi_wmi_peerIsReady
    SLICE_X38Y146.Y      Tilo                  0.616   ftop/edp0/N433
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadResp31
    SLICE_X40Y146.F1     net (fanout=8)        1.317   ftop/edp0/N101
    SLICE_X40Y146.X      Tilo                  0.601   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X38Y151.G1     net (fanout=105)      0.773   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X38Y151.Y      Tilo                  0.616   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X38Y151.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0/O
    SLICE_X38Y151.X      Tilo                  0.601   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X39Y144.G3     net (fanout=5)        0.496   ftop/edp0/N211
    SLICE_X39Y144.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y144.F3     net (fanout=13)       0.033   ftop/edp0/N369
    SLICE_X39Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.G2      net (fanout=27)       3.377   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/bram_memory_2_WEB1
    SLICE_X28Y121.G3     net (fanout=1)        0.825   ftop/edp0/bram_memory_2_WEB
    SLICE_X28Y121.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y18.WEB0    net (fanout=16)       2.908   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y18.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.512ns (5.950ns logic, 12.562ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/wmi_wmi_peerIsReady (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.512ns (Levels of Logic = 8)
  Clock Path Skew:      -0.385ns (0.449 - 0.834)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/wmi_wmi_peerIsReady to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y179.YQ     Tcko                  0.524   ftop/edp0/wmi_wmi_peerIsReady
                                                       ftop/edp0/wmi_wmi_peerIsReady
    SLICE_X38Y146.G1     net (fanout=6)        2.812   ftop/edp0/wmi_wmi_peerIsReady
    SLICE_X38Y146.Y      Tilo                  0.616   ftop/edp0/N433
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadResp31
    SLICE_X40Y146.F1     net (fanout=8)        1.317   ftop/edp0/N101
    SLICE_X40Y146.X      Tilo                  0.601   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteFinalize1
    SLICE_X38Y151.G1     net (fanout=105)      0.773   ftop/edp0/wmi_wmi_mFlagF/hasodata_mux0000
    SLICE_X38Y151.Y      Tilo                  0.616   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0
    SLICE_X38Y151.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doReadReq1_SW0/O
    SLICE_X38Y151.X      Tilo                  0.601   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X39Y144.G3     net (fanout=5)        0.496   ftop/edp0/N211
    SLICE_X39Y144.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y144.F3     net (fanout=13)       0.033   ftop/edp0/N369
    SLICE_X39Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.G2      net (fanout=27)       3.377   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/bram_memory_2_WEB1
    SLICE_X28Y121.G3     net (fanout=1)        0.825   ftop/edp0/bram_memory_2_WEB
    SLICE_X28Y121.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y18.WEB1    net (fanout=16)       2.908   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y18.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.512ns (5.950ns logic, 12.562ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_2 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.623ns (Levels of Logic = 10)
  Clock Path Skew:      -0.268ns (0.198 - 0.466)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_2 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y155.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_1_cnt<2>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_2
    SLICE_X40Y154.G2     net (fanout=3)        0.515   ftop/edp0/bram_serverAdapterB_1_cnt<2>
    SLICE_X40Y154.Y      Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_1_cnt_03_PLUS_IF_bram_serv_ETC___d209_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d16441
    SLICE_X40Y152.F1     net (fanout=2)        0.630   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d1644
    SLICE_X40Y152.X      Tilo                  0.601   ftop/edp0/N355
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X40Y146.G1     net (fanout=1)        0.867   ftop/edp0/N355
    SLICE_X40Y146.Y      Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X39Y146.G3     net (fanout=3)        0.697   ftop/edp0/N175
    SLICE_X39Y146.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X39Y146.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X39Y146.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X38Y151.F1     net (fanout=99)       0.985   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X38Y151.X      Tilo                  0.601   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X39Y144.G3     net (fanout=5)        0.496   ftop/edp0/N211
    SLICE_X39Y144.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y144.F3     net (fanout=13)       0.033   ftop/edp0/N369
    SLICE_X39Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.G2      net (fanout=27)       3.377   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/bram_memory_2_WEB1
    SLICE_X28Y121.G3     net (fanout=1)        0.825   ftop/edp0/bram_memory_2_WEB
    SLICE_X28Y121.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y18.WEB3    net (fanout=16)       3.133   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y18.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.623ns (7.044ns logic, 11.579ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_1_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.604ns (Levels of Logic = 10)
  Clock Path Skew:      -0.268ns (0.198 - 0.466)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_1_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y154.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_1_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_0
    SLICE_X40Y154.G4     net (fanout=5)        0.496   ftop/edp0/bram_serverAdapterB_1_cnt<0>
    SLICE_X40Y154.Y      Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_1_cnt_03_PLUS_IF_bram_serv_ETC___d209_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d16441
    SLICE_X40Y152.F1     net (fanout=2)        0.630   ftop/edp0/bram_serverAdapterB_1_cnt_03_SLT_3___d1644
    SLICE_X40Y152.X      Tilo                  0.601   ftop/edp0/N355
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X40Y146.G1     net (fanout=1)        0.867   ftop/edp0/N355
    SLICE_X40Y146.Y      Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X39Y146.G3     net (fanout=3)        0.697   ftop/edp0/N175
    SLICE_X39Y146.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X39Y146.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X39Y146.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X38Y151.F1     net (fanout=99)       0.985   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X38Y151.X      Tilo                  0.601   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X39Y144.G3     net (fanout=5)        0.496   ftop/edp0/N211
    SLICE_X39Y144.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y144.F3     net (fanout=13)       0.033   ftop/edp0/N369
    SLICE_X39Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.G2      net (fanout=27)       3.377   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/bram_memory_2_WEB1
    SLICE_X28Y121.G3     net (fanout=1)        0.825   ftop/edp0/bram_memory_2_WEB
    SLICE_X28Y121.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y18.WEB3    net (fanout=16)       3.133   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y18.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM4
                                                       ftop/edp0/bram_memory_2/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.604ns (7.044ns logic, 11.560ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterA_2_cnt_1 (FF)
  Destination:          ftop/edp0/bram_memory_3/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.586ns (Levels of Logic = 6)
  Clock Path Skew:      -0.261ns (0.553 - 0.814)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterA_2_cnt_1 to ftop/edp0/bram_memory_3/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y200.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterA_2_cnt<1>
                                                       ftop/edp0/bram_serverAdapterA_2_cnt_1
    SLICE_X31Y201.F1     net (fanout=3)        0.526   ftop/edp0/bram_serverAdapterA_2_cnt<1>
    SLICE_X31Y201.X      Tilo                  0.562   ftop/edp0/bram_serverAdapterA_2_cnt_62_SLT_3___d2517
                                                       ftop/edp0/bram_serverAdapterA_2_cnt_62_SLT_3___d25171
    SLICE_X30Y174.F3     net (fanout=3)        1.032   ftop/edp0/bram_serverAdapterA_2_cnt_62_SLT_3___d2517
    SLICE_X30Y174.X      Tif5x                 0.853   ftop/edp0/CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7
                                                       ftop/edp0/Mmux_CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7_3
                                                       ftop/edp0/Mmux_CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7_2_f5
    SLICE_X30Y170.G1     net (fanout=1)        0.335   ftop/edp0/CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7
    SLICE_X30Y170.Y      Tilo                  0.616   ftop/edp0/MUX_bram_memory_a_put_1__SEL_1
                                                       ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_writeReq1
    SLICE_X27Y122.F2     net (fanout=45)       2.754   ftop/edp0/WILL_FIRE_RL_edp_tlpBRAM_writeReq
    SLICE_X27Y122.X      Tilo                  0.562   ftop/edp0/MUX_bram_memory_3_a_put_1__SEL_1
                                                       ftop/edp0/MUX_bram_memory_3_a_put_1__SEL_11
    SLICE_X28Y179.G2     net (fanout=28)       4.647   ftop/edp0/MUX_bram_memory_3_a_put_1__SEL_1
    SLICE_X28Y179.Y      Tilo                  0.616   ftop/edp0/N108
                                                       ftop/edp0/bram_memory_3_ADDRA<10>_SW0
    SLICE_X29Y144.G1     net (fanout=1)        1.418   ftop/edp0/N961
    SLICE_X29Y144.Y      Tilo                  0.561   ftop/edp0/bram_memory_ADDRA<10>
                                                       ftop/edp0/bram_memory_3_ADDRA<10>
    RAMB16_X1Y11.ADDRA13 net (fanout=4)        3.209   ftop/edp0/bram_memory_3_ADDRA<10>
    RAMB16_X1Y11.CLKA    Trcck_ADDRA           0.400   ftop/edp0/bram_memory_3/Mram_RAM4
                                                       ftop/edp0/bram_memory_3/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.586ns (4.665ns logic, 13.921ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/bram_serverAdapterB_2_cnt_0 (FF)
  Destination:          ftop/edp0/bram_memory_2/Mram_RAM3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.510ns (Levels of Logic = 10)
  Clock Path Skew:      -0.286ns (0.198 - 0.484)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/bram_serverAdapterB_2_cnt_0 to ftop/edp0/bram_memory_2/Mram_RAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y159.XQ     Tcko                  0.495   ftop/edp0/bram_serverAdapterB_2_cnt<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_0
    SLICE_X40Y158.G2     net (fanout=5)        0.990   ftop/edp0/bram_serverAdapterB_2_cnt<0>
    SLICE_X40Y158.Y      Tilo                  0.616   ftop/edp0/Madd_bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327_Madd_lut<0>
                                                       ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d16451
    SLICE_X40Y152.F3     net (fanout=2)        0.725   ftop/edp0/bram_serverAdapterB_2_cnt_21_SLT_3___d1645
    SLICE_X40Y152.X      Tilo                  0.601   ftop/edp0/N355
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1_SW0
    SLICE_X40Y146.G1     net (fanout=1)        0.867   ftop/edp0/N355
    SLICE_X40Y146.Y      Tilo                  0.616   ftop/edp0/wmi_wmi_mFlagF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata1
    SLICE_X39Y146.G3     net (fanout=3)        0.697   ftop/edp0/N175
    SLICE_X39Y146.Y      Tilo                  0.561   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0
    SLICE_X39Y146.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq_SW0/O
    SLICE_X39Y146.X      Tilo                  0.562   ftop/edp0/wmi_wmi_dhF_EMPTY_N
                                                       ftop/edp0/WILL_FIRE_RL_wmi_doWriteReq
    SLICE_X38Y151.F1     net (fanout=99)       0.985   ftop/edp0/wmi_wmi_dhF/hasodata_mux0000
    SLICE_X38Y151.X      Tilo                  0.601   ftop/edp0/N211
                                                       ftop/edp0/WILL_FIRE_RL_wmi_getRequest26
    SLICE_X39Y144.G3     net (fanout=5)        0.496   ftop/edp0/N211
    SLICE_X39Y144.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata_SW0
    SLICE_X39Y144.F3     net (fanout=13)       0.033   ftop/edp0/N369
    SLICE_X39Y144.X      Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
                                                       ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.G2      net (fanout=27)       3.377   ftop/edp0/WILL_FIRE_RL_wmi_reqMetadata
    SLICE_X28Y98.Y       Tilo                  0.616   ftop/edp0/bram_memory_3_WEB
                                                       ftop/edp0/bram_memory_2_WEB1
    SLICE_X28Y121.G3     net (fanout=1)        0.825   ftop/edp0/bram_memory_2_WEB
    SLICE_X28Y121.Y      Tilo                  0.616   ftop/edp0/bram_memory_2/WEB_0
                                                       ftop/edp0/bram_memory_2/WEB1
    RAMB16_X1Y17.WEB1    net (fanout=16)       2.450   ftop/edp0/bram_memory_2/WEB_0
    RAMB16_X1Y17.CLKB    Trcck_WEB             0.637   ftop/edp0/bram_memory_2/Mram_RAM3
                                                       ftop/edp0/bram_memory_2/Mram_RAM3
    -------------------------------------------------  ---------------------------
    Total                                     18.510ns (7.044ns logic, 11.466ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_21 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.651ns (Levels of Logic = 1)
  Clock Path Skew:      0.170ns (0.699 - 0.529)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_21 to ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y135.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<21>
                                                       ftop/cp/wci_reqF_q_0_21
    SLICE_X90Y136.BY     net (fanout=2)        0.364   ftop/cp_wci_Vm_5_MData<21>
    SLICE_X90Y136.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.651ns (0.287ns logic, 0.364ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_21 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 1)
  Clock Path Skew:      0.170ns (0.699 - 0.529)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_21 to ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y135.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<21>
                                                       ftop/cp/wci_reqF_q_0_21
    SLICE_X90Y136.BY     net (fanout=2)        0.364   ftop/cp_wci_Vm_5_MData<21>
    SLICE_X90Y136.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.288ns logic, 0.364ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_19 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.573 - 0.471)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_19 to ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_19
    SLICE_X44Y65.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_7_MData<19>
    SLICE_X44Y65.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_19 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.573 - 0.471)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_19 to ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_19
    SLICE_X44Y65.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_7_MData<19>
    SLICE_X44Y65.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.267ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_19 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.467 - 0.369)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_19 to ftop/edp0/wci_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y76.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<19>
                                                       ftop/cp/wci_reqF_5_q_0_19
    SLICE_X34Y76.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_13_MData<19>
    SLICE_X34Y76.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<19>
                                                       ftop/edp0/wci_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_19 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.467 - 0.369)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_19 to ftop/edp0/wci_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y76.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<19>
                                                       ftop/cp/wci_reqF_5_q_0_19
    SLICE_X34Y76.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_13_MData<19>
    SLICE_X34Y76.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<19>
                                                       ftop/edp0/wci_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.267ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_18 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.396 - 0.310)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_18 to ftop/pat0/wci_wslv_reqF/Mram_arr19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y130.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<19>
                                                       ftop/cp/wci_reqF_q_0_18
    SLICE_X88Y131.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<18>
    SLICE_X88Y131.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_18 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.396 - 0.310)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_18 to ftop/pat0/wci_wslv_reqF/Mram_arr19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y130.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<19>
                                                       ftop/cp/wci_reqF_q_0_18
    SLICE_X88Y131.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<18>
    SLICE_X88Y131.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_19 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.450 - 0.386)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_19 to ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y25.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<19>
                                                       ftop/cp/wci_reqF_3_q_0_19
    SLICE_X56Y25.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<19>
    SLICE_X56Y25.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_19 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.450 - 0.386)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_19 to ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y25.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<19>
                                                       ftop/cp/wci_reqF_3_q_0_19
    SLICE_X56Y25.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<19>
    SLICE_X56Y25.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_11 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.457 - 0.383)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_11 to ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y23.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<11>
                                                       ftop/cp/wci_reqF_3_q_0_11
    SLICE_X54Y23.BY      net (fanout=2)        0.340   ftop/cp_wci_Vm_9_MData<11>
    SLICE_X54Y23.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.266ns logic, 0.340ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_11 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.457 - 0.383)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_11 to ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y23.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<11>
                                                       ftop/cp/wci_reqF_3_q_0_11
    SLICE_X54Y23.BY      net (fanout=2)        0.340   ftop/cp_wci_Vm_9_MData<11>
    SLICE_X54Y23.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.267ns logic, 0.340ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_17 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.074 - 0.046)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_17 to ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y83.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<17>
                                                       ftop/cp/wci_reqF_5_q_0_17
    SLICE_X34Y81.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_13_MData<17>
    SLICE_X34Y81.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<17>
                                                       ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_1 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.328 - 0.262)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_1 to ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y10.YQ      Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_1
    SLICE_X94Y10.BY      net (fanout=3)        0.311   ftop/pwrk/i2cC_vrReadData_1
    SLICE_X94Y10.CLK     Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<1>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_17 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.074 - 0.046)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_17 to ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y83.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<17>
                                                       ftop/cp/wci_reqF_5_q_0_17
    SLICE_X34Y81.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_13_MData<17>
    SLICE_X34Y81.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<17>
                                                       ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.267ns logic, 0.295ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_16 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.857 - 0.769)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_16 to ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y71.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<17>
                                                       ftop/cp/wci_reqF_2_q_0_16
    SLICE_X46Y73.BY      net (fanout=2)        0.333   ftop/cp_wci_Vm_7_MData<16>
    SLICE_X46Y73.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.289ns logic, 0.333ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_16 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.857 - 0.769)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_16 to ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y71.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<17>
                                                       ftop/cp/wci_reqF_2_q_0_16
    SLICE_X46Y73.BY      net (fanout=2)        0.333   ftop/cp_wci_Vm_7_MData<16>
    SLICE_X46Y73.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.290ns logic, 0.333ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_1 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.328 - 0.262)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_1 to ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y10.YQ      Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_1
    SLICE_X94Y10.BY      net (fanout=3)        0.311   ftop/pwrk/i2cC_vrReadData_1
    SLICE_X94Y10.CLK     Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<1>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_25 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.437 - 0.363)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_25 to ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y21.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<25>
                                                       ftop/cp/wci_reqF_3_q_0_25
    SLICE_X66Y20.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_9_MData<25>
    SLICE_X66Y20.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_13 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.034 - 0.010)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_13 to ftop/edp0/wci_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y86.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<13>
                                                       ftop/cp/wci_reqF_5_q_0_13
    SLICE_X26Y84.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_13_MData<13>
    SLICE_X26Y84.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<13>
                                                       ftop/edp0/wci_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<81>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_81/SR
  Location pin: SLICE_X20Y15.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<81>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_81/SR
  Location pin: SLICE_X20Y15.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<81>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_80/SR
  Location pin: SLICE_X20Y15.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<81>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_80/SR
  Location pin: SLICE_X20Y15.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<49>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_49/SR
  Location pin: SLICE_X2Y32.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<49>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_49/SR
  Location pin: SLICE_X2Y32.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<49>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_48/SR
  Location pin: SLICE_X2Y32.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<49>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_48/SR
  Location pin: SLICE_X2Y32.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<91>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_91/SR
  Location pin: SLICE_X22Y13.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<91>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_91/SR
  Location pin: SLICE_X22Y13.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<91>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_90/SR
  Location pin: SLICE_X22Y13.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<91>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_90/SR
  Location pin: SLICE_X22Y13.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<75>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_75/SR
  Location pin: SLICE_X18Y11.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<75>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_75/SR
  Location pin: SLICE_X18Y11.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<75>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_74/SR
  Location pin: SLICE_X18Y11.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<75>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_74/SR
  Location pin: SLICE_X18Y11.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<59>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_59/SR
  Location pin: SLICE_X4Y35.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<59>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_59/SR
  Location pin: SLICE_X4Y35.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<59>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_58/SR
  Location pin: SLICE_X4Y35.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<59>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_58/SR
  Location pin: SLICE_X4Y35.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.739ns|            0|            0|            2|      2661432|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.533ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.479ns|          N/A|            0|            0|      2661431|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.883|         |    3.938|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.479|         |         |         |
sys0_clkp      |   19.479|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.479|         |         |         |
sys0_clkp      |   19.479|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2677715 paths, 0 nets, and 91090 connections

Design statistics:
   Minimum period:  19.479ns{1}   (Maximum frequency:  51.337MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 12 16:29:25 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 803 MB



