Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Feb  3 13:24:07 2022
| Host         : PC-163041020001 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file board_top_control_sets_placed.rpt
| Design       : board_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           39 |
| No           | No                    | Yes                    |              28 |            9 |
| No           | Yes                   | No                     |              15 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             116 |           62 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |               Enable Signal               |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
| ~inst_clk5Mhz/inst/clk5      |                                           | inst_generated/inst_7seg/i_btnReset                |                1 |              1 |         1.00 |
|  inst_clk5Mhz/inst/clkRam    |                                           |                                                    |                1 |              2 |         2.00 |
|  inst_clk5Mhz/inst/clk5      |                                           |                                                    |                1 |              2 |         2.00 |
|  inst_clk5Mhz/inst/clkEEPROM |                                           |                                                    |                1 |              2 |         2.00 |
|  r_clkEEPROMDiv_BUFG[1]      |                                           |                                                    |                3 |              6 |         2.00 |
|  r_clkRamDiv_BUFG[1]         |                                           |                                                    |                6 |              6 |         1.00 |
|  p_0_in_BUFG                 |                                           | inst_generated/inst_7seg/cathodesAH[0]_inv_i_1_n_0 |                2 |              7 |         3.50 |
|  p_0_in_BUFG                 | inst_generated/inst_U35/port19_reg_0      | inst_generated/inst_7seg/i_btnReset                |                5 |              7 |         1.40 |
|  i_clk100_IBUF_BUFG          |                                           | inst_generated/inst_U68/SS[0]                      |                4 |              8 |         2.00 |
|  i_clk100_IBUF_BUFG          | inst_generated/inst_U68/inst_mem_i_34     | inst_generated/inst_7seg/i_btnReset                |                3 |              8 |         2.67 |
|  p_0_in_BUFG                 | inst_generated/inst_U35/E[0]              | inst_generated/inst_7seg/i_btnReset                |                4 |              8 |         2.00 |
|  p_0_in_BUFG                 | inst_generated/inst_U35/port19_reg_2[0]   | inst_generated/inst_7seg/i_btnReset                |                4 |              8 |         2.00 |
|  p_0_in_BUFG                 | inst_generated/inst_U40/port15_i_1__2_n_0 | inst_generated/inst_7seg/i_btnReset                |                3 |              8 |         2.67 |
|  p_0_in_BUFG                 | inst_generated/inst_U41/port15_i_1__3_n_0 | inst_generated/inst_7seg/i_btnReset                |                3 |              8 |         2.67 |
|  p_0_in_BUFG                 | inst_generated/inst_U63/port22_i_1__0_n_0 | inst_generated/inst_7seg/i_btnReset                |                4 |              8 |         2.00 |
|  p_0_in_BUFG                 | inst_generated/inst_U68/port15_i_1__5_n_0 | inst_generated/inst_7seg/i_btnReset                |                4 |              8 |         2.00 |
|  p_0_in_BUFG                 | inst_generated/inst_U54/E[0]              | inst_generated/inst_7seg/i_btnReset                |                4 |              8 |         2.00 |
| ~inst_clk5Mhz/inst/clk5      | r_breakpoint[9]_i_1_n_0                   | inst_generated/inst_7seg/i_btnReset                |                4 |             10 |         2.50 |
|  p_0_in_BUFG                 | inst_generated/inst_U9/bbstub_douta[0]    | inst_generated/inst_7seg/i_btnReset                |                7 |             11 |         1.57 |
|  p_0_in_BUFG                 |                                           |                                                    |                8 |             17 |         2.12 |
|  p_0_in_BUFG                 | inst_generated/inst_U71/bbstub_douta[10]  | inst_generated/inst_7seg/i_btnReset                |               17 |             24 |         1.41 |
|  p_0_in_BUFG                 |                                           | inst_generated/inst_7seg/i_btnReset                |                8 |             27 |         3.38 |
|  i_clk100_IBUF_BUFG          |                                           |                                                    |               19 |             29 |         1.53 |
+------------------------------+-------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


