// Seed: 4139308850
module module_0;
  wire id_2;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output uwire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    input tri0 id_6,
    input uwire id_7,
    output logic id_8,
    input tri id_9,
    input supply0 id_10
);
  initial $display(1);
  assign id_2 = id_9;
  module_0 modCall_1 ();
  always id_8 <= "";
  wire id_12, id_13;
  wire id_14;
endmodule
