OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/urgay/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/alu/runs/RUN_2025.04.27_16.04.45/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   alu
Die area:                 ( 0 0 ) ( 100000 140000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1258
Number of terminals:      29
Number of snets:          2
Number of nets:           231

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 154.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 11625.
[INFO DRT-0033] mcon shape region query size = 9816.
[INFO DRT-0033] met1 shape region query size = 2779.
[INFO DRT-0033] via shape region query size = 880.
[INFO DRT-0033] met2 shape region query size = 528.
[INFO DRT-0033] via2 shape region query size = 704.
[INFO DRT-0033] met3 shape region query size = 555.
[INFO DRT-0033] via3 shape region query size = 704.
[INFO DRT-0033] met4 shape region query size = 232.
[INFO DRT-0033] via4 shape region query size = 40.
[INFO DRT-0033] met5 shape region query size = 60.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 490 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 136 unique inst patterns.
[INFO DRT-0084]   Complete 183 groups.
#scanned instances     = 1258
#unique  instances     = 154
#stdCellGenAp          = 3639
#stdCellValidPlanarAp  = 9
#stdCellValidViaAp     = 2872
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 730
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:05, memory = 121.50 (MB), peak = 121.50 (MB)

Number of guides:     2698

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 20 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 714.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 751.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 506.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 108.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 32.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1252 vertical wires in 1 frboxes and 860 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 239 vertical wires in 1 frboxes and 256 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 131.53 (MB), peak = 131.53 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 131.53 (MB), peak = 131.53 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 147.27 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 141.57 (MB).
    Completing 30% with 39 violations.
    elapsed time = 00:00:02, memory = 149.41 (MB).
    Completing 40% with 83 violations.
    elapsed time = 00:00:02, memory = 155.12 (MB).
    Completing 50% with 83 violations.
    elapsed time = 00:00:02, memory = 155.12 (MB).
    Completing 60% with 109 violations.
    elapsed time = 00:00:04, memory = 162.34 (MB).
[INFO DRT-0199]   Number of violations = 182.
Viol/Layer        met1   met2   met3
Metal Spacing        9     28     17
Min Hole             1      0      0
Recheck             15     16      1
Short               59     36      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 500.05 (MB), peak = 500.05 (MB)
Total wire length = 22175 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8843 um.
Total wire length on LAYER met2 = 10161 um.
Total wire length on LAYER met3 = 1595 um.
Total wire length on LAYER met4 = 1554 um.
Total wire length on LAYER met5 = 20 um.
Total number of vias = 2082.
Up-via summary (total 2082):

-----------------------
 FR_MASTERSLICE       0
            li1     730
           met1    1146
           met2     146
           met3      58
           met4       2
-----------------------
                   2082


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 182 violations.
    elapsed time = 00:00:00, memory = 500.05 (MB).
    Completing 20% with 182 violations.
    elapsed time = 00:00:00, memory = 505.39 (MB).
    Completing 30% with 182 violations.
    elapsed time = 00:00:00, memory = 506.17 (MB).
    Completing 40% with 170 violations.
    elapsed time = 00:00:00, memory = 506.17 (MB).
    Completing 50% with 170 violations.
    elapsed time = 00:00:00, memory = 506.17 (MB).
    Completing 60% with 170 violations.
    elapsed time = 00:00:00, memory = 506.17 (MB).
    Completing 70% with 149 violations.
    elapsed time = 00:00:00, memory = 509.00 (MB).
    Completing 80% with 149 violations.
    elapsed time = 00:00:01, memory = 509.52 (MB).
    Completing 90% with 125 violations.
    elapsed time = 00:00:01, memory = 509.52 (MB).
    Completing 100% with 91 violations.
    elapsed time = 00:00:03, memory = 509.52 (MB).
[INFO DRT-0199]   Number of violations = 91.
Viol/Layer        met1   met2   met3
Metal Spacing        3     27      7
Short               45      9      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 512.59 (MB), peak = 512.59 (MB)
Total wire length = 22127 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8789 um.
Total wire length on LAYER met2 = 10155 um.
Total wire length on LAYER met3 = 1588 um.
Total wire length on LAYER met4 = 1573 um.
Total wire length on LAYER met5 = 20 um.
Total number of vias = 2109.
Up-via summary (total 2109):

-----------------------
 FR_MASTERSLICE       0
            li1     730
           met1    1174
           met2     141
           met3      62
           met4       2
-----------------------
                   2109


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 91 violations.
    elapsed time = 00:00:00, memory = 512.59 (MB).
    Completing 20% with 91 violations.
    elapsed time = 00:00:00, memory = 512.59 (MB).
    Completing 30% with 91 violations.
    elapsed time = 00:00:00, memory = 512.59 (MB).
    Completing 40% with 85 violations.
    elapsed time = 00:00:00, memory = 512.59 (MB).
    Completing 50% with 85 violations.
    elapsed time = 00:00:00, memory = 512.59 (MB).
    Completing 60% with 85 violations.
    elapsed time = 00:00:00, memory = 512.59 (MB).
    Completing 70% with 84 violations.
    elapsed time = 00:00:00, memory = 512.59 (MB).
    Completing 80% with 84 violations.
    elapsed time = 00:00:02, memory = 512.84 (MB).
    Completing 90% with 98 violations.
    elapsed time = 00:00:02, memory = 512.84 (MB).
    Completing 100% with 109 violations.
    elapsed time = 00:00:04, memory = 512.84 (MB).
[INFO DRT-0199]   Number of violations = 109.
Viol/Layer        met1   met2
Metal Spacing        7     19
Short               71     12
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 512.84 (MB), peak = 524.44 (MB)
Total wire length = 21990 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8750 um.
Total wire length on LAYER met2 = 10066 um.
Total wire length on LAYER met3 = 1572 um.
Total wire length on LAYER met4 = 1581 um.
Total wire length on LAYER met5 = 20 um.
Total number of vias = 2038.
Up-via summary (total 2038):

-----------------------
 FR_MASTERSLICE       0
            li1     730
           met1    1096
           met2     149
           met3      61
           met4       2
-----------------------
                   2038


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 109 violations.
    elapsed time = 00:00:00, memory = 512.84 (MB).
    Completing 20% with 109 violations.
    elapsed time = 00:00:00, memory = 515.86 (MB).
    Completing 30% with 77 violations.
    elapsed time = 00:00:03, memory = 515.86 (MB).
    Completing 40% with 63 violations.
    elapsed time = 00:00:03, memory = 515.86 (MB).
    Completing 50% with 63 violations.
    elapsed time = 00:00:04, memory = 515.86 (MB).
    Completing 60% with 39 violations.
    elapsed time = 00:00:05, memory = 515.86 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met2
Short                2
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 515.86 (MB), peak = 524.44 (MB)
Total wire length = 22036 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8603 um.
Total wire length on LAYER met2 = 10003 um.
Total wire length on LAYER met3 = 1755 um.
Total wire length on LAYER met4 = 1653 um.
Total wire length on LAYER met5 = 20 um.
Total number of vias = 2160.
Up-via summary (total 2160):

-----------------------
 FR_MASTERSLICE       0
            li1     730
           met1    1165
           met2     192
           met3      71
           met4       2
-----------------------
                   2160


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 515.86 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 515.86 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 515.86 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 515.86 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 515.86 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 515.86 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 515.86 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 515.86 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 515.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 515.86 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 515.86 (MB), peak = 524.44 (MB)
Total wire length = 22026 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8591 um.
Total wire length on LAYER met2 = 9985 um.
Total wire length on LAYER met3 = 1761 um.
Total wire length on LAYER met4 = 1668 um.
Total wire length on LAYER met5 = 20 um.
Total number of vias = 2164.
Up-via summary (total 2164):

-----------------------
 FR_MASTERSLICE       0
            li1     730
           met1    1163
           met2     196
           met3      73
           met4       2
-----------------------
                   2164


[INFO DRT-0198] Complete detail routing.
Total wire length = 22026 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 8591 um.
Total wire length on LAYER met2 = 9985 um.
Total wire length on LAYER met3 = 1761 um.
Total wire length on LAYER met4 = 1668 um.
Total wire length on LAYER met5 = 20 um.
Total number of vias = 2164.
Up-via summary (total 2164):

-----------------------
 FR_MASTERSLICE       0
            li1     730
           met1    1163
           met2     196
           met3      73
           met4       2
-----------------------
                   2164


[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:19, memory = 515.86 (MB), peak = 524.44 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/alu/runs/RUN_2025.04.27_16.04.45/results/routing/alu.odb'…
Writing netlist to '/openlane/designs/alu/runs/RUN_2025.04.27_16.04.45/results/routing/alu.nl.v'…
Writing powered netlist to '/openlane/designs/alu/runs/RUN_2025.04.27_16.04.45/results/routing/alu.pnl.v'…
Writing layout to '/openlane/designs/alu/runs/RUN_2025.04.27_16.04.45/results/routing/alu.def'…
