---
layout: default
title: Documentation Index
nav_order: 1
---

# Vâ€“I Control ASIC on SKY130  
**PID + FSM + PWM using OpenLane (Educational & Practical)**

---

## ğŸ”— Official Links

| Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|----------|----------------|-----------|
| ğŸ‡ºğŸ‡¸ English | https://samizo-aitl.github.io/vi-control-asic-sky130/docs/ | https://github.com/Samizo-AITL/vi-control-asic-sky130/tree/main |

---

This repository provides a **complete, reproducible, and tapeout-ready example**
of a **digital control ASIC** based on **Voltageâ€“Current (Vâ€“I) feedback**,
implemented with **PID control, FSM supervision, and PWM generation**
using **OpenLane** and **SkyWater SKY130**.

This is **not a partial experiment** or a tool demonstration.  
It documents a **finished and verified RTL-to-GDS ASIC design**.

---

## ğŸ“š Documentation Roadmap

1. Overview  
   - docs/00_overview.md

2. Control Model  
   - docs/01_control_model.md

3. Fixed-Point Design  
   - docs/02_fixed_point.md

4. RTL: PID Core  
   - docs/03_rtl_pid.md

5. RTL: FSM & PWM  
   - docs/04_fsm_pwm.md

6. OpenLane Flow  
   - docs/05_openlane_flow.md

7. Gate-level Simulation (Functional)  
   - docs/06_gate_sim_functional.md

8. Appendix A: Figure List  
   - docs/appendix_figures.md

---

## ğŸ¯ Project Goal

Provide a full ASIC design reference:

Control Theory  
â†’ Fixed-Point Design  
â†’ RTL  
â†’ FSM & PWM  
â†’ OpenLane  
â†’ GDS

---

## ğŸ“ Repository Structure

vi-control-asic-sky130/
â”œâ”€ README.md  
â”œâ”€ docs/  
â”‚  â”œâ”€ index.md  
â”‚  â”œâ”€ 00_overview.md  
â”‚  â”œâ”€ 01_control_model.md  
â”‚  â”œâ”€ 02_fixed_point.md  
â”‚  â”œâ”€ 03_rtl_pid.md  
â”‚  â”œâ”€ 04_fsm_pwm.md  
â”‚  â”œâ”€ 05_openlane_flow.md  
â”‚  â”œâ”€ 06_gate_sim_functional.md  
â”‚  â””â”€ appendix_figures.md  
â”‚  
â”œâ”€ rtl/  
â”œâ”€ sim/  
â”œâ”€ openlane/  
â””â”€ scripts/  

---

## âœ… Verification Status

- RTL functional simulation: COMPLETED  
- PID step response (P / PI): VERIFIED  
- FSM state transitions: VERIFIED  
- PWM timing: VERIFIED  
- STA timing closure: PASSED  
- DRC / LVS: CLEAN  

Gate-level timing simulation was intentionally omitted.
Timing correctness is guaranteed by STA.

---

## ğŸ‘¤ Author

Shinichi Samizo  
M.S. Electrical and Electronic Engineering  
Former Engineer, Seiko Epson Corporation

---

## ğŸ“„ License

Source Code: MIT  
Documentation: CC BY 4.0 / CC BY-SA 4.0  
Figures: CC BY-NC 4.0  

---

END OF DOCUMENT
