project:
  title:        "Compact Phased Locked Loop for NextGen SOC"
  author:       "CUTM"
  discord:      ""
  description:  "This design contains blocks used in PLL circuit"
  language:     "Verilog"  # Changed from "Analog" as tt09 requires digital implementation
  clock_hz:     0
  tiles:        "1x2"
  top_module:   "tt_um_pll_delayenhance"
  source_files:        
    - "project.v"

# Updated pinout for tt09
pinout:
  # Inputs: kept your original assignments where possible
  input[0]: "CP-1:QA"
  input[1]: "CP-1:QB"
  input[2]: "FD-2:Clk"
  input[3]: "FD-3:fo"
  input[4]: ""
  input[5]: ""
  input[6]: "ref"
  input[7]: ""

  # Outputs: kept your original assignments
  output[0]: "PFD-2:QA"
  output[1]: "PFD-2:QB"
  output[2]: "FD-2:fo_4"
  output[3]: "FD-2:fo_8"
  output[4]: "FD-3:fo_4"
  output[5]: "FD-3:fo_8"
  output[6]: "FD-4:Out_4"
  output[7]: "FD-4:Out_8"

  # Bidirectional: kept your original assignments
  bidirectional[0]: "FD-1:fo"
  bidirectional[1]: "FD-1:fo_by_8"
  bidirectional[2]: "PFD-1:A"
  bidirectional[3]: "PFD-1:B"
  bidirectional[4]: "PFD-1:QA"
  bidirectional[5]: "PFD-1:QB"
  bidirectional[6]: "PFD-2:A"
  bidirectional[7]: "PFD-2:B"

# Note: Analog pins are not supported in tt09
# You'll need to implement your PLL using digital components

# Updated yaml version for tt09
yaml_version: 9
