Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Jul 08 14:34:17 2018
| Host         : DESKTOP-MN1E3A1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_top_control_sets_placed.rpt
| Design       : lab4_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            9 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |              96 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+------------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+---------------------+------------------------+------------------+----------------+
|  btnRE         |                     | btnCE                  |                2 |              2 |
|  btnRE         | LSFR/E[0]           | btnCE                  |                1 |              4 |
|  CDIV/CLK      | LSFR/Q[5]_i_1_n_0   |                        |                3 |              6 |
|  btnRE         | LSFR/preQ_reg[0][0] | btnCE                  |                2 |              6 |
|  clk_IBUF_BUFG |                     |                        |                9 |             25 |
|  clk_IBUF_BUFG |                     | CDIV/count00           |                8 |             32 |
|  clk_IBUF_BUFG | CDIV/count00        | CDIV/count1            |                8 |             32 |
|  clk_IBUF_BUFG | CDIV/count1         | CDIV/count2            |                8 |             32 |
|  clk_IBUF_BUFG | CDIV/count2         | CDIV/count3[0]_i_1_n_0 |                8 |             32 |
+----------------+---------------------+------------------------+------------------+----------------+


