A basic RISC Verilog core with a 3 stages pipeline.
Simulation of the core ![Capture](https://github.com/user-attachments/assets/7da52a02-8356-4c1e-9b3e-6947f472ca68)
