


                              IC Compiler II (TM)

             Version T-2022.03-SP4 for linux64 - Aug 31, 2022 -SLE

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Loading user preference file /home1/BPPD08/NavEeN/.synopsys_icc2_gui/preferences.tcl
Warning: Cannot use command line editor for terminal type 'xterm-256color'. (CLE-100)
open_lib raven_soc.dlib
Information: Loading library file '/home1/BPPD08/NavEeN/internship/top/work/raven_soc.dlib' (FILE-007)
Information: Loading library file '/home1/BPPD08/NavEeN/internship/top/work/CLIBs/saed14rvt_ss0p6v_c.ndm' (FILE-007)
Information: Loading library file '/home1/BPPD08/NavEeN/internship/top/work/CLIBs/saed14lvt_ss0p_c.ndm' (FILE-007)
Information: Loading library file '/home1/BPPD08/NavEeN/internship/top/work/CLIBs/saed14rvt_ulvl_ss0p_c_i0p6v.ndm' (FILE-007)
Information: Loading library file '/home1/BPPD08/NavEeN/internship/top/work/CLIBs/saed14lvt_ulvl_ss0p_c_i0p6v.ndm' (FILE-007)
Information: Loading library file '/home1/BPPD08/NavEeN/internship/top/work/CLIBs/saed14rvt_dlvl_ss0p_c_i0p6v.ndm' (FILE-007)
Information: Loading library file '/home1/BPPD08/NavEeN/internship/top/work/CLIBs/saed14lvt_dlvl_ss0p_c_i0p6v.ndm' (FILE-007)
Information: Loading library file '/home1/BPPD08/NavEeN/internship/top/work/CLIBs/EXPLORE_physical_only.ndm' (FILE-007)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_ss0p6v125c', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14lvt_ss0p6vm40c', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_ulvl_ss0p6vm40c_i0p6v', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14lvt_ulvl_ss0p6vm40c_i0p6v', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_dlvl_ss0p6vm40c_i0p6v', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14lvt_dlvl_ss0p72vm40c_i0p6v', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'EXPLORE_physical_only', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library 'raven_soc.dlib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Information: Auto created reference libraries are up-to-date, no need to rebuild. (LIB-084)
{raven_soc.dlib}
icc2_shell> set max_core 16
16
icc2_shell> source -echo ../scripts/design_setup.tcl
##########################################################################################
# Script: design_setup.tcl
# Version: U-2022.12-SP4
# Copyright (C) 2014-2023 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
###+DESIGN SETUP
##########################################################################################
##########################################################################################
### GENERAL
##########################################################################################
set DESIGN_NAME 		"raven_soc" ;# Required; name of the design to be worked on; used as the block name for save_block or copy_block operations
;# If you are starting from init_design with verilog or RTL, this is also the top module name
set LIBRARY_SUFFIX		"" ;# Optional; suffix for the design library name ; default is unspecified  
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Optional; name of the design library; 
;# If you are starting from init_design, no need to change this; it will be populated with values from DESIGN_NAME & LIBRARY_SUFFIX
set TECHLIB_DATA_DIR		"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf" ;# Used to point to directory where technology data is installed for the site. 
;# Used by variables which use data from those directories.
set SUPPLEMENTAL_SEARCH_PATH		"/home1/14_nmts/14_nmts/references/opensparc/opensparc/" ;# Optional; a list of paths; addtional user provided search_path which is to be used by set search_path in rm_setup/header_*.tcl 
##########################################################################################
### BLOCK LABEL NAMES
## Label names ($DESIGN_NAME is the block name) : there's no need to change these
##########################################################################################
set INIT_DESIGN_BLOCK_NAME		"init_design"			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_FROM_BLOCK_NAME		$ROUTE_OPT_BLOCK_NAME		;# Label name of the input block in chip_finish.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_FROM_BLOCK_NAME	$CHIP_FINISH_BLOCK_NAME 	;# Label name of the input block in icv_in_design.tcl
set ICV_IN_DESIGN_BLOCK_NAME		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the input block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
set ENDPOINT_OPT_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME		;# Label name of the input block in endpoint_opt.tcl
set ENDPOINT_OPT_BLOCK_NAME		"endpoint_opt"			;# Label name to be used when saving a block in endpoint_opt.tcl
set TIMING_ECO_FROM_BLOCK_NAME		$ICV_IN_DESIGN_BLOCK_NAME	;# Label name of the input block in timing_eco.tcl
set TIMING_ECO_BLOCK_NAME		"timing_eco" 			;# Label name to be used when saving a block in timing_eco.tcl
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ICV_IN_DESIGN_BLOCK_NAME	;# Label name of the input block in functional_eco.tcl;
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set FLOORPLAN_BLOCK_NAME                "floorplan" 			;# Label name to be used when saving a block in floorplan.tcl.
set REDHAWK_IN_DESIGN_FROM_BLOCK_NAME   $ROUTE_OPT_BLOCK_NAME		;# Label name of the starting block for redhawk_in_design_pnr.tcl and rhsc_in_design_pnr.tcl;
set REDHAWK_IN_DESIGN_BLOCK_NAME 	"redhawk_in_design"		;# Label name of the starting block for redhawk_in_design_pnr.tcl and rhsc_in_design_pnr.tcl;
##########################################################################################
### DESIGN PLANNING SETUP 
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE			"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL		"bottom" ;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set SUB_BLOCK_LIBRARIES			[list ] ;# Provide a list of libraries for blocks built top-down (via the hierarchical DP flow) to be included as a reference library.
;# There should be a one-to-one mapping with the block references defined in SUB_BLOCK_REFS. 
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
set CTL_FOR_ABSTRACT_BLOCKS		[list ] ;# provide a list of the full path to each ctl model required by top level compile
set SKIP_ABSTRACT_GENERATION            false	;# Option to skip creation of abstracts in PNR flow scripts. 
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for place_opt.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for clock_opt_cts.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for clock_opt_opto.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for route_auto.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for route_opt.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for chip_finish.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for icv_in_design.  The view can be "abstract" (default) or "design".
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ;# "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
set LIBRARY_DB_PATH        		"" ;# Option to provide path to dbs that may be needed un implementation tools when dbs referenced inside NDM do not reside local
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to source $PROMOTE_ABSTRACT_CLOCK_DATA_FILE and promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
set PROMOTE_ABSTRACT_CLOCK_DATA_FILE 	"promote_abstract_clock_data_script.tcl" ;# Specify a file which contains the block clock data promotion commands.  A template is provided in rm_user_plugin_scripts/promote_abstract_clock_data_script.tcl
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
set WRITE_OASIS_ALLOW_INCOMPATIBLE_UNITS false ; ## Specify whether to allow incompatible units during write_oasis
set WRITE_GDS_ALLOW_INCOMPATIBLE_UNITS 	false ; ## Specify whether to allow incompatible units during write_gds
##########################################################################################
### INIT_DESIGN
## Variables for design prep which are used by init_design.tcl
## Fill in the variables in 1, 2, 3, and 4 below as needed.
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | NDM; default is ASCII; minimum required design inputs are listed below accordingly;
;# 1.ASCII: gated netlist and other ascii design input files;
;#   required inputs: $VERILOG_NETLIST_FILES, and $UPF_FILE;  
;#   typically required inputs: $TCL_FLOORPLAN_FILE or $DEF_FLOORPLAN_FILES for floorplan 
;#   (unless flat DP-RM is used for floorplanning where $TCL_FLOORPLAN_FILE will be automatically specified through DP-RM generated header_from_dprm.tcl) 
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command; sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   required inputs: DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   note: init_design.tcl assumes floorplan is part of the write_icc2_files output and does not source any addtional floorplan fills  
;#   note: commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below) 
;# 3.NDM: specify your own floorplanned NDM path and skip the design creation steps (netlist reading, load_upf, read_def etc are skipped);
;#   required inputs: INIT_DESIGN_INPUT_LIBRARY and INIT_DESIGN_INPUT_BLOCK_NAME;
;#   init_design.tcl copies the specified INIT_DESIGN_INPUT_LIBRARY as DESIGN_LIBRARY and INIT_DESIGN_INPUT_BLOCK_NAME as INIT_DESIGN_BLOCK_NAME
;#   note: init_design.tcl assumes the specified block is floorplanned and does not source any addtional floorplan fills
set INIT_DESIGN_INPUT_LIBRARY 	"" ;# specify a library name as the source library for copying if INIT_DESIGN_INPUT = NDM
set INIT_DESIGN_INPUT_BLOCK_NAME "" ;# specify a block name (with or witout label) as the input block if INIT_DESIGN_INPUT = NDM
set EARLY_DATA_CHECK_POLICY	"none" ;# none|lenient|strict ;RM default is none;
;# lenient and strict trigger corresponding set_early_data_check_policy -policy $EARLY_DATA_CHECK_POLICY command and report_early_data_checks; 
;# specify none to disable the set_early_data_check_policy command
##################################################
### LIBRARY SETUP
## 1. Reference libraries
##################################################
## For pre-created CLIB or fusion reference libraries
## These will be added as reference library by using create_lib -ref_libs in init_design/init_dp
set REFERENCE_LIBRARY 			 "/home1/BPPD08/NavEeN/internship/spimemio/macro/spimemio.ndm/ \
			 		/home1/BPPD08/NavEeN/internship/simpleuart/macro/simpleuart.ndm/ \
					 /home1/14_nmts/14_nmts/stdcell_hvt/ndm/saed14hvt_frame_only.ndm \
                                         	 /home1/14_nmts/14_nmts/stdcell_slvt/ndm/saed14slvt_frame_only.ndm \
				  	  /home1/14_nmts/14_nmts/stdcell_rvt/ndm/saed14rvt_frame_only.ndm \
				   	  /home1/14_nmts/14_nmts/stdcell_lvt/ndm/saed14lvt_frame_only.ndm";
# Required; a list of reference libraries for the design library.
;# can be a list of CLIB reference libraries, a list of fusion reference libraries, or both
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
## For on-the-fly CLIB reference library creation using create_lib in init_design
## This is useful if you have frames and dbs but don't have CLIBs for these libraries and want CLIB to be created on-the-fly during create_lib
## Specify both frame list and db list below and CLIBs will be created during create_lib design library creation
## Please note that using fusion library disqualifies the use of on-the-fly CLIB creation. The tool does not support both together.
set CLIB_REFERENCE_LIBRARY_CONFIGURATION_FLOW_FRAME_LIST [list ] ;# a list of frames for on-the-fly CLIB reference library creation; ex : "[glob /path1/std/* /path2/*]"
set CLIB_REFERENCE_LIBRARY_CONFIGURATION_FLOW_DB_LIST [list ] ;# a list of dbs for on-the-fly CLIB reference library creation; ex : "[glob /path1/std/db/*.db /path2/sram/db/*.db]"
## For on-the-fly fusion reference library creation using Makefile's create_fusion_reference_library target
set FUSION_REFERENCE_LIBRARY_FRAM_LIST  "/home1/14_nmts/14_nmts/stdcell_hvt/ndm/saed14hvt_frame_only.ndm \
				         /home1/14_nmts/14_nmts/stdcell_slvt/ndm/saed14slvt_frame_only.ndm \
				        /home1/14_nmts/14_nmts/stdcell_rvt/ndm/saed14rvt_frame_only.ndm \
				       /home1/14_nmts/14_nmts/stdcell_lvt/ndm/saed14lvt_frame_only.ndm" ;# a list of frames (or ndm) for on-the-fly fusion reference library creation; ex : "[glob /path1/std/ndm/*.ndm /path2/sram/ndm/*.ndm]"
set FUSION_REFERENCE_LIBRARY_DB_LIST 	     "/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p72v125c.db \
			   	      /home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p72v125c_i0p6v.db \
			                /home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p72v125c_i0p6v.db \
			                /home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p72v125c.db" ;# a list of dbs for on-the-fly fusion reference library creation; ex : "[glob /pa                                             th1/std/db/*.db /path2/sram/db/*.db]"
set FUSION_REFERENCE_LIBRARY_DIR   	"./local_fusion_library" ;# specify fusion library output directory; default is local_fusion_library;
;# if you are running Makefile's create_fusion_reference_library target, this is the output directory for the on-the-fly fusion library creation; 
set LINK_LIBRARY			         "/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p6v125c.db \ 
                   				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p6vm40c.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p6vm40c.db
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p72v125c.db \
	         				/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p6vm40c_i0p6v.db \
	         				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ulvl_ss0p6vm40c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ulvl_ss0p72v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p72v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p6vm40c_i0p6v.db \
	         				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_dlvl_ss0p72vm40c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_dlvl_ss0p6v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p72v125c_i0p6v.db \
	        				 /home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p72vm40c.db";# Optional; specify a list of .db files
;# required for running VC-LP (vc_lp.tcl) and Formality (fm.tcl)
set COMPRESS_LIBS			false	;# Optional; save libs as compressed NDM; only used by DP (rm_*_dp_hier_scripts/init_dp.tcl)
set TCL_MULTI_VT_CONSTRAINT_FILE	"multi_vth_constraint_script.tcl" ;# A Tcl file which defines and applies multi Vt constraints
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST).
## Below are set_lib_cell_purpose.tcl specific variables. Only applicable if set_lib_cell_purpose.tcl is used.
set TIE_LIB_CELL_PATTERN_LIST 		"*TIE*" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set POWER_OPT                            "*CK* *DCAP*"; #POWER OPTIMIZATION CELLS
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"*BUF*S* *INV*S*" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"*BUF*S* *BUF*PS* *CLK*" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"*BUF*S* *INV*S* *CK*" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
##################################################
### TECHNOLOGY
## 2. Tech files and setup
##################################################
set TECH_FILE 			"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in RM. 
set TECH_LIB			"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf"	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set PARASITIC_TECH_LIB		""	;# Specifies one library as a dedicated parasitic technology library
;# This is automatically added to the create_lib -ref_libs list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true ;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl" ;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false
set PHYSICAL_RULES_FILE 	""	;# Optional; Specify a file in PRF format which specifies tech/library physical rules and attributes.
set DESIGN_LIBRARY_SCALE_FACTOR	""	;# Optional; Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which implies one unit is one Angstrom or 0.1nm.
set TCL_USER_LIBRARY_SETUP_SCRIPT    "" ;# Optional TCL file to be sourced at the beginning of init_design.tcl intended to load user's own library setup script.
;# This file can populate the RM variables: TECH_FILE, REFERENCE_LIBRARY, STREAM_FILES_FOR_MERGE, LINK_LIBRARY
## For redundant via insertion
set ENABLE_REDUNDANT_VIA_INSERTION	false ;# false|true; tool default false; optional in RM; enables redundant via insertion in clock_opt_opto.tcl, route_auto.tcl, and route_opt.tcl
set ENABLE_POST_ROUTE_OPT_REDUNDANT_VIA_INSERTION	false ;# false|true; tool default false; optional in RM; enables redundant via insertion after hyper_route_opt
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# via mapping file is required for redundant via insertion; 
;# Example : examples/TCL_USER_REDUNDANT_VIA_MAPPING_FILE.txt
set TCL_USER_REDUNDANT_VIA_SCRIPT	"" ;# Optional; User provided redundant via insertion script that when defined is sourced in place of the default redundant via insertion flow.
## For performance via ladder
set ENABLE_PERFORMANCE_VIA_LADDER	false ;# false|true; RM default false; For set_stage -step synthesis or -step placement, if this is true and  design is 7nm or smaller,  
;# the set_stage command sets route.auto_via_ladder.update_during_route, place.legalize.enable_via_ladder_checks, vl.flow.enable_convergence_flow to true. 
;# It runs the setup_performance_via_ladder -effort high command, and sources a file output from the command. 
;# For set_stage -step post_cts_opto, if this is true and design is 7nm or smaller, opt.common.enable_via_ladder_insertion is set to true.
;# For more details, refer to the man page of the set_stage command.
set TCL_ANTENNA_RULE_FILE		"/home1/14_nmts/14_nmts/tech/icv_drc/saed14nm_1p9m_ant_drc_rules.rs" ;# Antenna rule file; Example : examples/TCL_ANTENNA_RULE_FILE.txt
##################################################
### MCMM SCENARIO/MODE/CORNER SETUP 
##################################################
set TCL_MCMM_SETUP_FILE		"../scripts/TCL_MCMM_SETUP_FILE.explicit.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided : 
;# examples/TCL_MCMM_SETUP_FILE.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# examples/TCL_MCMM_SETUP_FILE.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
set TCL_PARASITIC_SETUP_FILE	"../scripts/TCL_PARASITIC_SETUP_FILE.tcl"	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in examples/TCL_PARASITIC_SETUP_FILE.tcl
set TCL_MODE_CORNER_SCENARIO_MODEL_ADJUSTMENT_FILE "" ;# Optional; specify a file for adjustment of modes/corners/scenarios/models
;# this file will be sourced in every step after scenario management is completed
set TCL_POCV_SETUP_FILE			"" ;# Optional; provide your own file for POCV setup such as POCV mapping; 
;# Refer to examples/TCL_POCV_SETUP_FILE.tcl for sample commands
set TCL_AOCV_SETUP_FILE			"" ;# Optional; provide your own file for AOCV setup such as AOCV mapping; 
;# Refer to examples/TCL_AOCV_SETUP_FILE.tcl for sample commands; only executes if TCL_POCV_SETUP_FILE is null
set TCL_PVT_CONFIGURATION_FILE		"" ;# Optional; specify a file for user customized set_pvt_configuration commmands;
;# this file will be sourced in every step after init_design step before open_lib
set PREROUTE_CTS_PRIMARY_CORNER "" ;# ; RM default is unspecified; sets cts.compile.primary_corner; optional in RM;
;# CTS automatically picks a corner with worst delay as the primary corner for its compile stage, 
;# which inserts buffers to balance clock delays in all modes of the corner; 
;# this setting allows you to manually specify a corner for the tool to use instead
########################################################################################## 
## Variables for scenario activation and focused scenario
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"func::ss0p6vm40c" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "func::ss0p6vm40c" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"func::ss0p6vm40c" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "$ROUTE_OPT_ACTIVE_SCENARIO_LIST" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# with GRE, the same set of scenarios are recommended to be used across clock_opt_opto, route_auto, and route_opt
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"$ROUTE_OPT_ACTIVE_SCENARIO_LIST" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# with GRE, the same set of scenarios are recommended to be used across clock_opt_opto, route_auto, and route_opt
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ENDPOINT_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during endpoint_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TIMING_ECO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during the timing_eco step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_FOCUSED_SCENARIO		"" ;# Specify a dominant scenario for timing driven route. Timing driven route assigns layer based on the dominant scenario;
;# default is not specified and tool will pick it based on timing QoR per scenario.
;# If specified, script sets route.common.focus_scenario in clock_opt_opto.tcl before GRE. 
##################################################
### LOGICAL INPUTS
## 3. Verilog, dc inputs, upf, mcmm, timing, etc 
##################################################
set DCRM_RESULTS_DIR  		"../results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that the tool can source.    
set VERILOG_NETLIST_FILES	"../dc_outputs/raven_soc.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
set UPF_FILE 			"../files/raven_soc.upf"	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
;#      for hierarchical designs using ETMs, load the block upf file
;#      for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#		load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	"../dc_outputs/raven_soc.supplement.upf"      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set SAIF_FILE_LIST			"" ;# Specify a SAIF file or a list of SAIF files and options for accurate power computation
;# Example for single SAIF use : set SAIF_FILE_LIST 1.saif;
;# Example for multiple SAIF and options : set SAIF_FILE_LIST "{1.saif -scaling_ratio 5 -weight 2} {2.saif -scaling_ratio 5} {3.saif -path xyz}"
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE_LIST related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE_LIST related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE_LIST related; name of the target instance on which activity is to be annotated.
##################################################
### PHYSICAL INPUTS
## 4. DEF, floorplan, placement constraints, etc 
##################################################
set TCL_FLOORPLAN_FILE			"" ;# Optional; Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details
set DEF_FLOORPLAN_FILES			"" ;# Optional; DEF files which contain the floorplan information; for ex: "1.def 2.def"; not required for DP
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or NDM
set DEF_READ_OPTIONS			"-add_def_only_objects all" ;# default is "-add_def_only_objects all"; set it to "" (empty) if you don't need any option
;# specifies the options used by read_def command
set DEF_RESOLVE_PG_NETS			true ;# false|true (default); Resolves conflicts between pg network with power domains.
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after TCL_FLOORPLAN_FILE or DEF_FLOORPLAN_FILE is read; 
;# can be used to cover additional floorplan constructs,such as bounds, pin guides, or route guides, etc
set SITE_SYMMETRY_LIST			"" ;# Optional; Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script
set DEF_SCAN_FILE			"" ;# Optional; A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or NDM, as SCANDEF is expected to be loaded already   
set TCL_FLOORPLAN_RULE_SCRIPT		"" ;# Specify your floorplan rule file (which contains set_floorplan_*_rules commands) or a script to generate such rules;
;# if specified, will be sourced in init_design.tcl for check_floorplan_rules and for some nodes, it will be sourced by sidefiles
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# Example : examples/TCL_USER_SPARE_CELL_PRE_SCRIPT.tcl
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# Example : examples/TCL_USER_SPARE_CELL_POST_SCRIPT.tcl
set SWITCH_CONNECTIVITY_FILE    	"" ;# Specify switch connectivity file
set ENABLE_FLOORPLAN_CHECKS		true ;# false|true (default); Enables floorplan checks performed by rm_check_design during init_design stage
set CTS_NDR                              "../RM_FPU/RM/cts_ndr.tcl"; #CTS NDR Rules
########################################################################################## 
### DFT SETUP 
##########################################################################################
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
########################################################################################## 
###+FLOW STEP CONFIGURATION
########################################################################################## 
########################################################################################## 
### ENDPOINT_OPT SETUP
## Variables for route_opt target endpoint PBA CCD (used by endpoint_opt.tcl) 
##########################################################################################
set ENDPOINT_OPT_MAX_PATHS 		"10000" ;# Required input; an integer; specify number of paths to collect; default 10000
set ENDPOINT_OPT_SLACK_THRESHOLD	"-0.001" ;# Required input; a float with unit in ns; collect paths with slack worse than the specified value for target endpoint to work on; 
;# default is -0.001 when current timing unit is ns; user specifeid value is based on the timing unit of the current design;
;# if user specified threshold is less than -1ps, the proc will set it to -0.001ns (i.e. -1ps).
set ENDPOINT_OPT_TARGET_SCENARIOS	"*" ;# Required input; a list of scenarios; collect timing paths from the specified scenarios for target endpoint to work on; 
;# default is * which means all active setup scenarios will be included
set ENDPOINT_OPT_LOOP			1 ;# Required input; an integer; specify number of loops; default is 1
set ENDPOINT_OPT_PATH_GROUP_FILTER 	"" ;# Optional input; specify a filter to exclude certain path groups from route_opt target endpoint PBA CCD; to be used by get_path_groups -filter  
;# for example, set ENDPOINT_OPT_PATH_GROUP_FILTER "name!~IN* && name!~OUT* && name!~*default*" -> exlcudes IO and default path groups
########################################################################################## 
### CHIP FINISH SETUP
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
## Std cell filler and decap cells used by chip_finish step and post ECO refill in timing_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"RM_filler" ;# A string to specify the prefix for metal filler (decap) cells. Required if running ECO flow.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
### ICV IN-DESIGN SETUP
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 		"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 		"z_check_drc" ;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
set ICV_IN_DESIGN_DRC_USER_DEFINED_OPTIONS 	"" ;# Specify user defined ICV options for signoff_check_drc.
set ICV_IN_DESIGN_DRC_FILL_VIEW_DATA 		"read" ;# Specify when to read the fill view data. Valid options are read (default) | read_if_uptodate | discard
set ICV_IN_DESIGN_DRC_CELL_VIEWS 		"frame" ;# Specify library cell view to read. Valid options are frame (default) | layout | design;  
;# See signoff.check_drc.read_layout_views & signoff.check_drc.read_design_views MAN pages for additional details.
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES 	"" ;# Specify cell types to exclude from analysis.  Valid options are lib_cell | macro | pad | filler.  
;# By default, all cell types are checked.  See signoff.check_drc.excluded_cell_types MAN pages for additional details.
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_SYNDP ""
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_SYNPNR ""
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_FINISH ""
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS 	false ;# By default (false), DRC violations inside cell instances are reported.  
;# Set to "true" to skip reporting of DRC inside cell instances.
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_SYNDP	false
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_SYNPNR 	false
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_FINISH 	false
set ICV_IN_DESIGN_DRC_SELECT_RULES 		"" ;# Specify design rules to check.  The specified rules will be the only rules evaluated.  By default, all design rules are checked.
set ICV_IN_DESIGN_DRC_SELECT_RULES_SYNDP		""
set ICV_IN_DESIGN_DRC_SELECT_RULES_SYNPNR 		""
set ICV_IN_DESIGN_DRC_SELECT_RULES_FINISH		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES 		"" ;# Specify design rules to omit from checking.  By default, all design rules are checked.
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_SYNDP		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_SYNPNR		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_FINISH		""
set STREAM_FILES_FOR_MERGE 			"" ;# Specify a list of stream (GDS or OASIS) files to be merged into the current design for signoff_check_drc or signoff_create_metal_fill.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_DRC				true ;# true|false; true enables signoff_check_drc.
set ICV_IN_DESIGN_ADR 				false ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is false
set ICV_IN_DESIGN_ADR_RUNDIR 			"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_USER_DEFINED_OPTIONS 	"" ;# Specify user defined ICV options for singoff_fix_drc.
set ICV_IN_DESIGN_POST_ADR_RUNDIR 		"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 		"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR		"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR		"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_ADR_SELECT_RULES 		"" ;# Specify the non DPT rules to be fixed by ADR
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 			false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNSET		"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_METAL_FILL_RUNDIR		"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_USER_DEFINED_OPTIONS "" ;# Specify user defined ICV options for signoff_create_metal_fill.
set ICV_IN_DESIGN_METAL_FILL_FIX_DENSITY_ERRORS "false" ;# Specify if density rules will be honored during fill insertion, removal, or addition.  
;# See signoff.create_metal_fill.fix_density_errors for additional details.
set ICV_IN_DESIGN_METAL_FILL_SELECT_LAYERS 	"" ;# Specify layers on which to insert metal fill.  By default, all routing layers will be filled.
set ICV_IN_DESIGN_METAL_FILL_COORDINATES 	"" ;# Specify the coordinates to be filled.  By default, the entire design will be filled.
;# For example: {{llx lly} {urx ury}} for rectangular; {{x1 y1} {x2 y2}...{xn yn}} for rectilinear
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" ;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_ECO_THRESHOLD 	"" ;# Specify the percent change to perform incremental fill.  If unspecified, the tool default value is used.
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR 	"z_MFILL_after" ;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | ; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use tool auto generated track_fill_params.rh file or your own paramter file.
set ICV_IN_DESIGN_BASE_FILL false               ; # Enable/disable indesign base fill
set ICV_IN_DESIGN_BASE_FILL_RUNSET ""           ;# Specify the foundry runset for signoff_create_metal_fill command (base layer fill)
set ICV_IN_DESIGN_BASE_FILL_RUNDIR "z_icvFill"  ; # The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_BASE_FILL_FOUNDRY_NODE ""          ; # Specify the foundry node for indesign base fill
set ICV_IN_DESIGN_ENABLE_ALL_LAYER_CHECK true ;# Use to disable all layer checks to limit false errors from missing layout. On by default.
########################################################################################## 
### REDHAWK REDHAWK-SC SETUP
## Variables for Redhawk & Redhawk-SC (RHSC) in-design related settings 
## (used by redhawk_in_design_pnr.tcl & rhsc_in_design_pnr.tcl ; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_SC_DIR                      "" ;# Required; path to RedHawk-SC binary
set REDHAWK_DIR				"" ;# Required; path to RedHawk binary
set REDHAWK_GRID_FARM	        	"" ;# Optional; commands to submit RedHawk/RedHawk-SC in GRID FARM
set REDHAWK_PAD_FILE_NDM                "" ;# The file include tap points on NDM. Default is top level pins.
set REDHAWK_PAD_FILE_PLOC               "" ;# Specify Redhawk pad file
set REDHAWK_PAD_CUSTOMIZED_SCRIPT       "" ;# User script to run command create_taps with different options 
;# Example : ./examples/REDHAWK_PAD_CUSTOMIZED_SCRIPT.txt
set REDHAWK_FREQUENCY			"" ;# Optional to pass frequency to RedHawk 
set REDHAWK_TEMPERATURE			"" ;# Optional to pass temperature to RedHawk
set REDHAWK_SCENARIO		        "" ;# Optional to specify current scenario for running RedHawk
set REDHAWK_MCMM_SCENARIO_CONFIG        "" ;# Optional to specify MCMM for running Redhawk or RHSC on GRID system or local machine
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rh.rhsc.GRID.tcl 			--> for IRDP/IRDCCD on GRID system
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rh.rhsc.local.tcl 			--> for IRDP/IRDCCD on local machine
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rhsc.customized_python.GRID.tcl 	--> for IRDP/IRDCCD by customized python on GRID system
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rhsc.customized_python.local.tcl 	--> for IRDP/IRDCCD by customized python on local machine
;# examples/REDHAWK_MCMM_CONFIG.analysis.rh.rhsc.GRID.tcl 				--> for Rail Analysis on GRID system 
;# examples/REDHAWK_MCMM_CONFIG.analysis.rh.rhsc.local.tcl 				--> for Rail analysis on local machine
;# examples/REDHAWK_MCMM_CONFIG.analysis.rhsc.customized_python.GRID.tcl  		--> for Rail Analysis by customized python on GRID system
;# examples/REDHAWK_MCMM_CONFIG.analysis.rhsc.customized_python.local.tcl 		--> for Rail Analysis by customized python on local machine
set REDHAWK_USE_FC_POWER                false;# Optional. Set to true to use the tool's power engine insetead of RedHawk/RHSC power engine. By default RedHawk/RHSC power engine is used.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_LAYER_MAP_FILE              "" ;# Optional. The file include process layer name and LEF layer name
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"static" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file as Redhawk standalone run tcl file.
set RHSC_PYTHON_SCRIPT_FILE             "" ;# Optional. Specify a file as RHSC standalone run python script
set RHSC_GENERATE_COLLATERAL	        "" ;# Optional. The command analyze_rail only generate TWF, DEF, SPEF, PLOC files, this work with RHSC_PYTHON_SCRIPT_FILE
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ;# Optional. Set Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ;# Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ;# Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ;# Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ;# Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
set REDHAWK_PGA_CUSTOMIZED_SCRIPT       "" ;# Optional to add customized PGA setting
;# Example : ./examples/REDHAWK_PGA_CUSTOMIZED_SCRIPT.txt
########################################################################################## 
### TIMING ECO SETUP
## Variables for Timing ECO related settings (used by timing_eco.tcl)
##########################################################################################
## The following ECO_OPT* variables are for ECO fusion.  The PT setup is also needed when implementing the user provided PT change file, as PT reporting is run.
set ECO_OPT_ENGINE                      "pt" ;# Required by eco_opt to specify which tool is used to perform the fusion ECO. Valid values are pt|primeeco|tweaker
set ECO_OPT_EXEC_PATH                   "" ;# Optional override for the eco engine executable used in eco_opt. When left NULL the executable loaded in the environment
;# will be used. This is dependent on the ECO_OPT_ENGINE selected regarding path to pt_shell or tweaker executable
set ECO_OPT_DB_PATH			"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ECO_OPT_RECIPE_INFO			"" ;# Required for eco_opt to spec one or more types of fixes to perform. This variable can be a single type or a list of one or 
;# more groups of types to fix within the session. The variable can contain a single type (e.g. "max_transition") to fix. It can
;# also provide a group of types to fix within the same eco_opt (e.g. "{max_transition setup}"). Finaly, it can specify a list
;# of groups to perform across multiple eco_opt commands ( e.g. "{max_transition setup} hold"). The types supported across all
;# engine options are max_capacitance|max_transition|setup|hold. For primeeco and tweaker the support is captured in the configured
;# ECO_OPT_ENGINE_SCRIPT file. The PT option supports a number of other built-in types found in the eco_opt man page.
set ECO_OPT_ENGINE_SCRIPT		"" ;# Required when ECO_OPT_ENGINE is primeeco or tweaker. This script provides the specifics for how each engine performs each 
;# of the eco fix types. It varies by engine so should be coordinated with ECO_OPT_ENGINE setting. 
;# The base primeeco script is prime_eco_opt_fix.tcl and the base tweaker script is tweaker_eco_opt.tcl are provided with the flow.
set ECO_OPT_PHYSICAL_MODE		"" ;# Specify none, open_site, or occupied_site to guide physical impact.  If not specified, the tool default of "open_site" is run.
set ECO_OPT_WITH_PBA 			false ;# Default false; sets time.pba_optimization_mode to path to enable PBA for eco_opt
set ECO_OPT_EXTRACTION_MODE		"fusion_adv" ;# fusion_adv|in_design|none; default is fusion_adv; sets extract.starrc_mode to corresponding value;
;# fusion_adv and in_design modes require ECO_OPT_STARRC_CONFIG_FILE to be specified;
;# refer to ROUTE_OPT_STARRC_CONFIG_FILE.example.txt for sample syntax
set ECO_OPT_STARRC_CONFIG_FILE 		"" ;# Required when using fusion_adv or in_design extraction modes; specify the configuration file
set ECO_OPT_WORK_DIR			"eco_opt_dir" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ECO_OPT_PRE_LINK_SCRIPT		"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ECO_OPT_POST_LINK_SCRIPT		"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
set ECO_OPT_PT_CORES_PER_SCENARIO	"4" ;# Specify the number of cores per scenario for PT DMSA.
set ECO_OPT_SIGNOFF_SCENARIO_PAIR	"" ;# Optional; Provide scenario constraints file for PT.  Uses a list of {scenario sdc} pairs.
set ECO_OPT_FILLER_CELL_PREFIX 		"$CHIP_FINISH_METAL_FILLER_PREFIX" ;# A string to specify the prefix used to identify filler cells to remove prior to running eco_opt.
;# The default is set the same as CHIP_FINISH_METAL_FILLER_PREFIX.	
set ECO_OPT_CUSTOM_OPTIONS 		""
## The following variables apply when using a user provided PT change file.
set PT_ECO_CHANGE_FILE 			"" ;# The eco_opt mode (default) is run when not set.  When set, this points to the PT change file to implement.
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
########################################################################################## 
### FUNCTIONAL ECO SETUP
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; the verilog file to be used for functional ECO.
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
set TCL_USER_PSC_AUTO_DERIVE_MAPPING_RULE_FILE "" ;# A file for freeze silicon PSC (PSC, or gate array cell) auto derive mapping rule; 
;# to be sourced before the eco_netlist command in functional_eco.tcl;
;# if PSC cells are inserted on the design, for running freeze silicon PSC flow, specify a auto derive mapping rule file;
########################################################################################## 
### USER PLUGIN SCRIPTS
## Variables for pre and post plugins 
#  Placeholder plugin scripts are available in the rm_user_plugin_scripts directory. Use of the placeholder scripts is not required. Path to the plugin scripts can be updated as needed. 
##########################################################################################
set TCL_USER_NON_PERSISTENT_SCRIPT 	"non_persistent_script.tcl" ;# An optional Tcl file to be sourced in each step after opening a block.
set TCL_USER_INIT_DESIGN_PRE_SCRIPT 	"init_design_pre_script.tcl" ;# An optional Tcl file to be sourced at the very beginning of init_design.tcl.
set TCL_USER_INIT_DESIGN_POST_SCRIPT 	"init_design_post_script.tcl" ;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"place_opt_pre_script.tcl" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"place_opt_post_script.tcl" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set TCL_USER_PLACE_OPT_INCREMENTAL_PLACEMENT_POST_SCRIPT "place_opt_incremental_placement_post_script.tcl" ;# An optional Tcl file for customizations after the incremental placement (create_place -incremental)
;# only applicable to non-SPG flow (ENABLE_SPG is false)
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"clock_opt_cts_pre_script.tcl" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"clock_opt_cts_post_script.tcl" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"clock_opt_opto_pre_script.tcl" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "clock_opt_opto_post_script.tcl" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"route_auto_pre_script.tcl" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"route_auto_post_script.tcl" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"route_opt_pre_script.tcl" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_1_POST_SCRIPT    "route_opt_1_post_script.tcl" ;# An optional Tcl file for customizations after first route_opt (for ex, customized secondary PG routing)
;# for hyper_route_opt, this is sourced after phase2 optimization
set TCL_USER_ROUTE_OPT_2_POST_SCRIPT    "route_opt_2_post_script.tcl" ;# An optional Tcl file for customizations after second route_opt (for ex, customized secondary PG routing)
;# for hyper_route_opt, this is sourced after phase2 optimization and right after TCL_USER_ROUTE_OPT_1_POST_SCRIPT is sourced
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"route_opt_post_script.tcl" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set TCL_USER_ENDPOINT_OPT_PRE_SCRIPT 	"endpoint_opt_pre_script.tcl" ;# An optional Tcl file for endpoint_opt.tcl to be sourced before the main command.
set TCL_USER_ENDPOINT_OPT_SCRIPT 	"" ;# An optional Tcl file for endpoint_opt.tcl to replace the pre-existing main commands.
set TCL_USER_ENDPOINT_OPT_POST_SCRIPT 	"endpoint_opt_post_script.tcl" ;# An optional Tcl file for endpoint_opt.tcl to be sourced after the main command.
set TCL_USER_TIMING_ECO_PRE_SCRIPT 	"timing_eco_pre_script.tcl" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_TIMING_ECO_POST_SCRIPT 	"timing_eco_post_script.tcl" ;# An optional Tcl file to be sourced after ECO operations.
set ENABLE_INCR_ROUTE_POST_ECO          "true" ;# Enable/disable post eco incremental route
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"chip_finish_pre_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"chip_finish_post_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"icv_in_design_pre_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"icv_in_design_post_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
set TCL_USER_REDHAWK_IN_DESIGN_PRE_SCRIPT "redhawk_in_design_pre_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced before Redhawk indesign flow.
set TCL_USER_REDHAWK_IN_DESIGN_POST_SCRIPT "redhawk_in_design_post_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced after Redhawk indesign flow. 
set TCL_USER_REDHAWK_SC_PRE_SCRIPT	"redhawk_sc_pre_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced before Redhawk SC flow.
set TCL_USER_REDHAWK_SC_POST_SCRIPT	"redhawk_sc_post_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced after Redhawk SC flow.
set TCL_USER_WRITE_DATA_PRE_SCRIPT 	"" ;# An optional Tcl file for write_data.tcl to be sourced before write_data
set TCL_USER_WRITE_DATA_POST_SCRIPT	"" ;# An optional Tcl file for write_data.tcl to be sourced after write_data
set TCL_USER_FLOORPLAN_PRE_SCRIPT 	"" ;# An optional Tcl file to be sourced at the beginning of floorplan.tcl 
set TCL_USER_FLOORPLAN_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced at the end of floorplan.tcl 
##########################################################################################
### REPORTING & DATA OUTPUT
## Reporting and other variables
##########################################################################################
set DEFINE_NAME_RULES_OPTIONS		"" ;# Optional; defines the naming rules used by change_names.
set OUTPUTS_DIR				"../outputs/" ;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR				"../reports/" ;# Directory to write reports; mainly used by report_qor.tcl
set LOGS_DIR				"../logs/" ;# Directory to logs; mainly used by Makefile*
set ENABLE_INLINE_REPORT_QOR		true ;# true|false; RM default true; enables inline intermediate report_qor calls during the implementation flow   
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_DEBUG			false ;# true|false; RM default false; generates non-SI timing reports during route_auto stage  
set REPORT_VERBOSE			false ;# true|false; RM default false; runs additional report_timing with -max_paths equal to 300 and -slack_lesser_than 0
set REPORT_DISABLE_GUI			false ;# true|false; RM default false; when used the application defaults the display to an offscreen image and does not use/or access the X display	 
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power during reporting
set REPORT_CLOCK_POWER			false ;# true|false; RM default false; set it to true to run report_clock_qor -type power after clock_opt_cts and route_opt stages
set REPORT_POWER_SAIF_FILE		"" ;# Optional; specify a SAIF file for "read_saif $REPORT_POWER_SAIF_FILE" before report_power in report_qor.tcl
set REPORT_POWER_SCALING_RATIO		"" ;# Optional; a float; specify the frequency ratio (SDC frequency/SAIF frequency) (or clock period ratio (SAIF clock period/SDC clock period));
;# if specified, triggers "set_power_clock_scaling -ratio $REPORT_POWER_SCALING_RATIO" command after "read_saif $REPORT_POWER_SAIF_FILE" in report_qor.tcl   
set REPORT_INIT_DESIGN_ACTIVE_SCENARIO_LIST    "" ;# A subset of scenarios to be made active when generating reports for the init_design step;
set REPORT_PLACE_OPT_ACTIVE_SCENARIO_LIST      "" ;# A subset of scenarios to be made active when generating reports for the place_opt step;
set REPORT_CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active when generating reports for the clock_opt_cts step;
set REPORT_CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active when generating reports for the clock_opt_opto step;
set REPORT_ROUTE_AUTO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the route_auto step;
set REPORT_ROUTE_OPT_ACTIVE_SCENARIO_LIST      "" ;# A subset of scenarios to be made active when generating reports for the route_opt step;
set REPORT_CHIP_FINISH_ACTIVE_SCENARIO_LIST    "" ;# A subset of scenarios to be made active when generating reports for the chip_finish step.
set REPORT_ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active when generating reports for the icv_in_design step;
set REPORT_ENDPOINT_OPT_ACTIVE_SCENARIO_LIST   "" ;# A subset of scenarios to be made active when generating reports for the endpoint_opt step;
set REPORT_TIMING_ECO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the the timing_eco step;
set REPORT_FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the the functional_eco step;
set REPORT_POWER_SAIF_MAP		"" ;# (optional) specify a SAIF map for report_power if REPORT_POWER_SAIF_FILE is also provided
set WRITE_QOR_DATA			true ;# true|false; report_qor.tcl also runs compare_qor_data command to generate QoR HTML file
set WRITE_QOR_DATA_DIR			"./qor_data" ;# Specify write_qor_data directory
set COMPARE_QOR_DATA_DIR		"./compare_qor_data" ;# Specify compare_qor_data directory
set REPORT_PARALLEL_MAX_CORES 		4 ;# specify core limit for parallel reporting
set REPORT_PARALLEL_SUBMIT_COMMAND 	"" ;# for parallel reporting; if specified, script uses job submission for report_qor.tcl
;# Note : if specified, enables parallel reporting; if not specified (default) runs sequential reporting
;# Example parallel submit command : qsub -cwd -P di -pe mt 4 -m n
set SET_HOST_OPTIONS_MAX_CORES		8 ;# specify core limit for set_host_options -max_cores
set TCL_USER_SUPPLEMENTAL_REPORTS_SCRIPT "" ;# Specify a supplemental reporting script for FC
set FUSION_REFERENCE_LIBRARY_LOG_DIR    "${LOGS_DIR}/lcsh" ;# specify log file directory for fusion library creation; default is $LOGS_DIR/lcsh;../logs//lcsh
set REPORT_QOR 0;
0
set CURRENT_STEP "init_design"init_design
icc2_shell> read_verilog $VERILOG_NETLIST_FILES
Loading verilog file '/home1/BPPD08/NavEeN/internship/top/dc_outputs/raven_soc.mapped.v'
Information: Reading Verilog into new design 'raven_soc' in library 'raven_soc.dlib'. (VR-012)
Number of modules read: 76
Top level ports: 279
Total ports in all modules: 2924
Total nets in all modules: 13205
Total instances in all modules: 9332
Elapsed = 00:00:00.52, CPU = 00:00:00.22
1
current_design ${DESIGN_NAME}
{raven_soc.dlib:raven_soc.design}
link_design
Using libraries: raven_soc.dlib saed14rvt_ss0p6v125c saed14lvt_ss0p6vm40c saed14rvt_ulvl_ss0p6vm40c_i0p6v saed14lvt_ulvl_ss0p6vm40c_i0p6v saed14rvt_dlvl_ss0p6vm40c_i0p6v saed14lvt_dlvl_ss0p72vm40c_i0p6v EXPLORE_physical_only
Linking block raven_soc.dlib:raven_soc.design
Information: User units loaded from library 'saed14rvt_ss0p6v125c' (LNK-040)
Visiting block EXPLORE_physical_only:spimemio.frame
Visiting block EXPLORE_physical_only:simpleuart.frame
Expanding block raven_soc.dlib:raven_soc.design
Design 'raven_soc' was successfully linked.
1
icc2_shell> reset_upf
Information: UPF constraints of the design have been removed. (UPF-132)
1
icc2_shell> if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {

  set_app_options -name mv.upf.enable_golden_upf -value true
}
mv.upf.enable_golden_upf true
if {[file exists [which $UPF_FILE]]} {
	load_upf $UPF_FILE

## For golden UPF flow only (if supplemental UPF is provided): read
#supplemental UPF file

if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {

	load_upf -supplemental $UPF_SUPPLEMENTAL_FILE

} elseif {$UPF_SUPPLEMENTAL_FILE != ""} {

puts "Error: UPF_SUPPLEMENTAL_FILE($UPF_SUPPLEMENTAL_FILE) is invalid. Please correct it."

}

puts "Info: Running commit_upf"
commit_upf

} elseif {$UPF_FILE != ""} {
puts "Error: UPF file($UPF_FILE) is invalid. Please correct it."
}
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/top/files/raven_soc.upf' (FILE-007)
load_upf "/home1/BPPD08/NavEeN/internship/simpleuart/files/simpleuart.upf" -scope simpleuart
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/simpleuart/files/simpleuart.upf' (FILE-007)
create_power_domain PD -include_scope
create_supply_port VDD -direction in 
create_supply_port VSS -direction in 
create_supply_net  VDD
create_supply_net VSS
set_domain_supply_net PD -primary_power_net VDD -primary_ground_net VSS
connect_supply_net VDD -ports VDD
connect_supply_net VSS -ports VSSload_upf "/home1/BPPD08/NavEeN/internship/spimemio/files/spimemio.upf" -scope spimemio
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/spimemio/files/spimemio.upf' (FILE-007)
create_power_domain PDm -include_scope
create_supply_port VDD -direction in 
create_supply_port VSS -direction in 
create_supply_port VDDo -direction in
create_supply_net  VDD
create_supply_net VSS
create_supply_net VDDo
set_related_supply_net -ground VSS -power VDDo
set_domain_supply_net PDm -primary_power_net VDD -primary_ground_net VSS
connect_supply_net VDD -ports VDD
connect_supply_net VDDo -ports VDDo
connect_supply_net VSS -ports VSS
create_power_domain PDs -include_scope
create_supply_port VDD -direction in 
create_supply_port VDDh -direction in 
create_supply_port VSS -direction in 
create_supply_net  VDD
create_supply_net  VDDh
create_supply_net VSS
set_domain_supply_net PDs -primary_power_net VDD -primary_ground_net VSS
connect_supply_net VDD -ports {VDD spimemio/VDDo simpleuart/VDD}
connect_supply_net VSS -ports {VSS simpleuart/VSS spimemio/VSS}
connect_supply_net VDDh -ports {VDDh spimemio/VDD}
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/top/dc_outputs/raven_soc.supplement.upf' (FILE-007)
#Generated by Design Compiler (R) NXT(T-2022.03-SP4) on Tue May 13 18:03:17 2025
#Supplemental UPF [includes derived supply exceptions]
connect_supply_net VDD -ports {cfgreg_do_8__UPF_LS/VDDL cfgreg_do_9__UPF_LS/VDDL cfgreg_do_10__UPF_LS/VDDL cfgreg_do_11__UPF_LS/VDDL cfgreg_do_16__UPF_LS/VDDL cfgreg_do_17__UPF_LS/VDDL cfgreg_do_18__UPF_LS/VDDL cfgreg_do_19__UPF_LS/VDDL cfgreg_do_20__UPF_LS/VDDL cfgreg_do_21__UPF_LS/VDDL cfgreg_do_22__UPF_LS/VDDL cfgreg_do_31__UPF_LS/VDDL rdata_0__UPF_LS/VDDL rdata_1__UPF_LS/VDDL rdata_2__UPF_LS/VDDL rdata_3__UPF_LS/VDDL rdata_4__UPF_LS/VDDL rdata_5__UPF_LS/VDDL rdata_6__UPF_LS/VDDL rdata_7__UPF_LS/VDDL rdata_8__UPF_LS/VDDL rdata_9__UPF_LS/VDDL rdata_10__UPF_LS/VDDL rdata_11__UPF_LS/VDDL rdata_12__UPF_LS/VDDL rdata_13__UPF_LS/VDDL rdata_14__UPF_LS/VDDL rdata_15__UPF_LS/VDDL rdata_16__UPF_LS/VDDL rdata_17__UPF_LS/VDDL rdata_18__UPF_LS/VDDL rdata_19__UPF_LS/VDDL rdata_20__UPF_LS/VDDL rdata_21__UPF_LS/VDDL rdata_22__UPF_LS/VDDL rdata_23__UPF_LS/VDDL rdata_24__UPF_LS/VDDL rdata_25__UPF_LS/VDDL rdata_26__UPF_LS/VDDL rdata_27__UPF_LS/VDDL rdata_28__UPF_LS/VDDL rdata_29__UPF_LS/VDDL rdata_30__UPF_LS/VDDL rdata_31__UPF_LS/VDDL flash_io3_do_UPF_LS/VDDL flash_io2_do_UPF_LS/VDDL flash_io1_do_UPF_LS/VDDL flash_io0_do_UPF_LS/VDDL flash_io3_oeb_UPF_LS/VDDL flash_io2_oeb_UPF_LS/VDDL flash_io1_oeb_UPF_LS/VDDL flash_io0_oeb_UPF_LS/VDDL cfgreg_do_4__UPF_LS/VDDL flash_clk_UPF_LS/VDDL cfgreg_do_5__UPF_LS/VDDL flash_csb_UPF_LS/VDDL ready_UPF_LS/VDDL}
connect_supply_net VDDh -ports {cfgreg_do_8__UPF_LS/VDDH cfgreg_do_9__UPF_LS/VDDH cfgreg_do_10__UPF_LS/VDDH cfgreg_do_11__UPF_LS/VDDH cfgreg_do_16__UPF_LS/VDDH cfgreg_do_17__UPF_LS/VDDH cfgreg_do_18__UPF_LS/VDDH cfgreg_do_19__UPF_LS/VDDH cfgreg_do_20__UPF_LS/VDDH cfgreg_do_21__UPF_LS/VDDH cfgreg_do_22__UPF_LS/VDDH cfgreg_do_31__UPF_LS/VDDH rdata_0__UPF_LS/VDDH rdata_1__UPF_LS/VDDH rdata_2__UPF_LS/VDDH rdata_3__UPF_LS/VDDH rdata_4__UPF_LS/VDDH rdata_5__UPF_LS/VDDH rdata_6__UPF_LS/VDDH rdata_7__UPF_LS/VDDH rdata_8__UPF_LS/VDDH rdata_9__UPF_LS/VDDH rdata_10__UPF_LS/VDDH rdata_11__UPF_LS/VDDH rdata_12__UPF_LS/VDDH rdata_13__UPF_LS/VDDH rdata_14__UPF_LS/VDDH rdata_15__UPF_LS/VDDH rdata_16__UPF_LS/VDDH rdata_17__UPF_LS/VDDH rdata_18__UPF_LS/VDDH rdata_19__UPF_LS/VDDH rdata_20__UPF_LS/VDDH rdata_21__UPF_LS/VDDH rdata_22__UPF_LS/VDDH rdata_23__UPF_LS/VDDH rdata_24__UPF_LS/VDDH rdata_25__UPF_LS/VDDH rdata_26__UPF_LS/VDDH rdata_27__UPF_LS/VDDH rdata_28__UPF_LS/VDDH rdata_29__UPF_LS/VDDH rdata_30__UPF_LS/VDDH rdata_31__UPF_LS/VDDH flash_io3_do_UPF_LS/VDDH flash_io2_do_UPF_LS/VDDH flash_io1_do_UPF_LS/VDDH flash_io0_do_UPF_LS/VDDH flash_io3_oeb_UPF_LS/VDDH flash_io2_oeb_UPF_LS/VDDH flash_io1_oeb_UPF_LS/VDDH flash_io0_oeb_UPF_LS/VDDH cfgreg_do_4__UPF_LS/VDDH flash_clk_UPF_LS/VDDH cfgreg_do_5__UPF_LS/VDDH flash_csb_UPF_LS/VDDH ready_UPF_LS/VDDH}
connect_supply_net VSS -ports {cfgreg_do_8__UPF_LS/VSS cfgreg_do_9__UPF_LS/VSS cfgreg_do_10__UPF_LS/VSS cfgreg_do_11__UPF_LS/VSS cfgreg_do_16__UPF_LS/VSS cfgreg_do_17__UPF_LS/VSS cfgreg_do_18__UPF_LS/VSS cfgreg_do_19__UPF_LS/VSS cfgreg_do_20__UPF_LS/VSS cfgreg_do_21__UPF_LS/VSS cfgreg_do_22__UPF_LS/VSS cfgreg_do_31__UPF_LS/VSS rdata_0__UPF_LS/VSS rdata_1__UPF_LS/VSS rdata_2__UPF_LS/VSS rdata_3__UPF_LS/VSS rdata_4__UPF_LS/VSS rdata_5__UPF_LS/VSS rdata_6__UPF_LS/VSS rdata_7__UPF_LS/VSS rdata_8__UPF_LS/VSS rdata_9__UPF_LS/VSS rdata_10__UPF_LS/VSS rdata_11__UPF_LS/VSS rdata_12__UPF_LS/VSS rdata_13__UPF_LS/VSS rdata_14__UPF_LS/VSS rdata_15__UPF_LS/VSS rdata_16__UPF_LS/VSS rdata_17__UPF_LS/VSS rdata_18__UPF_LS/VSS rdata_19__UPF_LS/VSS rdata_20__UPF_LS/VSS rdata_21__UPF_LS/VSS rdata_22__UPF_LS/VSS rdata_23__UPF_LS/VSS rdata_24__UPF_LS/VSS rdata_25__UPF_LS/VSS rdata_26__UPF_LS/VSS rdata_27__UPF_LS/VSS rdata_28__UPF_LS/VSS rdata_29__UPF_LS/VSS rdata_30__UPF_LS/VSS rdata_31__UPF_LS/VSS flash_io3_do_UPF_LS/VSS flash_io2_do_UPF_LS/VSS flash_io1_do_UPF_LS/VSS flash_io0_do_UPF_LS/VSS flash_io3_oeb_UPF_LS/VSS flash_io2_oeb_UPF_LS/VSS flash_io1_oeb_UPF_LS/VSS flash_io0_oeb_UPF_LS/VSS cfgreg_do_4__UPF_LS/VSS flash_clk_UPF_LS/VSS cfgreg_do_5__UPF_LS/VSS flash_csb_UPF_LS/VSS ready_UPF_LS/VSS}
Info: Running commit_upf
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 57 level shifter cell(s) in the design. (MV-021)
Information: Total 0 out of 57 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
icc2_shell> commit_upf
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 57 level shifter cell(s) in the design. (MV-021)
Information: Total 0 out of 57 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
icc2_shell> source -echo ../scripts/TCL_PARASITIC_SETUP_FILE.tcl
##########################################################################################
# Script: TCL_PARASITIC_SETUP_FILE.tcl (example)
# Version: U-2022.12-SP4
# Copyright (C) 2014-2023 Synopsys, Inc. All rights reserved.
##########################################################################################
##############################################################################################
# The following is a sample script to read two TLU+ files, 
# which you can expand to accomodate your design.
##############################################################################################
########################################
## Variables
########################################
## Parasitic tech files for read_parasitic_tech command; expand the section as needed
set parasitic1				"min_Tlu" ;# name of parasitic tech model 1
set tluplus_file($parasitic1)           "/home1/14_nmts/14_nmts/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus" ;# TLU+ files to read for parasitic 1
set layer_map_file($parasitic1)         "/home1/14_nmts/14_nmts/tech/star_rc/saed14nm_tf_itf_tluplus.map" ;# layer mapping file between ITF and tech for parasitic 1
set parasitic2				"max_Tlu" ;# name of parasitic tech model 2
set tluplus_file($parasitic2)           "/home1/14_nmts/14_nmts/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus" ;# TLU+ files to read for parasitic 2
set layer_map_file($parasitic2)         "/home1/14_nmts/14_nmts/tech/star_rc/saed14nm_tf_itf_tluplus.map" ;# layer mapping file between ITF and tech for parasitic 2
########################################
## Read parasitic files
########################################
## Read in the TLUPlus files first.
#  Later on in the corner constraints, you can then refer to these parasitic models.
foreach p [array name tluplus_file] {  
	puts "RM-info: read_parasitic_tech -tlup $tluplus_file($p) -layermap $layer_map_file($p) -name $p"
	read_parasitic_tech -tlup $tluplus_file($p) -layermap $layer_map_file($p) -name $p
}RM-info: read_parasitic_tech -tlup /home1/14_nmts/14_nmts/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus -layermap /home1/14_nmts/14_nmts/tech/star_rc/saed14nm_tf_itf_tluplus.map -name min_Tlu
RM-info: read_parasitic_tech -tlup /home1/14_nmts/14_nmts/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus -layermap /home1/14_nmts/14_nmts/tech/star_rc/saed14nm_tf_itf_tluplus.map -name max_Tlu
icc2_shell> get_parasitic_techs
{max_Tlu min_Tlu}
icc2_shell> save_lib
Saving library 'raven_soc.dlib'
1
icc2_shell> source -echo $TCL_MCMM_SETUP_FILE
##########################################################################################
# Script: TCL_MCMM_SETUP_FILE.explicit.tcl (example)
# Version: U-2022.12-SP4
# Copyright (C) 2014-2023 Synopsys, Inc. All rights reserved.
##########################################################################################
## Note :
#  1. To see the full list of mode / corner / scenario specific commands, 
#      refer to SolvNet 1777585 : "Multicorner-multimode constraint classification" 
#
#  2. Corner operating conditions are recommended to be specified directly through 
#     set_process_number, set_voltage and set_temperature
#
#	The PVT resolution function always finds the closest PVT match between the operating conditions and 
#      	the library pane.
#	A Corner operating condition may be specified directly with the set_process_number, set_voltage and 
#	set_temperature commands or indirectly with the set_operating_conditions command.
#	The set_process_label command may be used to distinguish between library panes with the same PVT 
#	values but different process labels.
##############################################################################################
# The following is a sample script to create one shared mode, two corners, and two scenarios,
# with mode, corner, and scenario constraints all explicitly provided, 
# which you can expand to accomodate your design.
# Reading of the TLUPlus files should be done beforehand,
# so the parasitic models can be referred to in the constraints.
# Specify TCL_PARASITIC_SETUP_FILE in design_setup.tcl for your read_parasitic_tech commands.
# read_parasitic_tech_example.tcl is provided as an example.
##############################################################################################
########################################
## Variables
########################################
## Mode constraints; expand the section as needed
set mode1 				"turbo" ;# name for mode1	
set mode_constraints($mode1)            "../design_data/raven_m_turbo.tcl" ;# for mode1 specific SDC constraints
set mode2				"func" ;# name for mode1	
set mode_constraints($mode2)            "../design_data/raven_m_func.tcl" ;# for mode1 specific SDC constraints
## Corner constraints; expand it as needed
set corner1 				"ss0p6v125c"; # name of corner1	
set corner_constraints($corner1)        "../design_data/raven_c_ss0p6v125c.tcl" ;# for corner1 specific SDC constraints 
set corner2 				"ss0p6vm40c"; # name of corner2	
set corner_constraints($corner2)        "../design_data/raven_c_ss0p6vm40c.tcl" ; # for corner2 specific SDC constraints 
## Scenario constraints; expand it as needed; "::" is used as the separator following time.scenario_auto_name_separator default
set scenario1 				"${mode1}::${corner1}" ;# scenario1 with mode1 and corner1
set scenario_constraints($scenario1)    "../design_data/raven_s_turbo.ff_125c.tcl" ;# for scenario1 specific SDC constraints
set scenario2 				"${mode1}::${corner2}" ;# scenario1 with mode1 and corner2
set scenario_constraints($scenario2)    "../design_data/raven_s_turbo.ss_m40c.tcl" ;# for scenario2 specific SDC constraints
set scenario3 				"${mode2}::${corner2}" ;# scenario1 with mode1 and corner2
set scenario_constraints($scenario3)    "../design_data/raven_s_func.ss_m40c.tcl" ;# for scenario3 specific SDC constraints
########################################i
## Create modes, corners, and scenarios first
########################################
remove_modes -all; remove_corners -all; remove_scenarios -all
foreach m [array name mode_constraints] {
	puts "RM-info: create_mode $m"
	create_mode $m
}
RM-info: create_mode func
RM-info: create_mode turbo
foreach c [array name corner_constraints] {
	puts "RM-info: create_corner $c"
	create_corner $c
}
RM-info: create_corner ss0p6v125c
RM-info: create_corner ss0p6vm40c
foreach s [array name scenario_constraints] {
	set m [lindex [split $s :] 0]
	set c [lindex [split $s :] end]
	create_scenario -name $s -mode $m -corner $c
}
Created scenario turbo::ss0p6v125c for mode turbo and corner ss0p6v125c
All analysis types are activated.
Created scenario func::ss0p6vm40c for mode func and corner ss0p6vm40c
All analysis types are activated.
Created scenario turbo::ss0p6vm40c for mode turbo and corner ss0p6vm40c
All analysis types are activated.
########################################
## Populate constraints 
########################################
## Populate mode contraints
foreach m [array name mode_constraints] {
	current_mode $m

	current_scenario [index_collection [get_scenarios -mode $m] 0] 
	# ensures a current_scenario exists in case provided mode constraints are actually scenario specific

	puts "RM-info: current_mode $m"
	source  -echo $mode_constraints($m)
}
RM-info: current_mode func
create_clock -period 4.5  [get_ports pll_clk]
create_clock -period 4.5  [get_ports ext_clk]
RM-info: current_mode turbo
#################################################################
####################defining clock definations###################
#################################################################
create_clock -period 4  [get_ports pll_clk]
create_clock -period 4  [get_ports ext_clk]
## Populate corner contraints
#  Please ensure parasitics are assigned to the corners properly
foreach c [array name corner_constraints] {
	current_corner $c

	current_scenario [index_collection [get_scenarios -corner $c] 0] 
	# ensures a current_scenario exists in case provided corner constraints are actually scenario specific

	puts "RM-info: current_corner $c"
	source -echo $corner_constraints($c) 

	# pls ensure $corner_constraints($c) includes set_parasitic_parameters command for the corresponding corner,
	# for example, set_parasitic_parameters -late_spec $parasitics1 -early_spec $parasitics2,
	# where the command points to the parasitics read by the read_parasitic_tech commands.
	# Specify TCL_PARASITIC_SETUP_FILE in design_setup.tcl for your read_parasitic_tech commands.
	# read_parasitic_tech_example.tcl is provided as an example.
}
RM-info: current_corner ss0p6v125c
set_parasitic_parameters -late_spec max_Tlu -early_spec min_Tlu -corners ss0p6v125c
set_temperature 125 -corners ss0p6v125c
set_voltage 0.6 -object_list VDD
set_voltage 0.72 -object_list VDDh
set_voltage 0.00 -object_list VSSRM-info: current_corner ss0p6vm40c
set_parasitic_parameters -early_spec min_Tlu -late_spec min_Tlu -corners ss0p6vm40c
set_temperature 125 -corners ss0p6vm40c
set_voltage 0.6 -object_list VDD
set_voltage 0.72 -object_list VDDh
set_voltage 0.00 -object_list VSS
## Populate scenario constraints
foreach s [array name scenario_constraints] {
	current_scenario $s
	puts "RM-info: current_scenario $s"
	source -echo $scenario_constraints($s)
}
RM-info: current_scenario turbo::ss0p6v125c
set_clock_uncertainty -setup 1.0 [get_clock *clk]
set_clock_uncertainty -hold 0.1 [get_clock *clk]
set_clock_latency -max 0.10 [get_clock *clk]
set_clock_latency -min 0.05 [get_clock *clk]
#################################################################
#################### input and output timing#####################
#################################################################
set_input_delay 0.5 -clock pll_clk {pll_clk}
Information: Timer using 1 threads
set_input_delay 0.5 -clock ext_clk {ext_clk}
set_output_delay 0.5 [all_outputs]
#################################################################
#################### Design Rules ###############################
#################################################################
set_max_fanout 200 [current_design]
Warning: The 'set_max_fanout' command is not supported in this program.  The command will be ignored. (CSTR-011)
set_max_transition 0.5 [current_design]
set_max_capacitance 50 [current_design]
set_load -pin_load 0.2 [all_outputs]
RM-info: current_scenario func::ss0p6vm40c
set_clock_uncertainty -setup 1.0 [get_clock *clk]
set_clock_uncertainty -hold 0.1 [get_clock *clk]
set_clock_latency -max 0.10 [get_clock *clk]
set_clock_latency -min 0.05 [get_clock *clk]
#################################################################
#################### input and output timing#####################
#################################################################
set_input_delay 0.5 -clock pll_clk {pll_clk}
set_input_delay 0.5 -clock ext_clk {ext_clk}
set_output_delay 0.5 [all_outputs]
#################################################################
#################### Design Rules ###############################
#################################################################
set_max_fanout 200 [current_design]
set_max_transition 0.5 [current_design]
set_max_capacitance 50 [current_design]
set_load -pin_load 0.2 [all_outputs]
RM-info: current_scenario turbo::ss0p6vm40c
set_clock_uncertainty -setup 1.0 [get_clock *clk]
set_clock_uncertainty -hold 0.1 [get_clock *clk]
set_clock_latency -max 0.10 [get_clock *clk]
set_clock_latency -min 0.05 [get_clock *clk]
#################################################################
#################### input and output timing#####################
#################################################################
set_input_delay 0.5 -clock pll_clk {pll_clk}
set_input_delay 0.5 -clock ext_clk {ext_clk}
set_output_delay 0.5 [all_outputs]
#################################################################
#################### Design Rules ###############################
#################################################################
set_max_fanout 200 [current_design]
set_max_transition 0.5 [current_design]
set_max_capacitance 50 [current_design]
set_load -pin_load 0.2 [all_outputs]
########################################
## Configure analysis settings for scenarios
########################################
# Below are just examples to show usage of set_scenario_status (actual usage shold depend on your objective)
# scenario1 is a setup scenario and scenario2 is a hold scenario
set_scenario_status $scenario1 -none -setup true -hold true -leakage_power true -dynamic_power true -max_transition true -max_capacitance true -min_capacitance false -active true
Scenario turbo::ss0p6v125c (mode turbo corner ss0p6v125c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
set_scenario_status $scenario2 -none -setup true -hold true -leakage_power true -dynamic_power false -max_transition true -max_capacitance false -min_capacitance true -active true
Scenario turbo::ss0p6vm40c (mode turbo corner ss0p6vm40c) is active for setup/hold/leakage_power/max_transition/min_capacitance analysis.
set_scenario_status $scenario3 -none -setup true -hold true -leakage_power true -dynamic_power false -max_transition true -max_capacitance false -min_capacitance true -active true
Scenario func::ss0p6vm40c (mode func corner ss0p6vm40c) is active for setup/hold/leakage_power/max_transition/min_capacitance analysis.
redirect -file ${REPORTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.report_scenarios.rpt {report_scenarios} 
## Note :
#  To remove duplicate modes, corners, and scenarios, and to improve runtime and capacity,
#  without loss of constraints, try the following command :
#	remove_duplicate_timing_contextsicc2_shell> report_pvtInformation: Corner ss0p6vm40c: no PVT mismatches. (PVT-032)
Information: Corner ss0p6v125c: no PVT mismatches. (PVT-032)
****************************************
Report : pvt
Design : raven_soc
Version: T-2022.03-SP4
Date   : Wed May 14 00:40:19 2025
****************************************

--------------------------------------------------------------------------------
Information: Corner ss0p6v125c: no PVT mismatches. (PVT-032)
--------------------------------------------------------------------------------



--------------------------------------------------------------------------------
Information: Corner ss0p6vm40c: no PVT mismatches. (PVT-032)
--------------------------------------------------------------------------------



1
icc2_shell> source -echo ../scripts/cts_ndr.tcl
##########################################################################################
# Script: cts_ndr.tcl
# Version: U-2022.12-SP4
# Copyright (C) 2014-2023 Synopsys, Inc. All rights reserved.
##########################################################################################
########################################################################
## Variables to control clock NDR
########################################################################
## For root clock nets
set CTS_NDR_RULE_NAME			"rm_2w2s_shield_list" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"M1 0.68 M2 0.068 M3 0.068" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "M1 0.052 M2 0.052 M3 0.052" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"M2" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"M8" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"rm_leaf" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
if {$CTS_NDR_RULE_NAME == "" && $CTS_INTERNAL_NDR_RULE_NAME == "" && $CTS_LEAF_NDR_RULE_NAME == ""} {
	puts "RM-info: [info script] is skipped. None of CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME, or CTS_LEAF_NDR_RULE_NAME is specified."
} else {

##########################################################################################
# NDR for root nets (CTS_NDR_RULE_NAME)
##########################################################################################
## - specify rm_2w2s to create a double width and double spacing rule
## - specify rm_2w2s_shield_default to create a double width and spacing + shielding with default width and spacing rule
## - specify rm_2w2s_shield_list to create a double width and spacing + shielding with customized width and spacing rule

## Rule creation (create_routing_rule) for root nets ##
if {$CTS_NDR_RULE_NAME != ""} {
	redirect -var x {report_routing_rules $CTS_NDR_RULE_NAME}
	if {[regexp "Error" $x]} {
		## Create the NDR if it is not present
		if {$CTS_NDR_RULE_NAME == "rm_2w2s"} {
			create_routing_rule $CTS_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2
		} elseif {$CTS_NDR_RULE_NAME == "rm_2w2s_shield_default"} {
			create_routing_rule $CTS_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2 -shield
		} elseif {$CTS_NDR_RULE_NAME == "rm_2w2s_shield_list"} {
			if {$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST != "" || $CTS_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {
				set create_routing_rule_cmd "create_routing_rule $CTS_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2"
				if {$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST != ""} {lappend create_routing_rule_cmd -shield_widths $CTS_NDR_SHIELDING_LAYER_WIDTH_LIST} 
				if {$CTS_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {lappend create_routing_rule_cmd -shield_spacings $CTS_NDR_SHIELDING_LAYER_SPACING_LIST}
				puts "RM-info: $create_routing_rule_cmd"
        	                eval {			eval ${create_routing_rule_cmd}}
			} else {
				puts "RM-error : CTS_NDR_SHIELDING_LAYER_WIDTH_LIST or CTS_NDR_SHIELDING_LAYER_SPACING_LIST not specified which is required by $CTS_NDR_RULE_NAME"
			}
		} else {
			puts "RM-error : $CTS_NDR_RULE_NAME is not a supported rule name. Rule is not created. Please double check"
		}
	} else {
		puts "RM-info: CTS_NDR_RULE_NAME($CTS_NDR_RULE_NAME) already exists. Rule creation skipped."
	}
}

## Rule association (set_clock_routing_rules) for root nets ##
if {$CTS_NDR_RULE_NAME != ""} {
	# Check if the rule has been created properly
	redirect -var x {report_routing_rules $CTS_NDR_RULE_NAME}
	if {![regexp "Error" $x]} {
		# set_clock_routing_rules on root nets
		set set_clock_routing_rules_cmd_root "set_clock_routing_rules -net_type root -rule $CTS_NDR_RULE_NAME"
		if {$CTS_NDR_MIN_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_root -min_routing_layer $CTS_NDR_MIN_ROUTING_LAYER}
		if {$CTS_NDR_MAX_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_root -max_routing_layer $CTS_NDR_MAX_ROUTING_LAYER}
		puts "RM-info: $set_clock_routing_rules_cmd_root"
		eval {			eval ${set_clock_routing_rules_cmd_root}}
	} else {
		puts "RM-error: CTS_NDR_RULE_NAME($CTS_NDR_RULE_NAME) hasn't been created yet. Can not associate it with root nets!"
	}
}

##########################################################################################
# NDR for internal nets (CTS_INTERNAL_NDR_RULE_NAME)
##########################################################################################
## - specify rm_2w2s to create a double width and double spacing rule
## - specify rm_2w2s_shield_default to create a double width and spacing + shielding with default width and spacing rule
## - specify rm_2w2s_shield_list to create a double width and spacing + shielding with customized width and spacing rule

## Rule creation (create_routing_rule) for internal nets ##
if {$CTS_INTERNAL_NDR_RULE_NAME != ""} {
	redirect -var x {report_routing_rules $CTS_INTERNAL_NDR_RULE_NAME}
	if {[regexp "Error" $x]} {
		## Create the NDR if it is not present
		if {$CTS_INTERNAL_NDR_RULE_NAME == "rm_2w2s"} {
			create_routing_rule $CTS_INTERNAL_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2
		} elseif {$CTS_INTERNAL_NDR_RULE_NAME == "rm_2w2s_shield_default"} {
			create_routing_rule $CTS_INTERNAL_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2 -shield
		} elseif {$CTS_INTERNAL_NDR_RULE_NAME == "rm_2w2s_shield_list"} {
			if {$CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST != "" || $CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {
				set create_routing_rule_cmd "create_routing_rule $CTS_INTERNAL_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2"
				if {$CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST != ""} {lappend create_routing_rule_cmd -shield_widths $CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST} 
				if {$CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {lappend create_routing_rule_cmd -shield_spacings $CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST}
				puts "RM-info: $create_routing_rule_cmd"
        	                eval {			eval ${create_routing_rule_cmd}}
			} else {
				puts "RM-error : CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST or CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST not specified which is required by $CTS_INTERNAL_NDR_RULE_NAME"
			}
		} else {
			puts "RM-error : $CTS_INTERNAL_NDR_RULE_NAME is not a supported rule name. Rule is not created. Please double check"
		}
	} else {
		puts "RM-info: CTS_INTERNAL_NDR_RULE_NAME($CTS_INTERNAL_NDR_RULE_NAME) already exists. Rule creation skipped."
	}
}

## Rule association (set_clock_routing_rules) for internal nets ##
if {$CTS_INTERNAL_NDR_RULE_NAME != ""} {
	# Check if the rule has been created properly
	redirect -var x {report_routing_rules $CTS_INTERNAL_NDR_RULE_NAME}
	if {![regexp "Error" $x]} {
		# set_clock_routing_rules on internal nets
		set set_clock_routing_rules_cmd_internal "set_clock_routing_rules -net_type internal -rule $CTS_INTERNAL_NDR_RULE_NAME"
		if {$CTS_INTERNAL_NDR_MIN_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_internal -min_routing_layer $CTS_INTERNAL_NDR_MIN_ROUTING_LAYER}
		if {$CTS_INTERNAL_NDR_MAX_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_internal -max_routing_layer $CTS_INTERNAL_NDR_MAX_ROUTING_LAYER}
		puts "RM-info: $set_clock_routing_rules_cmd_internal"
		eval {			eval ${set_clock_routing_rules_cmd_internal}}
	} else {
		puts "RM-error: CTS_INTERNAL_NDR_RULE_NAME($CTS_INTERNAL_NDR_RULE_NAME) hasn't been created yet. Can not associate it with internal nets!"
	}
}

##########################################################################################
# NDR for leaf (sink) nets (CTS_LEAF_NDR_RULE_NAME)
##########################################################################################
## - specify rm_leaf to create a default reference rule for leaf nets

## Rule creation (create_routing_rule) for leaf nets ##
if {$CTS_LEAF_NDR_RULE_NAME != ""} {
	redirect -var x {report_routing_rules $CTS_LEAF_NDR_RULE_NAME}
	if {[regexp "Error" $x]} {
		## Create the NDR if it is not present
		if {$CTS_LEAF_NDR_RULE_NAME == "rm_leaf"} {
			create_routing_rule $CTS_LEAF_NDR_RULE_NAME -default_reference_rule
		} else {
			puts "RM-error : $CTS_LEAF_NDR_RULE_NAME is not a supported rule name. Rule is not created. Please double check"
		}
	} else {
		puts "RM-info: CTS_LEAF_NDR_RULE_NAME($CTS_LEAF_NDR_RULE_NAME) already exists. Rule creation skipped"
	}
}

## Rule association (set_clock_routing_rules) for leaf nets ##
if {$CTS_LEAF_NDR_RULE_NAME != ""} {
	# Check if the rule has been created properly
	redirect -var x {report_routing_rules $CTS_LEAF_NDR_RULE_NAME}
	if {![regexp "Error" $x]} {
		set set_clock_routing_rules_cmd_leaf "set_clock_routing_rules -net_type sink -rule $CTS_LEAF_NDR_RULE_NAME"
		if {$CTS_LEAF_NDR_MIN_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_leaf -min_routing_layer $CTS_LEAF_NDR_MIN_ROUTING_LAYER}
		if {$CTS_LEAF_NDR_MAX_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_leaf -max_routing_layer $CTS_LEAF_NDR_MAX_ROUTING_LAYER}
		puts "RM-info: $set_clock_routing_rules_cmd_leaf"
		eval $set_clock_routing_rules_cmd_leaf
	} else {
		puts "RM-error: CTS_LEAF_NDR_RULE_NAME($CTS_LEAF_NDR_RULE_NAME) hasn't been created yet. Can not associate it with leaf nets!"
	}
}

}RM-info: create_routing_rule rm_2w2s_shield_list -default_reference_rule -multiplier_width 2 -multiplier_spacing 2 -shield_widths {M1 0.68 M2 0.068 M3 0.068} -shield_spacings {M1 0.052 M2 0.052 M3 0.052}
RM-info: set_clock_routing_rules -net_type root -rule rm_2w2s_shield_list -min_routing_layer M2 -max_routing_layer M8
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
RM-info: CTS_INTERNAL_NDR_RULE_NAME(rm_2w2s_shield_list) already exists. Rule creation skipped.
RM-info: set_clock_routing_rules -net_type internal -rule rm_2w2s_shield_list -min_routing_layer M2 -max_routing_layer M8
RM-info: set_clock_routing_rules -net_type sink -rule rm_leaf -min_routing_layer M2 -max_routing_layer M8
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
1
icc2_shell> get_site_defs
{unit}
set_attribute [get_site_defs unit] symmetry X
{unit}
get_attribute [get_site_defs unit] symmetry 
X
##########################################################
#Routing Layers 
##########################################################
set_attribute [get_layers {M2 M4 M6 M8}] routing_direction vertical
Information: The design specific attribute override for layer 'M2' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M4' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M6' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M8' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
{M2 M4 M6 M8}
set_attribute [get_layers {M1 M5 M7 M9}] routing_direction horizontal
Information: The design specific attribute override for layer 'M1' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M5' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M7' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M9' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
{M1 M5 M7 M9}
get_attribute [get_layers {M0 M2 M4 M6 M8}] routing_direction
Warning: No layer objects matched 'M0' (SEL-004)
Information: The returned value for layer 'M2' is the design specific attribute override defined within the current block 'raven_soc'. (ATTR-11)
Information: The returned value for layer 'M4' is the design specific attribute override defined within the current block 'raven_soc'. (ATTR-11)
Information: The returned value for layer 'M6' is the design specific attribute override defined within the current block 'raven_soc'. (ATTR-11)
Information: The returned value for layer 'M8' is the design specific attribute override defined within the current block 'raven_soc'. (ATTR-11)
vertical vertical vertical vertical
get_attribute [get_layers {M1 M3 M5 M7 M8}] routing_direction
Information: The returned value for layer 'M1' is the design specific attribute override defined within the current block 'raven_soc'. (ATTR-11)
Information: The returned value for layer 'M5' is the design specific attribute override defined within the current block 'raven_soc'. (ATTR-11)
Information: The returned value for layer 'M7' is the design specific attribute override defined within the current block 'raven_soc'. (ATTR-11)
Information: The returned value for layer 'M8' is the design specific attribute override defined within the current block 'raven_soc'. (ATTR-11)
horizontal unknown horizontal horizontal vertical
##########################################################
#Reports for CTS_NDR 
#########################################################
report_routing_rules -verbose > $REPORTS_DIR/$CURRENT_STEP/routing_rules.txt	
report_clock_routing_rules  > $REPORTS_DIR/$CURRENT_STEP/clock_routing_rules.txt
report_clock_settings > $REPORTS_DIR/$CURRENT_STEP/clock_setting.txt
###############################################################
#Lib cell usage restrictions 
################################################################
source -echo "../scripts/set_lib_cell_purpose.tcl" 
##########################################################################################
# Script: set_lib_cell_purpose.tcl
# Version: U-2022.12-SP4
# Copyright (C) 2014-2023 Synopsys, Inc. All rights reserved.
##########################################################################################
########################################################################
## Sample commands for general restrictions
########################################################################
suppress_message ATTR-11 ;# suppress the information about that design specific attribute values override over library values
## Excluded cells
#  Specify a file with your excluded lib cell constraints with "set_lib_cell_purpose -exclude <purpose>" commands
#source -echo  $TCL_LIB_CELL_DONT_USE_FILE -optional -print "TCL_LIB_CELL_DONT_USE_FILE"
## Tie cells 
if {$TIE_LIB_CELL_PATTERN_LIST != ""} {
	set_dont_touch [get_lib_cells $TIE_LIB_CELL_PATTERN_LIST] false
	set_lib_cell_purpose -include optimization [get_lib_cells $TIE_LIB_CELL_PATTERN_LIST]
}
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE0_4.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE0_V1_2.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_4.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_V1_2.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIEDIN_4.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIEDIN_V1ECO_6.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_V1ECO_1.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE0_PV1ECO_1.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_PV1ECO_1.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIEDIN_PV1ECO_6.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIE0_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIE0_PV1ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIE0_V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIE1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIE1_PV1ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIE1_V1ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIE1_V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIEDIN_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIEDIN_PV1ECO_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIEDIN_V1ECO_6.frame' which has no logical model. (NDMUI-010)
## Hold time fixing cells 
if {$HOLD_FIX_LIB_CELL_PATTERN_LIST != ""} {
	set_dont_touch [get_lib_cells $HOLD_FIX_LIB_CELL_PATTERN_LIST] false
	set_lib_cell_purpose -exclude hold [get_lib_cells */*]
	set_lib_cell_purpose -include hold [get_lib_cells $HOLD_FIX_LIB_CELL_PATTERN_LIST]
}
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V1_0P5.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V1_1.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V1_2.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V2_0P5.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V2_1.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V2_2.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDH_0P5.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDH_1.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDH_2.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDH_4.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDF_V1_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDF_V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDF_V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDF_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDF_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDF_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDH_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDH_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDH_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDH_4.frame' which has no logical model. (NDMUI-010)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_0P5.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_0P75.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_10.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_12.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_16.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_1P5.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_1.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_20.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_2.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_3.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_PS_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_PS_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_PS_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_PS_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_16.frame' which has no logical model. (NDMUI-010)
##########################################################################################
## Sample commands for CTS restrictions
##########################################################################################
## CTS cells (non-exclusive) 
## Please make sure to include always-on cells (for MV-CTS), clock gate cells (for sizing),
## and equivalent gates for other types of pre-existing clock cells such as muxes (for sizing).
## You should also include flops (CCD can size them for timing improvement) in the list.
## Here's an example if you want to include flops that are already available to optimization :
#	set_lib_cell_purpose -include cts [get_lib_cells */SDFF* -filter "valid_purposes=~*optimization*"]		 
if {$CTS_LIB_CELL_PATTERN_LIST != "" || $CTS_ONLY_LIB_CELL_PATTERN_LIST != ""} {
	set_lib_cell_purpose -exclude cts [get_lib_cells */*]
}
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V1_0P5.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V1_1.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V1_2.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V2_0P5.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V2_1.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDF_V2_2.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDH_0P5.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDH_1.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDH_2.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_ADDH_4.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDF_V1_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDF_V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDF_V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDF_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDF_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDF_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDH_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDH_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDH_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_ADDH_4.frame' which has no logical model. (NDMUI-010)
if {$CTS_LIB_CELL_PATTERN_LIST != ""} {
	set_dont_touch [get_lib_cells $CTS_LIB_CELL_PATTERN_LIST] false ;# CTS respects dont_touch
	set_lib_cell_purpose -include cts [get_lib_cells $CTS_LIB_CELL_PATTERN_LIST]
} 
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_0P5.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_0P75.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_10.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_12.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_16.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_1P5.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_1.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_20.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_2.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_3.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_PS_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_PS_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_PS_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_PS_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_16.frame' which has no logical model. (NDMUI-010)
## CTS cells (exclusive)
## These are the lib cells to be used by CTS exclusively, such as CTS specific buffers and inverters.
## Please be aware that these cells will be applied with only cts purpose and nothing else.
## If you want to use these lib cells for other purposes, such as optimization and hold,
## specify them in CTS_LIB_CELL_PATTERN_LIST instead.
if {$CTS_ONLY_LIB_CELL_PATTERN_LIST != ""} {
	set_dont_touch [get_lib_cells $CTS_ONLY_LIB_CELL_PATTERN_LIST] false ;# CTS respects dont_touch
	set_lib_cell_purpose -include none [get_lib_cells $CTS_ONLY_LIB_CELL_PATTERN_LIST]
	set_lib_cell_purpose -include cts [get_lib_cells $CTS_ONLY_LIB_CELL_PATTERN_LIST]
}
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_0P5.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_0P75.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_10.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_12.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_16.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_1P5.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_1.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_20.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_2.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_3.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_PS_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_PS_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_PS_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_PS_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_16.frame' which has no logical model. (NDMUI-010)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_0P5.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_0P75.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_10.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_12.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_16.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_1P5.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_1.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_20.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_2.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_BUF_S_3.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_PS_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_PS_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_PS_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_PS_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_BUF_S_16.frame' which has no logical model. (NDMUI-010)
1
set_attribute [get_lib_cells *AO*] dont_use -value true
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO211_1.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO211_2.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO211_4.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21_1.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO211_U_0P5.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21_2.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21_4.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21B_0P5.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21B_1.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_AO21B_2.timing' is set in the current block 'raven_soc', because the actual library setting may not be overwritten. (ATTR-12)
{saed14rvt_ss0p6v125c/SAEDRVT14_AO211_1 saed14rvt_ss0p6v125c/SAEDRVT14_AO211_2 saed14rvt_ss0p6v125c/SAEDRVT14_AO211_4 saed14rvt_ss0p6v125c/SAEDRVT14_AO21_1 saed14rvt_ss0p6v125c/SAEDRVT14_AO211_U_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AO21_2 saed14rvt_ss0p6v125c/SAEDRVT14_AO21_4 saed14rvt_ss0p6v125c/SAEDRVT14_AO21B_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AO21B_1 saed14rvt_ss0p6v125c/SAEDRVT14_AO21B_2 saed14rvt_ss0p6v125c/SAEDRVT14_AO21B_4 saed14rvt_ss0p6v125c/SAEDRVT14_AO21_ECO_1 saed14rvt_ss0p6v125c/SAEDRVT14_AO21_U_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AO22_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AO22_0P75 saed14rvt_ss0p6v125c/SAEDRVT14_AO221_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AO221_1 saed14rvt_ss0p6v125c/SAEDRVT14_AO221_2 saed14rvt_ss0p6v125c/SAEDRVT14_AO221_4 saed14rvt_ss0p6v125c/SAEDRVT14_AO22_1 saed14rvt_ss0p6v125c/SAEDRVT14_AO222_1 saed14rvt_ss0p6v125c/SAEDRVT14_AO222_2 saed14rvt_ss0p6v125c/SAEDRVT14_AO222_4 saed14rvt_ss0p6v125c/SAEDRVT14_AO22_2 saed14rvt_ss0p6v125c/SAEDRVT14_AO222_U_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AO22_4 saed14rvt_ss0p6v125c/SAEDRVT14_AO2BB2_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AO2BB2_1 saed14rvt_ss0p6v125c/SAEDRVT14_AO2BB2_2 saed14rvt_ss0p6v125c/SAEDRVT14_AO2BB2_4 saed14rvt_ss0p6v125c/SAEDRVT14_AO2BB2_V1_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AO2BB2_V1_0P75 saed14rvt_ss0p6v125c/SAEDRVT14_AO2BB2_V1_1 saed14rvt_ss0p6v125c/SAEDRVT14_AO2BB2_V1_2 saed14rvt_ss0p6v125c/SAEDRVT14_AO2BB2_V1_4 saed14rvt_ss0p6v125c/SAEDRVT14_AO31_1 saed14rvt_ss0p6v125c/SAEDRVT14_AO31_2 saed14rvt_ss0p6v125c/SAEDRVT14_AO31_4 saed14rvt_ss0p6v125c/SAEDRVT14_AO31_U_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AO32_1 saed14rvt_ss0p6v125c/SAEDRVT14_AO32_2 saed14rvt_ss0p6v125c/SAEDRVT14_AO32_4 saed14rvt_ss0p6v125c/SAEDRVT14_AO32_U_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AO33_1 saed14rvt_ss0p6v125c/SAEDRVT14_AO33_2 saed14rvt_ss0p6v125c/SAEDRVT14_AO33_4 saed14rvt_ss0p6v125c/SAEDRVT14_AO33_U_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AOI21_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AOI21_0P75 saed14rvt_ss0p6v125c/SAEDRVT14_AOI211_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AOI211_1 saed14rvt_ss0p6v125c/SAEDRVT14_AOI211_2 saed14rvt_ss0p6v125c/SAEDRVT14_AOI211_4 saed14rvt_ss0p6v125c/SAEDRVT14_AOI21_1P5 saed14rvt_ss0p6v125c/SAEDRVT14_AOI21_1 saed14rvt_ss0p6v125c/SAEDRVT14_AOI21_2 saed14rvt_ss0p6v125c/SAEDRVT14_AOI21_3 saed14rvt_ss0p6v125c/SAEDRVT14_AOI21_4 saed14rvt_ss0p6v125c/SAEDRVT14_AOI21_6 saed14rvt_ss0p6v125c/SAEDRVT14_AOI21_8 saed14rvt_ss0p6v125c/SAEDRVT14_AOI21_ECO_1 saed14rvt_ss0p6v125c/SAEDRVT14_AOI21_V1_4 saed14rvt_ss0p6v125c/SAEDRVT14_AOI21_V1_6 saed14rvt_ss0p6v125c/SAEDRVT14_AOI21_V1_8 saed14rvt_ss0p6v125c/SAEDRVT14_AOI22_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AOI22_0P75 saed14rvt_ss0p6v125c/SAEDRVT14_AOI221_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AOI221_1 saed14rvt_ss0p6v125c/SAEDRVT14_AOI221_2 saed14rvt_ss0p6v125c/SAEDRVT14_AOI221_4 saed14rvt_ss0p6v125c/SAEDRVT14_AOI22_1P5 saed14rvt_ss0p6v125c/SAEDRVT14_AOI22_1 saed14rvt_ss0p6v125c/SAEDRVT14_AOI222_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AOI222_1 saed14rvt_ss0p6v125c/SAEDRVT14_AOI222_2 saed14rvt_ss0p6v125c/SAEDRVT14_AOI222_4 saed14rvt_ss0p6v125c/SAEDRVT14_AOI22_2 saed14rvt_ss0p6v125c/SAEDRVT14_AOI22_3 saed14rvt_ss0p6v125c/SAEDRVT14_AOI22_4 saed14rvt_ss0p6v125c/SAEDRVT14_AOI22_6 saed14rvt_ss0p6v125c/SAEDRVT14_AOI22_ECO_1 saed14rvt_ss0p6v125c/SAEDRVT14_AOI31_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AOI31_0P75 saed14rvt_ss0p6v125c/SAEDRVT14_AOI311_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AOI311_0P75 saed14rvt_ss0p6v125c/SAEDRVT14_AOI311_1 saed14rvt_ss0p6v125c/SAEDRVT14_AOI311_2 saed14rvt_ss0p6v125c/SAEDRVT14_AOI311_4 saed14rvt_ss0p6v125c/SAEDRVT14_AOI31_1 saed14rvt_ss0p6v125c/SAEDRVT14_AOI31_2 saed14rvt_ss0p6v125c/SAEDRVT14_AOI31_4 saed14rvt_ss0p6v125c/SAEDRVT14_AOI31_ECO_1 saed14rvt_ss0p6v125c/SAEDRVT14_AOI32_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AOI32_0P75 saed14rvt_ss0p6v125c/SAEDRVT14_AOI32_1 saed14rvt_ss0p6v125c/SAEDRVT14_AOI32_2 saed14rvt_ss0p6v125c/SAEDRVT14_AOI32_4 saed14rvt_ss0p6v125c/SAEDRVT14_AOI33_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_AOI33_0P75 saed14rvt_ss0p6v125c/SAEDRVT14_AOI33_1 ...}
#set_app_var simplified_verification_mode true
# Define the verification setup file for Formality
set_svf ${OUTPUTS_DIR}/${DESIGN_NAME}.mapped.svf1
icc2_shell> if {$REPORT_QOR} {
	redirect ../reports/${CURRENT_STEP}/qor {source ../scripts/report_qor.tcl}
}
report_msg -summary
Information: >>>>>>> 9 unique error and warning message tags while observing since tool startup: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 SEL-003   WARNING   Warning: Nothing implicitly matched 'rm_leaf' (SEL-003)         (MSG-3032)
Information:     1     1  0 SEL-004   WARNING   Warning: No layer objects matched 'M0' (SEL-004)                (MSG-3032)
Information:     7     7  0 FRAM-054  WARNING   Warning: Technology used to create frame-view and current te... (MSG-3032)
Information:     1     1  0 CLE-100   WARNING   Warning: Cannot use command line editor for terminal type 'x... (MSG-3032)
Information:     1     1  0 CSTR-011  WARNING   Warning: The 'set_max_fanout' command is not supported in th... (MSG-3032)
Information:    70  4636  0 NDMUI-010 WARNING   Warning: The 'set_lib_cell_purpose' command cannot be used o... (MSG-3032)
Information:     3     3  0 LGL-397   WARNING   Warning: No site rows found in floorplan. (LGL-397)             (MSG-3032)
Information:     7     7  0 NDM-102   WARNING   Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view ... (MSG-3032)
Information:     2     2  0 SEL-005   ERROR     Error: Nothing matched for routing_rule_list (SEL-005)          (MSG-3032)
Information:    93  4659  0        9  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 4659 error&warning MSGs observed during since tool startup (MSG-3103)
print_message_info -ids * -summary
Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
ATTR-11     Information             0              8            0
ATTR-12     Information             0             88            0
CLE-100         Warning             0              1            0
CSTR-011        Warning             0              1            0
FILE-007    Information             0             12            0
FRAM-054        Warning             0              7            0
LGL-397         Warning             0              3            0
LIB-084     Information             0              1            0
LNK-040     Information             0              1            0
MSG-3032    Information             0              9            0
MSG-3036    Information             0              1            0
MSG-3038    Information             0              1            0
MSG-3100    Information             0              1            0
MSG-3103    Information             0              1            0
MV-021      Information             0             12            0
MV-081      Information             0              2            0
NDM-102         Warning             0              7            0
NDMUI-010       Warning             0             70            0
PVT-032     Information             0              3            0
SEL-003         Warning             0              1            0
SEL-004         Warning             0              1            0
SEL-005           Error             0              2            0
UNDO-016    Information             0              3            0
UPF-072     Information             0              2            0
UPF-073     Information             0              2            0
UPF-132     Information             0              1            0
VR-012      Information             0              1            0

Diagnostics summary: 2 errors, 91 warnings, 141 informationals
icc2_shell> #echo [date] > ../init_design
icc2_shell> save_block -as init_design
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving 'raven_soc.dlib:raven_soc.design' to 'raven_soc.dlib:init_design.design'. (DES-028)
1
icc2_shell> save_lib
Saving library 'raven_soc.dlib'
1
icc2_shell> close_block -force
Closing block 'raven_soc.dlib:raven_soc.design'
1
icc2_shell> list_block
Lib raven_soc.dlib /home1/BPPD08/NavEeN/internship/top/work/raven_soc.dlib tech current
  ->  0 raven_soc.design May-14-00:41
  ->  0 init_design.design May-14-00:41
2
icc2_shell> open_block init_design
Opening block 'raven_soc.dlib:init_design.design' in edit mode
{raven_soc.dlib:init_design.design}
icc2_shell> link_block
Using libraries: raven_soc.dlib saed14rvt_ss0p6v125c saed14lvt_ss0p6vm40c saed14rvt_ulvl_ss0p6vm40c_i0p6v saed14lvt_ulvl_ss0p6vm40c_i0p6v saed14rvt_dlvl_ss0p6vm40c_i0p6v saed14lvt_dlvl_ss0p72vm40c_i0p6v EXPLORE_physical_only
Visiting block raven_soc.dlib:init_design.design
Visiting block EXPLORE_physical_only:spimemio.frame
Visiting block EXPLORE_physical_only:simpleuart.frame
Expanding block raven_soc.dlib:init_design.design
Warning: Nothing implicitly matched 'simpleuart/spimemio' (SEL-003)
Error: Nothing matched for instance (SEL-005)
Error: Cannot find cell 'spimemio' in design 'raven_soc' (DES-002)
Error: problem in set_scope
      	Use error_info for more info. (CMD-013)
Error: Cell 'simpleuart' already belongs to power domain 'simpleuart/PD'. (UPF-018)
Error: problem in create_power_domain
      	Use error_info for more info. (CMD-013)
Warning: Name space conflict with supply_port type object 'VDD' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_port type object 'VSS' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VDD' while create supply_net object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VSS' while create supply_net object. (UPF-336)
Warning: Nothing implicitly matched 'PDm' (SEL-003)
Error: Nothing matched for domain_name (SEL-005)
Error: bad value specified for option domain_name
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VDD is already connected to supply net simpleuart/VDD. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VSS is already connected to supply net simpleuart/VSS. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Error: Cell 'simpleuart' already belongs to power domain 'simpleuart/PD'. (UPF-018)
Error: problem in create_power_domain
      	Use error_info for more info. (CMD-013)
Warning: Name space conflict with supply_port type object 'VDD' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_port type object 'VSS' while create supply_port object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VDD' while create supply_net object. (UPF-336)
Warning: Name space conflict with supply_net type object 'VSS' while create supply_net object. (UPF-336)
Warning: Nothing implicitly matched 'PDs' (SEL-003)
Error: Nothing matched for domain_name (SEL-005)
Error: bad value specified for option domain_name
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VDD is already connected to supply net simpleuart/VDD. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Error: LowConn (inside) connection of supply port simpleuart/VSS is already connected to supply net simpleuart/VSS. (UPF-021)
Error: problem in connect_supply_net
      	Use error_info for more info. (CMD-013)
Information: Ignore internal design attribute '_mv_data_status': element '.' does not exist. (UPF-330)
Warning: Constrained supply_net 'VDD' is not in the design. (CSTR-407)
Warning: Constrained supply_net 'VDDh' is not in the design. (CSTR-407)
Warning: Constrained supply_net 'VSS' is not in the design. (CSTR-407)
Warning: Constrained supply_net 'VDD' is not in the design. (CSTR-407)
Warning: Constrained supply_net 'VDDh' is not in the design. (CSTR-407)
Warning: Constrained supply_net 'VSS' is not in the design. (CSTR-407)
Design 'raven_soc' was successfully linked.
1
icc2_shell> reset_upf
Information: UPF constraints of the design have been removed. (UPF-132)
1
icc2_shell> load_upf ../files/raven_soc.upf
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/top/files/raven_soc.upf' (FILE-007)
load_upf "/home1/BPPD08/NavEeN/internship/simpleuart/files/simpleuart.upf" -scope simpleuart
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/simpleuart/files/simpleuart.upf' (FILE-007)
create_power_domain PD -include_scope
create_supply_port VDD -direction in 
create_supply_port VSS -direction in 
create_supply_net  VDD
create_supply_net VSS
set_domain_supply_net PD -primary_power_net VDD -primary_ground_net VSS
connect_supply_net VDD -ports VDD
connect_supply_net VSS -ports VSSload_upf "/home1/BPPD08/NavEeN/internship/spimemio/files/spimemio.upf" -scope spimemio
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/spimemio/files/spimemio.upf' (FILE-007)
create_power_domain PDm -include_scope
create_supply_port VDD -direction in 
create_supply_port VSS -direction in 
create_supply_port VDDo -direction in
create_supply_net  VDD
create_supply_net VSS
create_supply_net VDDo
set_related_supply_net -ground VSS -power VDDo
set_domain_supply_net PDm -primary_power_net VDD -primary_ground_net VSS
connect_supply_net VDD -ports VDD
connect_supply_net VDDo -ports VDDo
connect_supply_net VSS -ports VSS
create_power_domain PDs -include_scope
create_supply_port VDD -direction in 
create_supply_port VDDh -direction in 
create_supply_port VSS -direction in 
create_supply_net  VDD
create_supply_net  VDDh
create_supply_net VSS
set_domain_supply_net PDs -primary_power_net VDD -primary_ground_net VSS
connect_supply_net VDD -ports {VDD spimemio/VDDo simpleuart/VDD}
connect_supply_net VSS -ports {VSS simpleuart/VSS spimemio/VSS}
connect_supply_net VDDh -ports {VDDh spimemio/VDD}
1
icc2_shell> commit_upf
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 57 level shifter cell(s) in the design. (MV-021)
Information: Total 0 out of 57 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Error: Power cell cfgreg_do_8__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_9__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_10__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_11__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_16__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_17__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_18__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_19__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_20__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_21__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_22__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_31__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_0__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_1__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_2__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_3__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_4__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_5__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_6__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_7__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_8__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_9__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_10__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_11__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_12__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_13__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_14__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_15__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_16__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_17__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_18__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_19__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_20__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_21__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_22__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_23__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_24__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_25__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_26__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_27__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_28__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_29__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_30__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_31__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_io3_do_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_io2_do_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_io1_do_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_io0_do_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_io3_oeb_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_io2_oeb_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_io1_oeb_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_io0_oeb_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_4__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_clk_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_5__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_csb_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell ready_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: problem in commit_upf
      	Use error_info for more info. (CMD-013)
icc2_shell> commit_upf
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 57 level shifter cell(s) in the design. (MV-021)
Information: Total 0 out of 57 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Error: Power cell cfgreg_do_8__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_9__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_10__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_11__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_16__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_17__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_18__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_19__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_20__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_21__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_22__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_31__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_0__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_1__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_2__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_3__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_4__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_5__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_6__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_7__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_8__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_9__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_10__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_11__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_12__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_13__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_14__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_15__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_16__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_17__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_18__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_19__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_20__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_21__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_22__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_23__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_24__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_25__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_26__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_27__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_28__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_29__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_30__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell rdata_31__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_io3_do_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_io2_do_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_io1_do_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_io0_do_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_io3_oeb_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_io2_oeb_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_io1_oeb_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_io0_oeb_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_4__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_clk_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell cfgreg_do_5__UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell flash_csb_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: Power cell ready_UPF_LS is not associated with any power strategies or supply net connections. (UPF-097)
Error: problem in commit_upf
      	Use error_info for more info. (CMD-013)
icc2_shell> reset_upf
Information: UPF constraints of the design have been removed. (UPF-132)
1
icc2_shell> if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {

  set_app_options -name mv.upf.enable_golden_upf -value true
}
mv.upf.enable_golden_upf true
if {[file exists [which $UPF_FILE]]} {
	load_upf $UPF_FILE

## For golden UPF flow only (if supplemental UPF is provided): read
#supplemental UPF file

if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {

	load_upf -supplemental $UPF_SUPPLEMENTAL_FILE

} elseif {$UPF_SUPPLEMENTAL_FILE != ""} {

puts "Error: UPF_SUPPLEMENTAL_FILE($UPF_SUPPLEMENTAL_FILE) is invalid. Please correct it."

}

puts "Info: Running commit_upf"
commit_upf

} elseif {$UPF_FILE != ""} {
puts "Error: UPF file($UPF_FILE) is invalid. Please correct it."
}Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/top/files/raven_soc.upf' (FILE-007)
load_upf "/home1/BPPD08/NavEeN/internship/simpleuart/files/simpleuart.upf" -scope simpleuart
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/simpleuart/files/simpleuart.upf' (FILE-007)
create_power_domain PD -include_scope
create_supply_port VDD -direction in 
create_supply_port VSS -direction in 
create_supply_net  VDD
create_supply_net VSS
set_domain_supply_net PD -primary_power_net VDD -primary_ground_net VSS
connect_supply_net VDD -ports VDD
connect_supply_net VSS -ports VSSload_upf "/home1/BPPD08/NavEeN/internship/spimemio/files/spimemio.upf" -scope spimemio
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/spimemio/files/spimemio.upf' (FILE-007)
create_power_domain PDm -include_scope
create_supply_port VDD -direction in 
create_supply_port VSS -direction in 
create_supply_port VDDo -direction in
create_supply_net  VDD
create_supply_net VSS
create_supply_net VDDo
set_related_supply_net -ground VSS -power VDDo
set_domain_supply_net PDm -primary_power_net VDD -primary_ground_net VSS
connect_supply_net VDD -ports VDD
connect_supply_net VDDo -ports VDDo
connect_supply_net VSS -ports VSS
create_power_domain PDs -include_scope
create_supply_port VDD -direction in 
create_supply_port VDDh -direction in 
create_supply_port VSS -direction in 
create_supply_net  VDD
create_supply_net  VDDh
create_supply_net VSS
set_domain_supply_net PDs -primary_power_net VDD -primary_ground_net VSS
connect_supply_net VDD -ports {VDD spimemio/VDDo simpleuart/VDD}
connect_supply_net VSS -ports {VSS simpleuart/VSS spimemio/VSS}
connect_supply_net VDDh -ports {VDDh spimemio/VDD}
Information: Loading UPF file '/home1/BPPD08/NavEeN/internship/top/dc_outputs/raven_soc.supplement.upf' (FILE-007)
#Generated by Design Compiler (R) NXT(T-2022.03-SP4) on Tue May 13 18:03:17 2025
#Supplemental UPF [includes derived supply exceptions]
connect_supply_net VDD -ports {cfgreg_do_8__UPF_LS/VDDL cfgreg_do_9__UPF_LS/VDDL cfgreg_do_10__UPF_LS/VDDL cfgreg_do_11__UPF_LS/VDDL cfgreg_do_16__UPF_LS/VDDL cfgreg_do_17__UPF_LS/VDDL cfgreg_do_18__UPF_LS/VDDL cfgreg_do_19__UPF_LS/VDDL cfgreg_do_20__UPF_LS/VDDL cfgreg_do_21__UPF_LS/VDDL cfgreg_do_22__UPF_LS/VDDL cfgreg_do_31__UPF_LS/VDDL rdata_0__UPF_LS/VDDL rdata_1__UPF_LS/VDDL rdata_2__UPF_LS/VDDL rdata_3__UPF_LS/VDDL rdata_4__UPF_LS/VDDL rdata_5__UPF_LS/VDDL rdata_6__UPF_LS/VDDL rdata_7__UPF_LS/VDDL rdata_8__UPF_LS/VDDL rdata_9__UPF_LS/VDDL rdata_10__UPF_LS/VDDL rdata_11__UPF_LS/VDDL rdata_12__UPF_LS/VDDL rdata_13__UPF_LS/VDDL rdata_14__UPF_LS/VDDL rdata_15__UPF_LS/VDDL rdata_16__UPF_LS/VDDL rdata_17__UPF_LS/VDDL rdata_18__UPF_LS/VDDL rdata_19__UPF_LS/VDDL rdata_20__UPF_LS/VDDL rdata_21__UPF_LS/VDDL rdata_22__UPF_LS/VDDL rdata_23__UPF_LS/VDDL rdata_24__UPF_LS/VDDL rdata_25__UPF_LS/VDDL rdata_26__UPF_LS/VDDL rdata_27__UPF_LS/VDDL rdata_28__UPF_LS/VDDL rdata_29__UPF_LS/VDDL rdata_30__UPF_LS/VDDL rdata_31__UPF_LS/VDDL flash_io3_do_UPF_LS/VDDL flash_io2_do_UPF_LS/VDDL flash_io1_do_UPF_LS/VDDL flash_io0_do_UPF_LS/VDDL flash_io3_oeb_UPF_LS/VDDL flash_io2_oeb_UPF_LS/VDDL flash_io1_oeb_UPF_LS/VDDL flash_io0_oeb_UPF_LS/VDDL cfgreg_do_4__UPF_LS/VDDL flash_clk_UPF_LS/VDDL cfgreg_do_5__UPF_LS/VDDL flash_csb_UPF_LS/VDDL ready_UPF_LS/VDDL}
connect_supply_net VDDh -ports {cfgreg_do_8__UPF_LS/VDDH cfgreg_do_9__UPF_LS/VDDH cfgreg_do_10__UPF_LS/VDDH cfgreg_do_11__UPF_LS/VDDH cfgreg_do_16__UPF_LS/VDDH cfgreg_do_17__UPF_LS/VDDH cfgreg_do_18__UPF_LS/VDDH cfgreg_do_19__UPF_LS/VDDH cfgreg_do_20__UPF_LS/VDDH cfgreg_do_21__UPF_LS/VDDH cfgreg_do_22__UPF_LS/VDDH cfgreg_do_31__UPF_LS/VDDH rdata_0__UPF_LS/VDDH rdata_1__UPF_LS/VDDH rdata_2__UPF_LS/VDDH rdata_3__UPF_LS/VDDH rdata_4__UPF_LS/VDDH rdata_5__UPF_LS/VDDH rdata_6__UPF_LS/VDDH rdata_7__UPF_LS/VDDH rdata_8__UPF_LS/VDDH rdata_9__UPF_LS/VDDH rdata_10__UPF_LS/VDDH rdata_11__UPF_LS/VDDH rdata_12__UPF_LS/VDDH rdata_13__UPF_LS/VDDH rdata_14__UPF_LS/VDDH rdata_15__UPF_LS/VDDH rdata_16__UPF_LS/VDDH rdata_17__UPF_LS/VDDH rdata_18__UPF_LS/VDDH rdata_19__UPF_LS/VDDH rdata_20__UPF_LS/VDDH rdata_21__UPF_LS/VDDH rdata_22__UPF_LS/VDDH rdata_23__UPF_LS/VDDH rdata_24__UPF_LS/VDDH rdata_25__UPF_LS/VDDH rdata_26__UPF_LS/VDDH rdata_27__UPF_LS/VDDH rdata_28__UPF_LS/VDDH rdata_29__UPF_LS/VDDH rdata_30__UPF_LS/VDDH rdata_31__UPF_LS/VDDH flash_io3_do_UPF_LS/VDDH flash_io2_do_UPF_LS/VDDH flash_io1_do_UPF_LS/VDDH flash_io0_do_UPF_LS/VDDH flash_io3_oeb_UPF_LS/VDDH flash_io2_oeb_UPF_LS/VDDH flash_io1_oeb_UPF_LS/VDDH flash_io0_oeb_UPF_LS/VDDH cfgreg_do_4__UPF_LS/VDDH flash_clk_UPF_LS/VDDH cfgreg_do_5__UPF_LS/VDDH flash_csb_UPF_LS/VDDH ready_UPF_LS/VDDH}
connect_supply_net VSS -ports {cfgreg_do_8__UPF_LS/VSS cfgreg_do_9__UPF_LS/VSS cfgreg_do_10__UPF_LS/VSS cfgreg_do_11__UPF_LS/VSS cfgreg_do_16__UPF_LS/VSS cfgreg_do_17__UPF_LS/VSS cfgreg_do_18__UPF_LS/VSS cfgreg_do_19__UPF_LS/VSS cfgreg_do_20__UPF_LS/VSS cfgreg_do_21__UPF_LS/VSS cfgreg_do_22__UPF_LS/VSS cfgreg_do_31__UPF_LS/VSS rdata_0__UPF_LS/VSS rdata_1__UPF_LS/VSS rdata_2__UPF_LS/VSS rdata_3__UPF_LS/VSS rdata_4__UPF_LS/VSS rdata_5__UPF_LS/VSS rdata_6__UPF_LS/VSS rdata_7__UPF_LS/VSS rdata_8__UPF_LS/VSS rdata_9__UPF_LS/VSS rdata_10__UPF_LS/VSS rdata_11__UPF_LS/VSS rdata_12__UPF_LS/VSS rdata_13__UPF_LS/VSS rdata_14__UPF_LS/VSS rdata_15__UPF_LS/VSS rdata_16__UPF_LS/VSS rdata_17__UPF_LS/VSS rdata_18__UPF_LS/VSS rdata_19__UPF_LS/VSS rdata_20__UPF_LS/VSS rdata_21__UPF_LS/VSS rdata_22__UPF_LS/VSS rdata_23__UPF_LS/VSS rdata_24__UPF_LS/VSS rdata_25__UPF_LS/VSS rdata_26__UPF_LS/VSS rdata_27__UPF_LS/VSS rdata_28__UPF_LS/VSS rdata_29__UPF_LS/VSS rdata_30__UPF_LS/VSS rdata_31__UPF_LS/VSS flash_io3_do_UPF_LS/VSS flash_io2_do_UPF_LS/VSS flash_io1_do_UPF_LS/VSS flash_io0_do_UPF_LS/VSS flash_io3_oeb_UPF_LS/VSS flash_io2_oeb_UPF_LS/VSS flash_io1_oeb_UPF_LS/VSS flash_io0_oeb_UPF_LS/VSS cfgreg_do_4__UPF_LS/VSS flash_clk_UPF_LS/VSS cfgreg_do_5__UPF_LS/VSS flash_csb_UPF_LS/VSS ready_UPF_LS/VSS}
Info: Running commit_upf
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 57 level shifter cell(s) in the design. (MV-021)
Information: Total 0 out of 57 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
icc2_shell> commit_upf
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 57 level shifter cell(s) in the design. (MV-021)
Information: Total 0 out of 57 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
icc2_shell> check_mv_design
****************************************
Report : check_mv_design
Design : raven_soc
Version: T-2022.03-SP4
Date   : Wed May 14 00:44:28 2025
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
Warning: Supply state(s) has not been defined on the supply net 'VDD'. (MV-099)
Warning: Supply state(s) has not been defined on the supply net 'VDDh'. (MV-099)
Warning: Supply state(s) has not been defined on the supply net 'VSS'. (MV-099)
Information: Total 3 MV-099 violations. (MV-080)

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
Warning: Found redundant level shifter 'cfgreg_do_8__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_9__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_10__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_11__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_16__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_17__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_18__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_19__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_20__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_21__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_22__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'cfgreg_do_31__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'rdata_0__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'rdata_1__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'rdata_2__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'rdata_3__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'rdata_4__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'rdata_5__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'rdata_6__UPF_LS'. (MV-015)
Warning: Found redundant level shifter 'rdata_7__UPF_LS'. (MV-015)
Information: Message 'MV-015' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 57 MV-015 violations. (MV-080)

Information: The level shifter 'cfgreg_do_8__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_9__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_10__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_11__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_16__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_17__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_18__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_19__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_20__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_21__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_22__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'cfgreg_do_31__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'rdata_0__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'rdata_1__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'rdata_2__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'rdata_3__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'rdata_4__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'rdata_5__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'rdata_6__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: The level shifter 'rdata_7__UPF_LS' is not associated with any level shifter strategies. (MV-072)
Information: Message 'MV-072' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 57 MV-072 violations. (MV-080)

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
Warning: Driver pin 'cpu/mem_addr_reg_11_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[11]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_10_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[10]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_9_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[9]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_8_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[8]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_7_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[7]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_6_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[6]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_5_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[5]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_4_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[4]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_3_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[3]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_addr_reg_2_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/addr[2]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_wdata_reg_31_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/cfgreg_di[31]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_wdata_reg_30_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/cfgreg_di[30]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_wdata_reg_29_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/cfgreg_di[29]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_wdata_reg_28_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/cfgreg_di[28]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_wdata_reg_27_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/cfgreg_di[27]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_wdata_reg_26_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/cfgreg_di[26]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_wdata_reg_25_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/cfgreg_di[25]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_wdata_reg_24_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/cfgreg_di[24]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_wdata_reg_23_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/cfgreg_di[23]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Warning: Driver pin 'cpu/mem_wdata_reg_22_/Q' (supply net 'VDD' [<undef>V]) cannot drive load pin 'spimemio/cfgreg_di[22]' (supply net 'spimemio/VDD' [<undef>V]) due to voltage difference. (MV-012)
Information: Message 'MV-012' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 65 MV-012 violations. (MV-080)

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
Error: Supply net connection cannot be determined for PG pin 'cpu/genblk2_pcpi_div/U4/VDDR'. (MV-009)
Information: Total 1 MV-009 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 1 error(s) and 125 warning(s) from check_mv_design. (MV-082)
0
icc2_shell> save_block -as init_design
Information: Saving block 'raven_soc.dlib:init_design.design'
1
icc2_shell> save_lib
Saving library 'raven_soc.dlib'
1
icc2_shell> set max_core 16
16
icc2_shell> set max_core 16
16
source -echo ../scripts/design_setup.tcl 
##########################################################################################
# Script: design_setup.tcl
# Version: U-2022.12-SP4
# Copyright (C) 2014-2023 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
###+DESIGN SETUP
##########################################################################################
##########################################################################################
### GENERAL
##########################################################################################
set DESIGN_NAME 		"raven_soc" ;# Required; name of the design to be worked on; used as the block name for save_block or copy_block operations
;# If you are starting from init_design with verilog or RTL, this is also the top module name
set LIBRARY_SUFFIX		"" ;# Optional; suffix for the design library name ; default is unspecified  
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Optional; name of the design library; 
;# If you are starting from init_design, no need to change this; it will be populated with values from DESIGN_NAME & LIBRARY_SUFFIX
set TECHLIB_DATA_DIR		"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf" ;# Used to point to directory where technology data is installed for the site. 
;# Used by variables which use data from those directories.
set SUPPLEMENTAL_SEARCH_PATH		"/home1/14_nmts/14_nmts/references/opensparc/opensparc/" ;# Optional; a list of paths; addtional user provided search_path which is to be used by set search_path in rm_setup/header_*.tcl 
##########################################################################################
### BLOCK LABEL NAMES
## Label names ($DESIGN_NAME is the block name) : there's no need to change these
##########################################################################################
set INIT_DESIGN_BLOCK_NAME		"init_design"			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_FROM_BLOCK_NAME		$ROUTE_OPT_BLOCK_NAME		;# Label name of the input block in chip_finish.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_FROM_BLOCK_NAME	$CHIP_FINISH_BLOCK_NAME 	;# Label name of the input block in icv_in_design.tcl
set ICV_IN_DESIGN_BLOCK_NAME		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the input block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
set ENDPOINT_OPT_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME		;# Label name of the input block in endpoint_opt.tcl
set ENDPOINT_OPT_BLOCK_NAME		"endpoint_opt"			;# Label name to be used when saving a block in endpoint_opt.tcl
set TIMING_ECO_FROM_BLOCK_NAME		$ICV_IN_DESIGN_BLOCK_NAME	;# Label name of the input block in timing_eco.tcl
set TIMING_ECO_BLOCK_NAME		"timing_eco" 			;# Label name to be used when saving a block in timing_eco.tcl
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ICV_IN_DESIGN_BLOCK_NAME	;# Label name of the input block in functional_eco.tcl;
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set FLOORPLAN_BLOCK_NAME                "floorplan" 			;# Label name to be used when saving a block in floorplan.tcl.
set REDHAWK_IN_DESIGN_FROM_BLOCK_NAME   $ROUTE_OPT_BLOCK_NAME		;# Label name of the starting block for redhawk_in_design_pnr.tcl and rhsc_in_design_pnr.tcl;
set REDHAWK_IN_DESIGN_BLOCK_NAME 	"redhawk_in_design"		;# Label name of the starting block for redhawk_in_design_pnr.tcl and rhsc_in_design_pnr.tcl;
##########################################################################################
### DESIGN PLANNING SETUP 
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE			"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL		"bottom" ;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set SUB_BLOCK_LIBRARIES			[list ] ;# Provide a list of libraries for blocks built top-down (via the hierarchical DP flow) to be included as a reference library.
;# There should be a one-to-one mapping with the block references defined in SUB_BLOCK_REFS. 
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
set CTL_FOR_ABSTRACT_BLOCKS		[list ] ;# provide a list of the full path to each ctl model required by top level compile
set SKIP_ABSTRACT_GENERATION            false	;# Option to skip creation of abstracts in PNR flow scripts. 
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for place_opt.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for clock_opt_cts.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for clock_opt_opto.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for route_auto.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for route_opt.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for chip_finish.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for icv_in_design.  The view can be "abstract" (default) or "design".
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ;# "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
set LIBRARY_DB_PATH        		"" ;# Option to provide path to dbs that may be needed un implementation tools when dbs referenced inside NDM do not reside local
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to source $PROMOTE_ABSTRACT_CLOCK_DATA_FILE and promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
set PROMOTE_ABSTRACT_CLOCK_DATA_FILE 	"promote_abstract_clock_data_script.tcl" ;# Specify a file which contains the block clock data promotion commands.  A template is provided in rm_user_plugin_scripts/promote_abstract_clock_data_script.tcl
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
set WRITE_OASIS_ALLOW_INCOMPATIBLE_UNITS false ; ## Specify whether to allow incompatible units during write_oasis
set WRITE_GDS_ALLOW_INCOMPATIBLE_UNITS 	false ; ## Specify whether to allow incompatible units during write_gds
##########################################################################################
### INIT_DESIGN
## Variables for design prep which are used by init_design.tcl
## Fill in the variables in 1, 2, 3, and 4 below as needed.
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | NDM; default is ASCII; minimum required design inputs are listed below accordingly;
;# 1.ASCII: gated netlist and other ascii design input files;
;#   required inputs: $VERILOG_NETLIST_FILES, and $UPF_FILE;  
;#   typically required inputs: $TCL_FLOORPLAN_FILE or $DEF_FLOORPLAN_FILES for floorplan 
;#   (unless flat DP-RM is used for floorplanning where $TCL_FLOORPLAN_FILE will be automatically specified through DP-RM generated header_from_dprm.tcl) 
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command; sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   required inputs: DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   note: init_design.tcl assumes floorplan is part of the write_icc2_files output and does not source any addtional floorplan fills  
;#   note: commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below) 
;# 3.NDM: specify your own floorplanned NDM path and skip the design creation steps (netlist reading, load_upf, read_def etc are skipped);
;#   required inputs: INIT_DESIGN_INPUT_LIBRARY and INIT_DESIGN_INPUT_BLOCK_NAME;
;#   init_design.tcl copies the specified INIT_DESIGN_INPUT_LIBRARY as DESIGN_LIBRARY and INIT_DESIGN_INPUT_BLOCK_NAME as INIT_DESIGN_BLOCK_NAME
;#   note: init_design.tcl assumes the specified block is floorplanned and does not source any addtional floorplan fills
set INIT_DESIGN_INPUT_LIBRARY 	"" ;# specify a library name as the source library for copying if INIT_DESIGN_INPUT = NDM
set INIT_DESIGN_INPUT_BLOCK_NAME "" ;# specify a block name (with or witout label) as the input block if INIT_DESIGN_INPUT = NDM
set EARLY_DATA_CHECK_POLICY	"none" ;# none|lenient|strict ;RM default is none;
;# lenient and strict trigger corresponding set_early_data_check_policy -policy $EARLY_DATA_CHECK_POLICY command and report_early_data_checks; 
;# specify none to disable the set_early_data_check_policy command
##################################################
### LIBRARY SETUP
## 1. Reference libraries
##################################################
## For pre-created CLIB or fusion reference libraries
## These will be added as reference library by using create_lib -ref_libs in init_design/init_dp
set REFERENCE_LIBRARY 			 "/home1/BPPD08/NavEeN/internship/spimemio/macro/spimemio.ndm/ \
			 		/home1/BPPD08/NavEeN/internship/simpleuart/macro/simpleuart.ndm/ \
					 /home1/14_nmts/14_nmts/stdcell_hvt/ndm/saed14hvt_frame_only.ndm \
                                         	 /home1/14_nmts/14_nmts/stdcell_slvt/ndm/saed14slvt_frame_only.ndm \
				  	  /home1/14_nmts/14_nmts/stdcell_rvt/ndm/saed14rvt_frame_only.ndm \
				   	  /home1/14_nmts/14_nmts/stdcell_lvt/ndm/saed14lvt_frame_only.ndm";
# Required; a list of reference libraries for the design library.
;# can be a list of CLIB reference libraries, a list of fusion reference libraries, or both
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
## For on-the-fly CLIB reference library creation using create_lib in init_design
## This is useful if you have frames and dbs but don't have CLIBs for these libraries and want CLIB to be created on-the-fly during create_lib
## Specify both frame list and db list below and CLIBs will be created during create_lib design library creation
## Please note that using fusion library disqualifies the use of on-the-fly CLIB creation. The tool does not support both together.
set CLIB_REFERENCE_LIBRARY_CONFIGURATION_FLOW_FRAME_LIST [list ] ;# a list of frames for on-the-fly CLIB reference library creation; ex : "[glob /path1/std/* /path2/*]"
set CLIB_REFERENCE_LIBRARY_CONFIGURATION_FLOW_DB_LIST [list ] ;# a list of dbs for on-the-fly CLIB reference library creation; ex : "[glob /path1/std/db/*.db /path2/sram/db/*.db]"
## For on-the-fly fusion reference library creation using Makefile's create_fusion_reference_library target
set FUSION_REFERENCE_LIBRARY_FRAM_LIST  "/home1/14_nmts/14_nmts/stdcell_hvt/ndm/saed14hvt_frame_only.ndm \
				         /home1/14_nmts/14_nmts/stdcell_slvt/ndm/saed14slvt_frame_only.ndm \
				        /home1/14_nmts/14_nmts/stdcell_rvt/ndm/saed14rvt_frame_only.ndm \
				       /home1/14_nmts/14_nmts/stdcell_lvt/ndm/saed14lvt_frame_only.ndm" ;# a list of frames (or ndm) for on-the-fly fusion reference library creation; ex : "[glob /path1/std/ndm/*.ndm /path2/sram/ndm/*.ndm]"
set FUSION_REFERENCE_LIBRARY_DB_LIST 	     "/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p72v125c.db \
			   	      /home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p72v125c_i0p6v.db \
			                /home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p72v125c_i0p6v.db \
			                /home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p72v125c.db" ;# a list of dbs for on-the-fly fusion reference library creation; ex : "[glob /pa                                             th1/std/db/*.db /path2/sram/db/*.db]"
set FUSION_REFERENCE_LIBRARY_DIR   	"./local_fusion_library" ;# specify fusion library output directory; default is local_fusion_library;
;# if you are running Makefile's create_fusion_reference_library target, this is the output directory for the on-the-fly fusion library creation; 
set LINK_LIBRARY			         "/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p6v125c.db \ 
                   				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p6vm40c.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p6vm40c.db
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p72v125c.db \
	         				/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p6vm40c_i0p6v.db \
	         				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ulvl_ss0p6vm40c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ulvl_ss0p72v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p72v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p6vm40c_i0p6v.db \
	         				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_dlvl_ss0p72vm40c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_dlvl_ss0p6v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p72v125c_i0p6v.db \
	        				 /home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p72vm40c.db";# Optional; specify a list of .db files
;# required for running VC-LP (vc_lp.tcl) and Formality (fm.tcl)
set COMPRESS_LIBS			false	;# Optional; save libs as compressed NDM; only used by DP (rm_*_dp_hier_scripts/init_dp.tcl)
set TCL_MULTI_VT_CONSTRAINT_FILE	"multi_vth_constraint_script.tcl" ;# A Tcl file which defines and applies multi Vt constraints
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST).
## Below are set_lib_cell_purpose.tcl specific variables. Only applicable if set_lib_cell_purpose.tcl is used.
set TIE_LIB_CELL_PATTERN_LIST 		"*TIE*" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set POWER_OPT                            "*CK* *DCAP*"; #POWER OPTIMIZATION CELLS
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"*BUF*S* *INV*S*" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"*BUF*S* *BUF*PS* *CLK*" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"*BUF*S* *INV*S* *CK*" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
##################################################
### TECHNOLOGY
## 2. Tech files and setup
##################################################
set TECH_FILE 			"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in RM. 
set TECH_LIB			"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf"	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set PARASITIC_TECH_LIB		""	;# Specifies one library as a dedicated parasitic technology library
;# This is automatically added to the create_lib -ref_libs list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true ;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl" ;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false
set PHYSICAL_RULES_FILE 	""	;# Optional; Specify a file in PRF format which specifies tech/library physical rules and attributes.
set DESIGN_LIBRARY_SCALE_FACTOR	""	;# Optional; Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which implies one unit is one Angstrom or 0.1nm.
set TCL_USER_LIBRARY_SETUP_SCRIPT    "" ;# Optional TCL file to be sourced at the beginning of init_design.tcl intended to load user's own library setup script.
;# This file can populate the RM variables: TECH_FILE, REFERENCE_LIBRARY, STREAM_FILES_FOR_MERGE, LINK_LIBRARY
## For redundant via insertion
set ENABLE_REDUNDANT_VIA_INSERTION	false ;# false|true; tool default false; optional in RM; enables redundant via insertion in clock_opt_opto.tcl, route_auto.tcl, and route_opt.tcl
set ENABLE_POST_ROUTE_OPT_REDUNDANT_VIA_INSERTION	false ;# false|true; tool default false; optional in RM; enables redundant via insertion after hyper_route_opt
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# via mapping file is required for redundant via insertion; 
;# Example : examples/TCL_USER_REDUNDANT_VIA_MAPPING_FILE.txt
set TCL_USER_REDUNDANT_VIA_SCRIPT	"" ;# Optional; User provided redundant via insertion script that when defined is sourced in place of the default redundant via insertion flow.
## For performance via ladder
set ENABLE_PERFORMANCE_VIA_LADDER	false ;# false|true; RM default false; For set_stage -step synthesis or -step placement, if this is true and  design is 7nm or smaller,  
;# the set_stage command sets route.auto_via_ladder.update_during_route, place.legalize.enable_via_ladder_checks, vl.flow.enable_convergence_flow to true. 
;# It runs the setup_performance_via_ladder -effort high command, and sources a file output from the command. 
;# For set_stage -step post_cts_opto, if this is true and design is 7nm or smaller, opt.common.enable_via_ladder_insertion is set to true.
;# For more details, refer to the man page of the set_stage command.
set TCL_ANTENNA_RULE_FILE		"/home1/14_nmts/14_nmts/tech/icv_drc/saed14nm_1p9m_ant_drc_rules.rs" ;# Antenna rule file; Example : examples/TCL_ANTENNA_RULE_FILE.txt
##################################################
### MCMM SCENARIO/MODE/CORNER SETUP 
##################################################
set TCL_MCMM_SETUP_FILE		"../scripts/TCL_MCMM_SETUP_FILE.explicit.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided : 
;# examples/TCL_MCMM_SETUP_FILE.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# examples/TCL_MCMM_SETUP_FILE.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
set TCL_PARASITIC_SETUP_FILE	"../scripts/TCL_PARASITIC_SETUP_FILE.tcl"	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in examples/TCL_PARASITIC_SETUP_FILE.tcl
set TCL_MODE_CORNER_SCENARIO_MODEL_ADJUSTMENT_FILE "" ;# Optional; specify a file for adjustment of modes/corners/scenarios/models
;# this file will be sourced in every step after scenario management is completed
set TCL_POCV_SETUP_FILE			"" ;# Optional; provide your own file for POCV setup such as POCV mapping; 
;# Refer to examples/TCL_POCV_SETUP_FILE.tcl for sample commands
set TCL_AOCV_SETUP_FILE			"" ;# Optional; provide your own file for AOCV setup such as AOCV mapping; 
;# Refer to examples/TCL_AOCV_SETUP_FILE.tcl for sample commands; only executes if TCL_POCV_SETUP_FILE is null
set TCL_PVT_CONFIGURATION_FILE		"" ;# Optional; specify a file for user customized set_pvt_configuration commmands;
;# this file will be sourced in every step after init_design step before open_lib
set PREROUTE_CTS_PRIMARY_CORNER "" ;# ; RM default is unspecified; sets cts.compile.primary_corner; optional in RM;
;# CTS automatically picks a corner with worst delay as the primary corner for its compile stage, 
;# which inserts buffers to balance clock delays in all modes of the corner; 
;# this setting allows you to manually specify a corner for the tool to use instead
########################################################################################## 
## Variables for scenario activation and focused scenario
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"func::ss0p6vm40c" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "func::ss0p6vm40c" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"func::ss0p6vm40c" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "$ROUTE_OPT_ACTIVE_SCENARIO_LIST" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# with GRE, the same set of scenarios are recommended to be used across clock_opt_opto, route_auto, and route_opt
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"$ROUTE_OPT_ACTIVE_SCENARIO_LIST" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# with GRE, the same set of scenarios are recommended to be used across clock_opt_opto, route_auto, and route_opt
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ENDPOINT_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during endpoint_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TIMING_ECO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during the timing_eco step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_FOCUSED_SCENARIO		"" ;# Specify a dominant scenario for timing driven route. Timing driven route assigns layer based on the dominant scenario;
;# default is not specified and tool will pick it based on timing QoR per scenario.
;# If specified, script sets route.common.focus_scenario in clock_opt_opto.tcl before GRE. 
##################################################
### LOGICAL INPUTS
## 3. Verilog, dc inputs, upf, mcmm, timing, etc 
##################################################
set DCRM_RESULTS_DIR  		"../results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that the tool can source.    
set VERILOG_NETLIST_FILES	"../dc_outputs/raven_soc.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
set UPF_FILE 			"../files/raven_soc.upf"	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
;#      for hierarchical designs using ETMs, load the block upf file
;#      for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#		load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	"../dc_outputs/raven_soc.supplement.upf"      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set SAIF_FILE_LIST			"" ;# Specify a SAIF file or a list of SAIF files and options for accurate power computation
;# Example for single SAIF use : set SAIF_FILE_LIST 1.saif;
;# Example for multiple SAIF and options : set SAIF_FILE_LIST "{1.saif -scaling_ratio 5 -weight 2} {2.saif -scaling_ratio 5} {3.saif -path xyz}"
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE_LIST related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE_LIST related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE_LIST related; name of the target instance on which activity is to be annotated.
##################################################
### PHYSICAL INPUTS
## 4. DEF, floorplan, placement constraints, etc 
##################################################
set TCL_FLOORPLAN_FILE			"" ;# Optional; Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details
set DEF_FLOORPLAN_FILES			"" ;# Optional; DEF files which contain the floorplan information; for ex: "1.def 2.def"; not required for DP
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or NDM
set DEF_READ_OPTIONS			"-add_def_only_objects all" ;# default is "-add_def_only_objects all"; set it to "" (empty) if you don't need any option
;# specifies the options used by read_def command
set DEF_RESOLVE_PG_NETS			true ;# false|true (default); Resolves conflicts between pg network with power domains.
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after TCL_FLOORPLAN_FILE or DEF_FLOORPLAN_FILE is read; 
;# can be used to cover additional floorplan constructs,such as bounds, pin guides, or route guides, etc
set SITE_SYMMETRY_LIST			"" ;# Optional; Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script
set DEF_SCAN_FILE			"" ;# Optional; A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or NDM, as SCANDEF is expected to be loaded already   
set TCL_FLOORPLAN_RULE_SCRIPT		"" ;# Specify your floorplan rule file (which contains set_floorplan_*_rules commands) or a script to generate such rules;
;# if specified, will be sourced in init_design.tcl for check_floorplan_rules and for some nodes, it will be sourced by sidefiles
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# Example : examples/TCL_USER_SPARE_CELL_PRE_SCRIPT.tcl
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# Example : examples/TCL_USER_SPARE_CELL_POST_SCRIPT.tcl
set SWITCH_CONNECTIVITY_FILE    	"" ;# Specify switch connectivity file
set ENABLE_FLOORPLAN_CHECKS		true ;# false|true (default); Enables floorplan checks performed by rm_check_design during init_design stage
set CTS_NDR                              "../RM_FPU/RM/cts_ndr.tcl"; #CTS NDR Rules
########################################################################################## 
### DFT SETUP 
##########################################################################################
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
########################################################################################## 
###+FLOW STEP CONFIGURATION
########################################################################################## 
########################################################################################## 
### ENDPOINT_OPT SETUP
## Variables for route_opt target endpoint PBA CCD (used by endpoint_opt.tcl) 
##########################################################################################
set ENDPOINT_OPT_MAX_PATHS 		"10000" ;# Required input; an integer; specify number of paths to collect; default 10000
set ENDPOINT_OPT_SLACK_THRESHOLD	"-0.001" ;# Required input; a float with unit in ns; collect paths with slack worse than the specified value for target endpoint to work on; 
;# default is -0.001 when current timing unit is ns; user specifeid value is based on the timing unit of the current design;
;# if user specified threshold is less than -1ps, the proc will set it to -0.001ns (i.e. -1ps).
set ENDPOINT_OPT_TARGET_SCENARIOS	"*" ;# Required input; a list of scenarios; collect timing paths from the specified scenarios for target endpoint to work on; 
;# default is * which means all active setup scenarios will be included
set ENDPOINT_OPT_LOOP			1 ;# Required input; an integer; specify number of loops; default is 1
set ENDPOINT_OPT_PATH_GROUP_FILTER 	"" ;# Optional input; specify a filter to exclude certain path groups from route_opt target endpoint PBA CCD; to be used by get_path_groups -filter  
;# for example, set ENDPOINT_OPT_PATH_GROUP_FILTER "name!~IN* && name!~OUT* && name!~*default*" -> exlcudes IO and default path groups
########################################################################################## 
### CHIP FINISH SETUP
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
## Std cell filler and decap cells used by chip_finish step and post ECO refill in timing_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"RM_filler" ;# A string to specify the prefix for metal filler (decap) cells. Required if running ECO flow.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
### ICV IN-DESIGN SETUP
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 		"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 		"z_check_drc" ;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
set ICV_IN_DESIGN_DRC_USER_DEFINED_OPTIONS 	"" ;# Specify user defined ICV options for signoff_check_drc.
set ICV_IN_DESIGN_DRC_FILL_VIEW_DATA 		"read" ;# Specify when to read the fill view data. Valid options are read (default) | read_if_uptodate | discard
set ICV_IN_DESIGN_DRC_CELL_VIEWS 		"frame" ;# Specify library cell view to read. Valid options are frame (default) | layout | design;  
;# See signoff.check_drc.read_layout_views & signoff.check_drc.read_design_views MAN pages for additional details.
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES 	"" ;# Specify cell types to exclude from analysis.  Valid options are lib_cell | macro | pad | filler.  
;# By default, all cell types are checked.  See signoff.check_drc.excluded_cell_types MAN pages for additional details.
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_SYNDP ""
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_SYNPNR ""
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_FINISH ""
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS 	false ;# By default (false), DRC violations inside cell instances are reported.  
;# Set to "true" to skip reporting of DRC inside cell instances.
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_SYNDP	false
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_SYNPNR 	false
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_FINISH 	false
set ICV_IN_DESIGN_DRC_SELECT_RULES 		"" ;# Specify design rules to check.  The specified rules will be the only rules evaluated.  By default, all design rules are checked.
set ICV_IN_DESIGN_DRC_SELECT_RULES_SYNDP		""
set ICV_IN_DESIGN_DRC_SELECT_RULES_SYNPNR 		""
set ICV_IN_DESIGN_DRC_SELECT_RULES_FINISH		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES 		"" ;# Specify design rules to omit from checking.  By default, all design rules are checked.
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_SYNDP		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_SYNPNR		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_FINISH		""
set STREAM_FILES_FOR_MERGE 			"" ;# Specify a list of stream (GDS or OASIS) files to be merged into the current design for signoff_check_drc or signoff_create_metal_fill.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_DRC				true ;# true|false; true enables signoff_check_drc.
set ICV_IN_DESIGN_ADR 				false ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is false
set ICV_IN_DESIGN_ADR_RUNDIR 			"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_USER_DEFINED_OPTIONS 	"" ;# Specify user defined ICV options for singoff_fix_drc.
set ICV_IN_DESIGN_POST_ADR_RUNDIR 		"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 		"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR		"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR		"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_ADR_SELECT_RULES 		"" ;# Specify the non DPT rules to be fixed by ADR
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 			false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNSET		"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_METAL_FILL_RUNDIR		"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_USER_DEFINED_OPTIONS "" ;# Specify user defined ICV options for signoff_create_metal_fill.
set ICV_IN_DESIGN_METAL_FILL_FIX_DENSITY_ERRORS "false" ;# Specify if density rules will be honored during fill insertion, removal, or addition.  
;# See signoff.create_metal_fill.fix_density_errors for additional details.
set ICV_IN_DESIGN_METAL_FILL_SELECT_LAYERS 	"" ;# Specify layers on which to insert metal fill.  By default, all routing layers will be filled.
set ICV_IN_DESIGN_METAL_FILL_COORDINATES 	"" ;# Specify the coordinates to be filled.  By default, the entire design will be filled.
;# For example: {{llx lly} {urx ury}} for rectangular; {{x1 y1} {x2 y2}...{xn yn}} for rectilinear
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" ;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_ECO_THRESHOLD 	"" ;# Specify the percent change to perform incremental fill.  If unspecified, the tool default value is used.
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR 	"z_MFILL_after" ;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | ; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use tool auto generated track_fill_params.rh file or your own paramter file.
set ICV_IN_DESIGN_BASE_FILL false               ; # Enable/disable indesign base fill
set ICV_IN_DESIGN_BASE_FILL_RUNSET ""           ;# Specify the foundry runset for signoff_create_metal_fill command (base layer fill)
set ICV_IN_DESIGN_BASE_FILL_RUNDIR "z_icvFill"  ; # The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_BASE_FILL_FOUNDRY_NODE ""          ; # Specify the foundry node for indesign base fill
set ICV_IN_DESIGN_ENABLE_ALL_LAYER_CHECK true ;# Use to disable all layer checks to limit false errors from missing layout. On by default.
########################################################################################## 
### REDHAWK REDHAWK-SC SETUP
## Variables for Redhawk & Redhawk-SC (RHSC) in-design related settings 
## (used by redhawk_in_design_pnr.tcl & rhsc_in_design_pnr.tcl ; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_SC_DIR                      "" ;# Required; path to RedHawk-SC binary
set REDHAWK_DIR				"" ;# Required; path to RedHawk binary
set REDHAWK_GRID_FARM	        	"" ;# Optional; commands to submit RedHawk/RedHawk-SC in GRID FARM
set REDHAWK_PAD_FILE_NDM                "" ;# The file include tap points on NDM. Default is top level pins.
set REDHAWK_PAD_FILE_PLOC               "" ;# Specify Redhawk pad file
set REDHAWK_PAD_CUSTOMIZED_SCRIPT       "" ;# User script to run command create_taps with different options 
;# Example : ./examples/REDHAWK_PAD_CUSTOMIZED_SCRIPT.txt
set REDHAWK_FREQUENCY			"" ;# Optional to pass frequency to RedHawk 
set REDHAWK_TEMPERATURE			"" ;# Optional to pass temperature to RedHawk
set REDHAWK_SCENARIO		        "" ;# Optional to specify current scenario for running RedHawk
set REDHAWK_MCMM_SCENARIO_CONFIG        "" ;# Optional to specify MCMM for running Redhawk or RHSC on GRID system or local machine
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rh.rhsc.GRID.tcl 			--> for IRDP/IRDCCD on GRID system
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rh.rhsc.local.tcl 			--> for IRDP/IRDCCD on local machine
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rhsc.customized_python.GRID.tcl 	--> for IRDP/IRDCCD by customized python on GRID system
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rhsc.customized_python.local.tcl 	--> for IRDP/IRDCCD by customized python on local machine
;# examples/REDHAWK_MCMM_CONFIG.analysis.rh.rhsc.GRID.tcl 				--> for Rail Analysis on GRID system 
;# examples/REDHAWK_MCMM_CONFIG.analysis.rh.rhsc.local.tcl 				--> for Rail analysis on local machine
;# examples/REDHAWK_MCMM_CONFIG.analysis.rhsc.customized_python.GRID.tcl  		--> for Rail Analysis by customized python on GRID system
;# examples/REDHAWK_MCMM_CONFIG.analysis.rhsc.customized_python.local.tcl 		--> for Rail Analysis by customized python on local machine
set REDHAWK_USE_FC_POWER                false;# Optional. Set to true to use the tool's power engine insetead of RedHawk/RHSC power engine. By default RedHawk/RHSC power engine is used.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_LAYER_MAP_FILE              "" ;# Optional. The file include process layer name and LEF layer name
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"static" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file as Redhawk standalone run tcl file.
set RHSC_PYTHON_SCRIPT_FILE             "" ;# Optional. Specify a file as RHSC standalone run python script
set RHSC_GENERATE_COLLATERAL	        "" ;# Optional. The command analyze_rail only generate TWF, DEF, SPEF, PLOC files, this work with RHSC_PYTHON_SCRIPT_FILE
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ;# Optional. Set Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ;# Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ;# Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ;# Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ;# Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
set REDHAWK_PGA_CUSTOMIZED_SCRIPT       "" ;# Optional to add customized PGA setting
;# Example : ./examples/REDHAWK_PGA_CUSTOMIZED_SCRIPT.txt
########################################################################################## 
### TIMING ECO SETUP
## Variables for Timing ECO related settings (used by timing_eco.tcl)
##########################################################################################
## The following ECO_OPT* variables are for ECO fusion.  The PT setup is also needed when implementing the user provided PT change file, as PT reporting is run.
set ECO_OPT_ENGINE                      "pt" ;# Required by eco_opt to specify which tool is used to perform the fusion ECO. Valid values are pt|primeeco|tweaker
set ECO_OPT_EXEC_PATH                   "" ;# Optional override for the eco engine executable used in eco_opt. When left NULL the executable loaded in the environment
;# will be used. This is dependent on the ECO_OPT_ENGINE selected regarding path to pt_shell or tweaker executable
set ECO_OPT_DB_PATH			"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ECO_OPT_RECIPE_INFO			"" ;# Required for eco_opt to spec one or more types of fixes to perform. This variable can be a single type or a list of one or 
;# more groups of types to fix within the session. The variable can contain a single type (e.g. "max_transition") to fix. It can
;# also provide a group of types to fix within the same eco_opt (e.g. "{max_transition setup}"). Finaly, it can specify a list
;# of groups to perform across multiple eco_opt commands ( e.g. "{max_transition setup} hold"). The types supported across all
;# engine options are max_capacitance|max_transition|setup|hold. For primeeco and tweaker the support is captured in the configured
;# ECO_OPT_ENGINE_SCRIPT file. The PT option supports a number of other built-in types found in the eco_opt man page.
set ECO_OPT_ENGINE_SCRIPT		"" ;# Required when ECO_OPT_ENGINE is primeeco or tweaker. This script provides the specifics for how each engine performs each 
;# of the eco fix types. It varies by engine so should be coordinated with ECO_OPT_ENGINE setting. 
;# The base primeeco script is prime_eco_opt_fix.tcl and the base tweaker script is tweaker_eco_opt.tcl are provided with the flow.
set ECO_OPT_PHYSICAL_MODE		"" ;# Specify none, open_site, or occupied_site to guide physical impact.  If not specified, the tool default of "open_site" is run.
set ECO_OPT_WITH_PBA 			false ;# Default false; sets time.pba_optimization_mode to path to enable PBA for eco_opt
set ECO_OPT_EXTRACTION_MODE		"fusion_adv" ;# fusion_adv|in_design|none; default is fusion_adv; sets extract.starrc_mode to corresponding value;
;# fusion_adv and in_design modes require ECO_OPT_STARRC_CONFIG_FILE to be specified;
;# refer to ROUTE_OPT_STARRC_CONFIG_FILE.example.txt for sample syntax
set ECO_OPT_STARRC_CONFIG_FILE 		"" ;# Required when using fusion_adv or in_design extraction modes; specify the configuration file
set ECO_OPT_WORK_DIR			"eco_opt_dir" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ECO_OPT_PRE_LINK_SCRIPT		"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ECO_OPT_POST_LINK_SCRIPT		"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
set ECO_OPT_PT_CORES_PER_SCENARIO	"4" ;# Specify the number of cores per scenario for PT DMSA.
set ECO_OPT_SIGNOFF_SCENARIO_PAIR	"" ;# Optional; Provide scenario constraints file for PT.  Uses a list of {scenario sdc} pairs.
set ECO_OPT_FILLER_CELL_PREFIX 		"$CHIP_FINISH_METAL_FILLER_PREFIX" ;# A string to specify the prefix used to identify filler cells to remove prior to running eco_opt.
;# The default is set the same as CHIP_FINISH_METAL_FILLER_PREFIX.	
set ECO_OPT_CUSTOM_OPTIONS 		""
## The following variables apply when using a user provided PT change file.
set PT_ECO_CHANGE_FILE 			"" ;# The eco_opt mode (default) is run when not set.  When set, this points to the PT change file to implement.
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
########################################################################################## 
### FUNCTIONAL ECO SETUP
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; the verilog file to be used for functional ECO.
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
set TCL_USER_PSC_AUTO_DERIVE_MAPPING_RULE_FILE "" ;# A file for freeze silicon PSC (PSC, or gate array cell) auto derive mapping rule; 
;# to be sourced before the eco_netlist command in functional_eco.tcl;
;# if PSC cells are inserted on the design, for running freeze silicon PSC flow, specify a auto derive mapping rule file;
########################################################################################## 
### USER PLUGIN SCRIPTS
## Variables for pre and post plugins 
#  Placeholder plugin scripts are available in the rm_user_plugin_scripts directory. Use of the placeholder scripts is not required. Path to the plugin scripts can be updated as needed. 
##########################################################################################
set TCL_USER_NON_PERSISTENT_SCRIPT 	"non_persistent_script.tcl" ;# An optional Tcl file to be sourced in each step after opening a block.
set TCL_USER_INIT_DESIGN_PRE_SCRIPT 	"init_design_pre_script.tcl" ;# An optional Tcl file to be sourced at the very beginning of init_design.tcl.
set TCL_USER_INIT_DESIGN_POST_SCRIPT 	"init_design_post_script.tcl" ;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"place_opt_pre_script.tcl" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"place_opt_post_script.tcl" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set TCL_USER_PLACE_OPT_INCREMENTAL_PLACEMENT_POST_SCRIPT "place_opt_incremental_placement_post_script.tcl" ;# An optional Tcl file for customizations after the incremental placement (create_place -incremental)
;# only applicable to non-SPG flow (ENABLE_SPG is false)
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"clock_opt_cts_pre_script.tcl" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"clock_opt_cts_post_script.tcl" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"clock_opt_opto_pre_script.tcl" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "clock_opt_opto_post_script.tcl" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"route_auto_pre_script.tcl" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"route_auto_post_script.tcl" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"route_opt_pre_script.tcl" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_1_POST_SCRIPT    "route_opt_1_post_script.tcl" ;# An optional Tcl file for customizations after first route_opt (for ex, customized secondary PG routing)
;# for hyper_route_opt, this is sourced after phase2 optimization
set TCL_USER_ROUTE_OPT_2_POST_SCRIPT    "route_opt_2_post_script.tcl" ;# An optional Tcl file for customizations after second route_opt (for ex, customized secondary PG routing)
;# for hyper_route_opt, this is sourced after phase2 optimization and right after TCL_USER_ROUTE_OPT_1_POST_SCRIPT is sourced
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"route_opt_post_script.tcl" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set TCL_USER_ENDPOINT_OPT_PRE_SCRIPT 	"endpoint_opt_pre_script.tcl" ;# An optional Tcl file for endpoint_opt.tcl to be sourced before the main command.
set TCL_USER_ENDPOINT_OPT_SCRIPT 	"" ;# An optional Tcl file for endpoint_opt.tcl to replace the pre-existing main commands.
set TCL_USER_ENDPOINT_OPT_POST_SCRIPT 	"endpoint_opt_post_script.tcl" ;# An optional Tcl file for endpoint_opt.tcl to be sourced after the main command.
set TCL_USER_TIMING_ECO_PRE_SCRIPT 	"timing_eco_pre_script.tcl" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_TIMING_ECO_POST_SCRIPT 	"timing_eco_post_script.tcl" ;# An optional Tcl file to be sourced after ECO operations.
set ENABLE_INCR_ROUTE_POST_ECO          "true" ;# Enable/disable post eco incremental route
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"chip_finish_pre_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"chip_finish_post_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"icv_in_design_pre_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"icv_in_design_post_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
set TCL_USER_REDHAWK_IN_DESIGN_PRE_SCRIPT "redhawk_in_design_pre_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced before Redhawk indesign flow.
set TCL_USER_REDHAWK_IN_DESIGN_POST_SCRIPT "redhawk_in_design_post_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced after Redhawk indesign flow. 
set TCL_USER_REDHAWK_SC_PRE_SCRIPT	"redhawk_sc_pre_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced before Redhawk SC flow.
set TCL_USER_REDHAWK_SC_POST_SCRIPT	"redhawk_sc_post_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced after Redhawk SC flow.
set TCL_USER_WRITE_DATA_PRE_SCRIPT 	"" ;# An optional Tcl file for write_data.tcl to be sourced before write_data
set TCL_USER_WRITE_DATA_POST_SCRIPT	"" ;# An optional Tcl file for write_data.tcl to be sourced after write_data
set TCL_USER_FLOORPLAN_PRE_SCRIPT 	"" ;# An optional Tcl file to be sourced at the beginning of floorplan.tcl 
set TCL_USER_FLOORPLAN_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced at the end of floorplan.tcl 
##########################################################################################
### REPORTING & DATA OUTPUT
## Reporting and other variables
##########################################################################################
set DEFINE_NAME_RULES_OPTIONS		"" ;# Optional; defines the naming rules used by change_names.
set OUTPUTS_DIR				"../outputs/" ;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR				"../reports/" ;# Directory to write reports; mainly used by report_qor.tcl
set LOGS_DIR				"../logs/" ;# Directory to logs; mainly used by Makefile*
set ENABLE_INLINE_REPORT_QOR		true ;# true|false; RM default true; enables inline intermediate report_qor calls during the implementation flow   
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_DEBUG			false ;# true|false; RM default false; generates non-SI timing reports during route_auto stage  
set REPORT_VERBOSE			false ;# true|false; RM default false; runs additional report_timing with -max_paths equal to 300 and -slack_lesser_than 0
set REPORT_DISABLE_GUI			false ;# true|false; RM default false; when used the application defaults the display to an offscreen image and does not use/or access the X display	 
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power during reporting
set REPORT_CLOCK_POWER			false ;# true|false; RM default false; set it to true to run report_clock_qor -type power after clock_opt_cts and route_opt stages
set REPORT_POWER_SAIF_FILE		"" ;# Optional; specify a SAIF file for "read_saif $REPORT_POWER_SAIF_FILE" before report_power in report_qor.tcl
set REPORT_POWER_SCALING_RATIO		"" ;# Optional; a float; specify the frequency ratio (SDC frequency/SAIF frequency) (or clock period ratio (SAIF clock period/SDC clock period));
;# if specified, triggers "set_power_clock_scaling -ratio $REPORT_POWER_SCALING_RATIO" command after "read_saif $REPORT_POWER_SAIF_FILE" in report_qor.tcl   
set REPORT_INIT_DESIGN_ACTIVE_SCENARIO_LIST    "" ;# A subset of scenarios to be made active when generating reports for the init_design step;
set REPORT_PLACE_OPT_ACTIVE_SCENARIO_LIST      "" ;# A subset of scenarios to be made active when generating reports for the place_opt step;
set REPORT_CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active when generating reports for the clock_opt_cts step;
set REPORT_CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active when generating reports for the clock_opt_opto step;
set REPORT_ROUTE_AUTO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the route_auto step;
set REPORT_ROUTE_OPT_ACTIVE_SCENARIO_LIST      "" ;# A subset of scenarios to be made active when generating reports for the route_opt step;
set REPORT_CHIP_FINISH_ACTIVE_SCENARIO_LIST    "" ;# A subset of scenarios to be made active when generating reports for the chip_finish step.
set REPORT_ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active when generating reports for the icv_in_design step;
set REPORT_ENDPOINT_OPT_ACTIVE_SCENARIO_LIST   "" ;# A subset of scenarios to be made active when generating reports for the endpoint_opt step;
set REPORT_TIMING_ECO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the the timing_eco step;
set REPORT_FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the the functional_eco step;
set REPORT_POWER_SAIF_MAP		"" ;# (optional) specify a SAIF map for report_power if REPORT_POWER_SAIF_FILE is also provided
set WRITE_QOR_DATA			true ;# true|false; report_qor.tcl also runs compare_qor_data command to generate QoR HTML file
set WRITE_QOR_DATA_DIR			"./qor_data" ;# Specify write_qor_data directory
set COMPARE_QOR_DATA_DIR		"./compare_qor_data" ;# Specify compare_qor_data directory
set REPORT_PARALLEL_MAX_CORES 		4 ;# specify core limit for parallel reporting
set REPORT_PARALLEL_SUBMIT_COMMAND 	"" ;# for parallel reporting; if specified, script uses job submission for report_qor.tcl
;# Note : if specified, enables parallel reporting; if not specified (default) runs sequential reporting
;# Example parallel submit command : qsub -cwd -P di -pe mt 4 -m n
set SET_HOST_OPTIONS_MAX_CORES		8 ;# specify core limit for set_host_options -max_cores
set TCL_USER_SUPPLEMENTAL_REPORTS_SCRIPT "" ;# Specify a supplemental reporting script for FC
set FUSION_REFERENCE_LIBRARY_LOG_DIR    "${LOGS_DIR}/lcsh" ;# specify log file directory for fusion library creation; default is $LOGS_DIR/lcsh;../logs//lcsh
set REPORT_QOR 1;
1
set CURRENT_STEP "floorplan";floorplan
icc2_shell> copy_block -to floorplan
{raven_soc.dlib:floorplan.design}
current_block floorplan
icc2_shell> {raven_soc.dlib:floorplan.design}
link_block
Using libraries: raven_soc.dlib saed14rvt_ss0p6v125c saed14lvt_ss0p6vm40c saed14rvt_ulvl_ss0p6vm40c_i0p6v saed14lvt_ulvl_ss0p6vm40c_i0p6v saed14rvt_dlvl_ss0p6vm40c_i0p6v saed14lvt_dlvl_ss0p72vm40c_i0p6v EXPLORE_physical_only
Visiting block raven_soc.dlib:floorplan.design
Visiting block EXPLORE_physical_only:spimemio.frame
Visiting block EXPLORE_physical_only:simpleuart.frame
Expanding block raven_soc.dlib:floorplan.design
Design 'raven_soc' was successfully linked.
1
icc2_shell> current_block
{raven_soc.dlib:floorplan.design}
icc2_shell> ########################################################
#floorplan
########################################################
open_lib raven_soc.dlib
Information: Auto created reference libraries are up-to-date, no need to rebuild. (LIB-084)
Information: Incrementing open_count of library 'raven_soc.dlib' to 2. (LIB-017)
{raven_soc.dlib}
open_block init_design/
Information: Incrementing open_count of block 'raven_soc.dlib:init_design.design' to 2. (DES-021)
{raven_soc.dlib:init_design.design}
set max_core 16
16
source -echo ../scripts/design_setup.tcl 
##########################################################################################
# Script: design_setup.tcl
# Version: U-2022.12-SP4
# Copyright (C) 2014-2023 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
###+DESIGN SETUP
##########################################################################################
##########################################################################################
### GENERAL
##########################################################################################
set DESIGN_NAME 		"raven_soc" ;# Required; name of the design to be worked on; used as the block name for save_block or copy_block operations
;# If you are starting from init_design with verilog or RTL, this is also the top module name
set LIBRARY_SUFFIX		"" ;# Optional; suffix for the design library name ; default is unspecified  
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Optional; name of the design library; 
;# If you are starting from init_design, no need to change this; it will be populated with values from DESIGN_NAME & LIBRARY_SUFFIX
set TECHLIB_DATA_DIR		"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf" ;# Used to point to directory where technology data is installed for the site. 
;# Used by variables which use data from those directories.
set SUPPLEMENTAL_SEARCH_PATH		"/home1/14_nmts/14_nmts/references/opensparc/opensparc/" ;# Optional; a list of paths; addtional user provided search_path which is to be used by set search_path in rm_setup/header_*.tcl 
##########################################################################################
### BLOCK LABEL NAMES
## Label names ($DESIGN_NAME is the block name) : there's no need to change these
##########################################################################################
set INIT_DESIGN_BLOCK_NAME		"init_design"			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_FROM_BLOCK_NAME		$ROUTE_OPT_BLOCK_NAME		;# Label name of the input block in chip_finish.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_FROM_BLOCK_NAME	$CHIP_FINISH_BLOCK_NAME 	;# Label name of the input block in icv_in_design.tcl
set ICV_IN_DESIGN_BLOCK_NAME		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the input block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
set ENDPOINT_OPT_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME		;# Label name of the input block in endpoint_opt.tcl
set ENDPOINT_OPT_BLOCK_NAME		"endpoint_opt"			;# Label name to be used when saving a block in endpoint_opt.tcl
set TIMING_ECO_FROM_BLOCK_NAME		$ICV_IN_DESIGN_BLOCK_NAME	;# Label name of the input block in timing_eco.tcl
set TIMING_ECO_BLOCK_NAME		"timing_eco" 			;# Label name to be used when saving a block in timing_eco.tcl
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ICV_IN_DESIGN_BLOCK_NAME	;# Label name of the input block in functional_eco.tcl;
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set FLOORPLAN_BLOCK_NAME                "floorplan" 			;# Label name to be used when saving a block in floorplan.tcl.
set REDHAWK_IN_DESIGN_FROM_BLOCK_NAME   $ROUTE_OPT_BLOCK_NAME		;# Label name of the starting block for redhawk_in_design_pnr.tcl and rhsc_in_design_pnr.tcl;
set REDHAWK_IN_DESIGN_BLOCK_NAME 	"redhawk_in_design"		;# Label name of the starting block for redhawk_in_design_pnr.tcl and rhsc_in_design_pnr.tcl;
##########################################################################################
### DESIGN PLANNING SETUP 
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE			"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL		"bottom" ;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set SUB_BLOCK_LIBRARIES			[list ] ;# Provide a list of libraries for blocks built top-down (via the hierarchical DP flow) to be included as a reference library.
;# There should be a one-to-one mapping with the block references defined in SUB_BLOCK_REFS. 
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
set CTL_FOR_ABSTRACT_BLOCKS		[list ] ;# provide a list of the full path to each ctl model required by top level compile
set SKIP_ABSTRACT_GENERATION            false	;# Option to skip creation of abstracts in PNR flow scripts. 
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for place_opt.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for clock_opt_cts.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for clock_opt_opto.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for route_auto.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for route_opt.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for chip_finish.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for icv_in_design.  The view can be "abstract" (default) or "design".
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ;# "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
set LIBRARY_DB_PATH        		"" ;# Option to provide path to dbs that may be needed un implementation tools when dbs referenced inside NDM do not reside local
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to source $PROMOTE_ABSTRACT_CLOCK_DATA_FILE and promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
set PROMOTE_ABSTRACT_CLOCK_DATA_FILE 	"promote_abstract_clock_data_script.tcl" ;# Specify a file which contains the block clock data promotion commands.  A template is provided in rm_user_plugin_scripts/promote_abstract_clock_data_script.tcl
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
set WRITE_OASIS_ALLOW_INCOMPATIBLE_UNITS false ; ## Specify whether to allow incompatible units during write_oasis
set WRITE_GDS_ALLOW_INCOMPATIBLE_UNITS 	false ; ## Specify whether to allow incompatible units during write_gds
##########################################################################################
### INIT_DESIGN
## Variables for design prep which are used by init_design.tcl
## Fill in the variables in 1, 2, 3, and 4 below as needed.
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | NDM; default is ASCII; minimum required design inputs are listed below accordingly;
;# 1.ASCII: gated netlist and other ascii design input files;
;#   required inputs: $VERILOG_NETLIST_FILES, and $UPF_FILE;  
;#   typically required inputs: $TCL_FLOORPLAN_FILE or $DEF_FLOORPLAN_FILES for floorplan 
;#   (unless flat DP-RM is used for floorplanning where $TCL_FLOORPLAN_FILE will be automatically specified through DP-RM generated header_from_dprm.tcl) 
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command; sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   required inputs: DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   note: init_design.tcl assumes floorplan is part of the write_icc2_files output and does not source any addtional floorplan fills  
;#   note: commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below) 
;# 3.NDM: specify your own floorplanned NDM path and skip the design creation steps (netlist reading, load_upf, read_def etc are skipped);
;#   required inputs: INIT_DESIGN_INPUT_LIBRARY and INIT_DESIGN_INPUT_BLOCK_NAME;
;#   init_design.tcl copies the specified INIT_DESIGN_INPUT_LIBRARY as DESIGN_LIBRARY and INIT_DESIGN_INPUT_BLOCK_NAME as INIT_DESIGN_BLOCK_NAME
;#   note: init_design.tcl assumes the specified block is floorplanned and does not source any addtional floorplan fills
set INIT_DESIGN_INPUT_LIBRARY 	"" ;# specify a library name as the source library for copying if INIT_DESIGN_INPUT = NDM
set INIT_DESIGN_INPUT_BLOCK_NAME "" ;# specify a block name (with or witout label) as the input block if INIT_DESIGN_INPUT = NDM
set EARLY_DATA_CHECK_POLICY	"none" ;# none|lenient|strict ;RM default is none;
;# lenient and strict trigger corresponding set_early_data_check_policy -policy $EARLY_DATA_CHECK_POLICY command and report_early_data_checks; 
;# specify none to disable the set_early_data_check_policy command
##################################################
### LIBRARY SETUP
## 1. Reference libraries
##################################################
## For pre-created CLIB or fusion reference libraries
## These will be added as reference library by using create_lib -ref_libs in init_design/init_dp
set REFERENCE_LIBRARY 			 "/home1/BPPD08/NavEeN/internship/spimemio/macro/spimemio.ndm/ \
			 		/home1/BPPD08/NavEeN/internship/simpleuart/macro/simpleuart.ndm/ \
					 /home1/14_nmts/14_nmts/stdcell_hvt/ndm/saed14hvt_frame_only.ndm \
                                         	 /home1/14_nmts/14_nmts/stdcell_slvt/ndm/saed14slvt_frame_only.ndm \
				  	  /home1/14_nmts/14_nmts/stdcell_rvt/ndm/saed14rvt_frame_only.ndm \
				   	  /home1/14_nmts/14_nmts/stdcell_lvt/ndm/saed14lvt_frame_only.ndm";
# Required; a list of reference libraries for the design library.
;# can be a list of CLIB reference libraries, a list of fusion reference libraries, or both
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
## For on-the-fly CLIB reference library creation using create_lib in init_design
## This is useful if you have frames and dbs but don't have CLIBs for these libraries and want CLIB to be created on-the-fly during create_lib
## Specify both frame list and db list below and CLIBs will be created during create_lib design library creation
## Please note that using fusion library disqualifies the use of on-the-fly CLIB creation. The tool does not support both together.
set CLIB_REFERENCE_LIBRARY_CONFIGURATION_FLOW_FRAME_LIST [list ] ;# a list of frames for on-the-fly CLIB reference library creation; ex : "[glob /path1/std/* /path2/*]"
set CLIB_REFERENCE_LIBRARY_CONFIGURATION_FLOW_DB_LIST [list ] ;# a list of dbs for on-the-fly CLIB reference library creation; ex : "[glob /path1/std/db/*.db /path2/sram/db/*.db]"
## For on-the-fly fusion reference library creation using Makefile's create_fusion_reference_library target
set FUSION_REFERENCE_LIBRARY_FRAM_LIST  "/home1/14_nmts/14_nmts/stdcell_hvt/ndm/saed14hvt_frame_only.ndm \
				         /home1/14_nmts/14_nmts/stdcell_slvt/ndm/saed14slvt_frame_only.ndm \
				        /home1/14_nmts/14_nmts/stdcell_rvt/ndm/saed14rvt_frame_only.ndm \
				       /home1/14_nmts/14_nmts/stdcell_lvt/ndm/saed14lvt_frame_only.ndm" ;# a list of frames (or ndm) for on-the-fly fusion reference library creation; ex : "[glob /path1/std/ndm/*.ndm /path2/sram/ndm/*.ndm]"
set FUSION_REFERENCE_LIBRARY_DB_LIST 	     "/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p72v125c.db \
			   	      /home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p72v125c_i0p6v.db \
			                /home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p72v125c_i0p6v.db \
			                /home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p72v125c.db" ;# a list of dbs for on-the-fly fusion reference library creation; ex : "[glob /pa                                             th1/std/db/*.db /path2/sram/db/*.db]"
set FUSION_REFERENCE_LIBRARY_DIR   	"./local_fusion_library" ;# specify fusion library output directory; default is local_fusion_library;
;# if you are running Makefile's create_fusion_reference_library target, this is the output directory for the on-the-fly fusion library creation; 
set LINK_LIBRARY			         "/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p6v125c.db \ 
                   				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p6vm40c.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p6vm40c.db
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p72v125c.db \
	         				/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p6vm40c_i0p6v.db \
	         				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ulvl_ss0p6vm40c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ulvl_ss0p72v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p72v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p6vm40c_i0p6v.db \
	         				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_dlvl_ss0p72vm40c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_dlvl_ss0p6v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p72v125c_i0p6v.db \
	        				 /home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p72vm40c.db";# Optional; specify a list of .db files
;# required for running VC-LP (vc_lp.tcl) and Formality (fm.tcl)
set COMPRESS_LIBS			false	;# Optional; save libs as compressed NDM; only used by DP (rm_*_dp_hier_scripts/init_dp.tcl)
set TCL_MULTI_VT_CONSTRAINT_FILE	"multi_vth_constraint_script.tcl" ;# A Tcl file which defines and applies multi Vt constraints
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST).
## Below are set_lib_cell_purpose.tcl specific variables. Only applicable if set_lib_cell_purpose.tcl is used.
set TIE_LIB_CELL_PATTERN_LIST 		"*TIE*" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set POWER_OPT                            "*CK* *DCAP*"; #POWER OPTIMIZATION CELLS
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"*BUF*S* *INV*S*" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"*BUF*S* *BUF*PS* *CLK*" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"*BUF*S* *INV*S* *CK*" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
##################################################
### TECHNOLOGY
## 2. Tech files and setup
##################################################
set TECH_FILE 			"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in RM. 
set TECH_LIB			"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf"	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set PARASITIC_TECH_LIB		""	;# Specifies one library as a dedicated parasitic technology library
;# This is automatically added to the create_lib -ref_libs list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true ;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl" ;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false
set PHYSICAL_RULES_FILE 	""	;# Optional; Specify a file in PRF format which specifies tech/library physical rules and attributes.
set DESIGN_LIBRARY_SCALE_FACTOR	""	;# Optional; Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which implies one unit is one Angstrom or 0.1nm.
set TCL_USER_LIBRARY_SETUP_SCRIPT    "" ;# Optional TCL file to be sourced at the beginning of init_design.tcl intended to load user's own library setup script.
;# This file can populate the RM variables: TECH_FILE, REFERENCE_LIBRARY, STREAM_FILES_FOR_MERGE, LINK_LIBRARY
## For redundant via insertion
set ENABLE_REDUNDANT_VIA_INSERTION	false ;# false|true; tool default false; optional in RM; enables redundant via insertion in clock_opt_opto.tcl, route_auto.tcl, and route_opt.tcl
set ENABLE_POST_ROUTE_OPT_REDUNDANT_VIA_INSERTION	false ;# false|true; tool default false; optional in RM; enables redundant via insertion after hyper_route_opt
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# via mapping file is required for redundant via insertion; 
;# Example : examples/TCL_USER_REDUNDANT_VIA_MAPPING_FILE.txt
set TCL_USER_REDUNDANT_VIA_SCRIPT	"" ;# Optional; User provided redundant via insertion script that when defined is sourced in place of the default redundant via insertion flow.
## For performance via ladder
set ENABLE_PERFORMANCE_VIA_LADDER	false ;# false|true; RM default false; For set_stage -step synthesis or -step placement, if this is true and  design is 7nm or smaller,  
;# the set_stage command sets route.auto_via_ladder.update_during_route, place.legalize.enable_via_ladder_checks, vl.flow.enable_convergence_flow to true. 
;# It runs the setup_performance_via_ladder -effort high command, and sources a file output from the command. 
;# For set_stage -step post_cts_opto, if this is true and design is 7nm or smaller, opt.common.enable_via_ladder_insertion is set to true.
;# For more details, refer to the man page of the set_stage command.
set TCL_ANTENNA_RULE_FILE		"/home1/14_nmts/14_nmts/tech/icv_drc/saed14nm_1p9m_ant_drc_rules.rs" ;# Antenna rule file; Example : examples/TCL_ANTENNA_RULE_FILE.txt
##################################################
### MCMM SCENARIO/MODE/CORNER SETUP 
##################################################
set TCL_MCMM_SETUP_FILE		"../scripts/TCL_MCMM_SETUP_FILE.explicit.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided : 
;# examples/TCL_MCMM_SETUP_FILE.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# examples/TCL_MCMM_SETUP_FILE.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
set TCL_PARASITIC_SETUP_FILE	"../scripts/TCL_PARASITIC_SETUP_FILE.tcl"	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in examples/TCL_PARASITIC_SETUP_FILE.tcl
set TCL_MODE_CORNER_SCENARIO_MODEL_ADJUSTMENT_FILE "" ;# Optional; specify a file for adjustment of modes/corners/scenarios/models
;# this file will be sourced in every step after scenario management is completed
set TCL_POCV_SETUP_FILE			"" ;# Optional; provide your own file for POCV setup such as POCV mapping; 
;# Refer to examples/TCL_POCV_SETUP_FILE.tcl for sample commands
set TCL_AOCV_SETUP_FILE			"" ;# Optional; provide your own file for AOCV setup such as AOCV mapping; 
;# Refer to examples/TCL_AOCV_SETUP_FILE.tcl for sample commands; only executes if TCL_POCV_SETUP_FILE is null
set TCL_PVT_CONFIGURATION_FILE		"" ;# Optional; specify a file for user customized set_pvt_configuration commmands;
;# this file will be sourced in every step after init_design step before open_lib
set PREROUTE_CTS_PRIMARY_CORNER "" ;# ; RM default is unspecified; sets cts.compile.primary_corner; optional in RM;
;# CTS automatically picks a corner with worst delay as the primary corner for its compile stage, 
;# which inserts buffers to balance clock delays in all modes of the corner; 
;# this setting allows you to manually specify a corner for the tool to use instead
########################################################################################## 
## Variables for scenario activation and focused scenario
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"func::ss0p6vm40c" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "func::ss0p6vm40c" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"func::ss0p6vm40c" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "$ROUTE_OPT_ACTIVE_SCENARIO_LIST" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# with GRE, the same set of scenarios are recommended to be used across clock_opt_opto, route_auto, and route_opt
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"$ROUTE_OPT_ACTIVE_SCENARIO_LIST" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# with GRE, the same set of scenarios are recommended to be used across clock_opt_opto, route_auto, and route_opt
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ENDPOINT_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during endpoint_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TIMING_ECO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during the timing_eco step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_FOCUSED_SCENARIO		"" ;# Specify a dominant scenario for timing driven route. Timing driven route assigns layer based on the dominant scenario;
;# default is not specified and tool will pick it based on timing QoR per scenario.
;# If specified, script sets route.common.focus_scenario in clock_opt_opto.tcl before GRE. 
##################################################
### LOGICAL INPUTS
## 3. Verilog, dc inputs, upf, mcmm, timing, etc 
##################################################
set DCRM_RESULTS_DIR  		"../results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that the tool can source.    
set VERILOG_NETLIST_FILES	"../dc_outputs/raven_soc.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
set UPF_FILE 			"../files/raven_soc.upf"	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
;#      for hierarchical designs using ETMs, load the block upf file
;#      for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#		load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	"../dc_outputs/raven_soc.supplement.upf"      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set SAIF_FILE_LIST			"" ;# Specify a SAIF file or a list of SAIF files and options for accurate power computation
;# Example for single SAIF use : set SAIF_FILE_LIST 1.saif;
;# Example for multiple SAIF and options : set SAIF_FILE_LIST "{1.saif -scaling_ratio 5 -weight 2} {2.saif -scaling_ratio 5} {3.saif -path xyz}"
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE_LIST related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE_LIST related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE_LIST related; name of the target instance on which activity is to be annotated.
##################################################
### PHYSICAL INPUTS
## 4. DEF, floorplan, placement constraints, etc 
##################################################
set TCL_FLOORPLAN_FILE			"" ;# Optional; Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details
set DEF_FLOORPLAN_FILES			"" ;# Optional; DEF files which contain the floorplan information; for ex: "1.def 2.def"; not required for DP
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or NDM
set DEF_READ_OPTIONS			"-add_def_only_objects all" ;# default is "-add_def_only_objects all"; set it to "" (empty) if you don't need any option
;# specifies the options used by read_def command
set DEF_RESOLVE_PG_NETS			true ;# false|true (default); Resolves conflicts between pg network with power domains.
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after TCL_FLOORPLAN_FILE or DEF_FLOORPLAN_FILE is read; 
;# can be used to cover additional floorplan constructs,such as bounds, pin guides, or route guides, etc
set SITE_SYMMETRY_LIST			"" ;# Optional; Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script
set DEF_SCAN_FILE			"" ;# Optional; A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or NDM, as SCANDEF is expected to be loaded already   
set TCL_FLOORPLAN_RULE_SCRIPT		"" ;# Specify your floorplan rule file (which contains set_floorplan_*_rules commands) or a script to generate such rules;
;# if specified, will be sourced in init_design.tcl for check_floorplan_rules and for some nodes, it will be sourced by sidefiles
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# Example : examples/TCL_USER_SPARE_CELL_PRE_SCRIPT.tcl
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# Example : examples/TCL_USER_SPARE_CELL_POST_SCRIPT.tcl
set SWITCH_CONNECTIVITY_FILE    	"" ;# Specify switch connectivity file
set ENABLE_FLOORPLAN_CHECKS		true ;# false|true (default); Enables floorplan checks performed by rm_check_design during init_design stage
set CTS_NDR                              "../RM_FPU/RM/cts_ndr.tcl"; #CTS NDR Rules
########################################################################################## 
### DFT SETUP 
##########################################################################################
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
########################################################################################## 
###+FLOW STEP CONFIGURATION
########################################################################################## 
########################################################################################## 
### ENDPOINT_OPT SETUP
## Variables for route_opt target endpoint PBA CCD (used by endpoint_opt.tcl) 
##########################################################################################
set ENDPOINT_OPT_MAX_PATHS 		"10000" ;# Required input; an integer; specify number of paths to collect; default 10000
set ENDPOINT_OPT_SLACK_THRESHOLD	"-0.001" ;# Required input; a float with unit in ns; collect paths with slack worse than the specified value for target endpoint to work on; 
;# default is -0.001 when current timing unit is ns; user specifeid value is based on the timing unit of the current design;
;# if user specified threshold is less than -1ps, the proc will set it to -0.001ns (i.e. -1ps).
set ENDPOINT_OPT_TARGET_SCENARIOS	"*" ;# Required input; a list of scenarios; collect timing paths from the specified scenarios for target endpoint to work on; 
;# default is * which means all active setup scenarios will be included
set ENDPOINT_OPT_LOOP			1 ;# Required input; an integer; specify number of loops; default is 1
set ENDPOINT_OPT_PATH_GROUP_FILTER 	"" ;# Optional input; specify a filter to exclude certain path groups from route_opt target endpoint PBA CCD; to be used by get_path_groups -filter  
;# for example, set ENDPOINT_OPT_PATH_GROUP_FILTER "name!~IN* && name!~OUT* && name!~*default*" -> exlcudes IO and default path groups
########################################################################################## 
### CHIP FINISH SETUP
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
## Std cell filler and decap cells used by chip_finish step and post ECO refill in timing_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"RM_filler" ;# A string to specify the prefix for metal filler (decap) cells. Required if running ECO flow.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
### ICV IN-DESIGN SETUP
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 		"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 		"z_check_drc" ;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
set ICV_IN_DESIGN_DRC_USER_DEFINED_OPTIONS 	"" ;# Specify user defined ICV options for signoff_check_drc.
set ICV_IN_DESIGN_DRC_FILL_VIEW_DATA 		"read" ;# Specify when to read the fill view data. Valid options are read (default) | read_if_uptodate | discard
set ICV_IN_DESIGN_DRC_CELL_VIEWS 		"frame" ;# Specify library cell view to read. Valid options are frame (default) | layout | design;  
;# See signoff.check_drc.read_layout_views & signoff.check_drc.read_design_views MAN pages for additional details.
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES 	"" ;# Specify cell types to exclude from analysis.  Valid options are lib_cell | macro | pad | filler.  
;# By default, all cell types are checked.  See signoff.check_drc.excluded_cell_types MAN pages for additional details.
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_SYNDP ""
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_SYNPNR ""
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_FINISH ""
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS 	false ;# By default (false), DRC violations inside cell instances are reported.  
;# Set to "true" to skip reporting of DRC inside cell instances.
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_SYNDP	false
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_SYNPNR 	false
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_FINISH 	false
set ICV_IN_DESIGN_DRC_SELECT_RULES 		"" ;# Specify design rules to check.  The specified rules will be the only rules evaluated.  By default, all design rules are checked.
set ICV_IN_DESIGN_DRC_SELECT_RULES_SYNDP		""
set ICV_IN_DESIGN_DRC_SELECT_RULES_SYNPNR 		""
set ICV_IN_DESIGN_DRC_SELECT_RULES_FINISH		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES 		"" ;# Specify design rules to omit from checking.  By default, all design rules are checked.
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_SYNDP		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_SYNPNR		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_FINISH		""
set STREAM_FILES_FOR_MERGE 			"" ;# Specify a list of stream (GDS or OASIS) files to be merged into the current design for signoff_check_drc or signoff_create_metal_fill.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_DRC				true ;# true|false; true enables signoff_check_drc.
set ICV_IN_DESIGN_ADR 				false ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is false
set ICV_IN_DESIGN_ADR_RUNDIR 			"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_USER_DEFINED_OPTIONS 	"" ;# Specify user defined ICV options for singoff_fix_drc.
set ICV_IN_DESIGN_POST_ADR_RUNDIR 		"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 		"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR		"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR		"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_ADR_SELECT_RULES 		"" ;# Specify the non DPT rules to be fixed by ADR
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 			false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNSET		"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_METAL_FILL_RUNDIR		"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_USER_DEFINED_OPTIONS "" ;# Specify user defined ICV options for signoff_create_metal_fill.
set ICV_IN_DESIGN_METAL_FILL_FIX_DENSITY_ERRORS "false" ;# Specify if density rules will be honored during fill insertion, removal, or addition.  
;# See signoff.create_metal_fill.fix_density_errors for additional details.
set ICV_IN_DESIGN_METAL_FILL_SELECT_LAYERS 	"" ;# Specify layers on which to insert metal fill.  By default, all routing layers will be filled.
set ICV_IN_DESIGN_METAL_FILL_COORDINATES 	"" ;# Specify the coordinates to be filled.  By default, the entire design will be filled.
;# For example: {{llx lly} {urx ury}} for rectangular; {{x1 y1} {x2 y2}...{xn yn}} for rectilinear
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" ;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_ECO_THRESHOLD 	"" ;# Specify the percent change to perform incremental fill.  If unspecified, the tool default value is used.
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR 	"z_MFILL_after" ;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | ; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use tool auto generated track_fill_params.rh file or your own paramter file.
set ICV_IN_DESIGN_BASE_FILL false               ; # Enable/disable indesign base fill
set ICV_IN_DESIGN_BASE_FILL_RUNSET ""           ;# Specify the foundry runset for signoff_create_metal_fill command (base layer fill)
set ICV_IN_DESIGN_BASE_FILL_RUNDIR "z_icvFill"  ; # The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_BASE_FILL_FOUNDRY_NODE ""          ; # Specify the foundry node for indesign base fill
set ICV_IN_DESIGN_ENABLE_ALL_LAYER_CHECK true ;# Use to disable all layer checks to limit false errors from missing layout. On by default.
########################################################################################## 
### REDHAWK REDHAWK-SC SETUP
## Variables for Redhawk & Redhawk-SC (RHSC) in-design related settings 
## (used by redhawk_in_design_pnr.tcl & rhsc_in_design_pnr.tcl ; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_SC_DIR                      "" ;# Required; path to RedHawk-SC binary
set REDHAWK_DIR				"" ;# Required; path to RedHawk binary
set REDHAWK_GRID_FARM	        	"" ;# Optional; commands to submit RedHawk/RedHawk-SC in GRID FARM
set REDHAWK_PAD_FILE_NDM                "" ;# The file include tap points on NDM. Default is top level pins.
set REDHAWK_PAD_FILE_PLOC               "" ;# Specify Redhawk pad file
set REDHAWK_PAD_CUSTOMIZED_SCRIPT       "" ;# User script to run command create_taps with different options 
;# Example : ./examples/REDHAWK_PAD_CUSTOMIZED_SCRIPT.txt
set REDHAWK_FREQUENCY			"" ;# Optional to pass frequency to RedHawk 
set REDHAWK_TEMPERATURE			"" ;# Optional to pass temperature to RedHawk
set REDHAWK_SCENARIO		        "" ;# Optional to specify current scenario for running RedHawk
set REDHAWK_MCMM_SCENARIO_CONFIG        "" ;# Optional to specify MCMM for running Redhawk or RHSC on GRID system or local machine
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rh.rhsc.GRID.tcl 			--> for IRDP/IRDCCD on GRID system
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rh.rhsc.local.tcl 			--> for IRDP/IRDCCD on local machine
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rhsc.customized_python.GRID.tcl 	--> for IRDP/IRDCCD by customized python on GRID system
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rhsc.customized_python.local.tcl 	--> for IRDP/IRDCCD by customized python on local machine
;# examples/REDHAWK_MCMM_CONFIG.analysis.rh.rhsc.GRID.tcl 				--> for Rail Analysis on GRID system 
;# examples/REDHAWK_MCMM_CONFIG.analysis.rh.rhsc.local.tcl 				--> for Rail analysis on local machine
;# examples/REDHAWK_MCMM_CONFIG.analysis.rhsc.customized_python.GRID.tcl  		--> for Rail Analysis by customized python on GRID system
;# examples/REDHAWK_MCMM_CONFIG.analysis.rhsc.customized_python.local.tcl 		--> for Rail Analysis by customized python on local machine
set REDHAWK_USE_FC_POWER                false;# Optional. Set to true to use the tool's power engine insetead of RedHawk/RHSC power engine. By default RedHawk/RHSC power engine is used.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_LAYER_MAP_FILE              "" ;# Optional. The file include process layer name and LEF layer name
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"static" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file as Redhawk standalone run tcl file.
set RHSC_PYTHON_SCRIPT_FILE             "" ;# Optional. Specify a file as RHSC standalone run python script
set RHSC_GENERATE_COLLATERAL	        "" ;# Optional. The command analyze_rail only generate TWF, DEF, SPEF, PLOC files, this work with RHSC_PYTHON_SCRIPT_FILE
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ;# Optional. Set Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ;# Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ;# Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ;# Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ;# Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
set REDHAWK_PGA_CUSTOMIZED_SCRIPT       "" ;# Optional to add customized PGA setting
;# Example : ./examples/REDHAWK_PGA_CUSTOMIZED_SCRIPT.txt
########################################################################################## 
### TIMING ECO SETUP
## Variables for Timing ECO related settings (used by timing_eco.tcl)
##########################################################################################
## The following ECO_OPT* variables are for ECO fusion.  The PT setup is also needed when implementing the user provided PT change file, as PT reporting is run.
set ECO_OPT_ENGINE                      "pt" ;# Required by eco_opt to specify which tool is used to perform the fusion ECO. Valid values are pt|primeeco|tweaker
set ECO_OPT_EXEC_PATH                   "" ;# Optional override for the eco engine executable used in eco_opt. When left NULL the executable loaded in the environment
;# will be used. This is dependent on the ECO_OPT_ENGINE selected regarding path to pt_shell or tweaker executable
set ECO_OPT_DB_PATH			"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ECO_OPT_RECIPE_INFO			"" ;# Required for eco_opt to spec one or more types of fixes to perform. This variable can be a single type or a list of one or 
;# more groups of types to fix within the session. The variable can contain a single type (e.g. "max_transition") to fix. It can
;# also provide a group of types to fix within the same eco_opt (e.g. "{max_transition setup}"). Finaly, it can specify a list
;# of groups to perform across multiple eco_opt commands ( e.g. "{max_transition setup} hold"). The types supported across all
;# engine options are max_capacitance|max_transition|setup|hold. For primeeco and tweaker the support is captured in the configured
;# ECO_OPT_ENGINE_SCRIPT file. The PT option supports a number of other built-in types found in the eco_opt man page.
set ECO_OPT_ENGINE_SCRIPT		"" ;# Required when ECO_OPT_ENGINE is primeeco or tweaker. This script provides the specifics for how each engine performs each 
;# of the eco fix types. It varies by engine so should be coordinated with ECO_OPT_ENGINE setting. 
;# The base primeeco script is prime_eco_opt_fix.tcl and the base tweaker script is tweaker_eco_opt.tcl are provided with the flow.
set ECO_OPT_PHYSICAL_MODE		"" ;# Specify none, open_site, or occupied_site to guide physical impact.  If not specified, the tool default of "open_site" is run.
set ECO_OPT_WITH_PBA 			false ;# Default false; sets time.pba_optimization_mode to path to enable PBA for eco_opt
set ECO_OPT_EXTRACTION_MODE		"fusion_adv" ;# fusion_adv|in_design|none; default is fusion_adv; sets extract.starrc_mode to corresponding value;
;# fusion_adv and in_design modes require ECO_OPT_STARRC_CONFIG_FILE to be specified;
;# refer to ROUTE_OPT_STARRC_CONFIG_FILE.example.txt for sample syntax
set ECO_OPT_STARRC_CONFIG_FILE 		"" ;# Required when using fusion_adv or in_design extraction modes; specify the configuration file
set ECO_OPT_WORK_DIR			"eco_opt_dir" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ECO_OPT_PRE_LINK_SCRIPT		"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ECO_OPT_POST_LINK_SCRIPT		"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
set ECO_OPT_PT_CORES_PER_SCENARIO	"4" ;# Specify the number of cores per scenario for PT DMSA.
set ECO_OPT_SIGNOFF_SCENARIO_PAIR	"" ;# Optional; Provide scenario constraints file for PT.  Uses a list of {scenario sdc} pairs.
set ECO_OPT_FILLER_CELL_PREFIX 		"$CHIP_FINISH_METAL_FILLER_PREFIX" ;# A string to specify the prefix used to identify filler cells to remove prior to running eco_opt.
;# The default is set the same as CHIP_FINISH_METAL_FILLER_PREFIX.	
set ECO_OPT_CUSTOM_OPTIONS 		""
## The following variables apply when using a user provided PT change file.
set PT_ECO_CHANGE_FILE 			"" ;# The eco_opt mode (default) is run when not set.  When set, this points to the PT change file to implement.
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
########################################################################################## 
### FUNCTIONAL ECO SETUP
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; the verilog file to be used for functional ECO.
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
set TCL_USER_PSC_AUTO_DERIVE_MAPPING_RULE_FILE "" ;# A file for freeze silicon PSC (PSC, or gate array cell) auto derive mapping rule; 
;# to be sourced before the eco_netlist command in functional_eco.tcl;
;# if PSC cells are inserted on the design, for running freeze silicon PSC flow, specify a auto derive mapping rule file;
########################################################################################## 
### USER PLUGIN SCRIPTS
## Variables for pre and post plugins 
#  Placeholder plugin scripts are available in the rm_user_plugin_scripts directory. Use of the placeholder scripts is not required. Path to the plugin scripts can be updated as needed. 
##########################################################################################
set TCL_USER_NON_PERSISTENT_SCRIPT 	"non_persistent_script.tcl" ;# An optional Tcl file to be sourced in each step after opening a block.
set TCL_USER_INIT_DESIGN_PRE_SCRIPT 	"init_design_pre_script.tcl" ;# An optional Tcl file to be sourced at the very beginning of init_design.tcl.
set TCL_USER_INIT_DESIGN_POST_SCRIPT 	"init_design_post_script.tcl" ;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"place_opt_pre_script.tcl" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"place_opt_post_script.tcl" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set TCL_USER_PLACE_OPT_INCREMENTAL_PLACEMENT_POST_SCRIPT "place_opt_incremental_placement_post_script.tcl" ;# An optional Tcl file for customizations after the incremental placement (create_place -incremental)
;# only applicable to non-SPG flow (ENABLE_SPG is false)
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"clock_opt_cts_pre_script.tcl" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"clock_opt_cts_post_script.tcl" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"clock_opt_opto_pre_script.tcl" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "clock_opt_opto_post_script.tcl" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"route_auto_pre_script.tcl" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"route_auto_post_script.tcl" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"route_opt_pre_script.tcl" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_1_POST_SCRIPT    "route_opt_1_post_script.tcl" ;# An optional Tcl file for customizations after first route_opt (for ex, customized secondary PG routing)
;# for hyper_route_opt, this is sourced after phase2 optimization
set TCL_USER_ROUTE_OPT_2_POST_SCRIPT    "route_opt_2_post_script.tcl" ;# An optional Tcl file for customizations after second route_opt (for ex, customized secondary PG routing)
;# for hyper_route_opt, this is sourced after phase2 optimization and right after TCL_USER_ROUTE_OPT_1_POST_SCRIPT is sourced
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"route_opt_post_script.tcl" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set TCL_USER_ENDPOINT_OPT_PRE_SCRIPT 	"endpoint_opt_pre_script.tcl" ;# An optional Tcl file for endpoint_opt.tcl to be sourced before the main command.
set TCL_USER_ENDPOINT_OPT_SCRIPT 	"" ;# An optional Tcl file for endpoint_opt.tcl to replace the pre-existing main commands.
set TCL_USER_ENDPOINT_OPT_POST_SCRIPT 	"endpoint_opt_post_script.tcl" ;# An optional Tcl file for endpoint_opt.tcl to be sourced after the main command.
set TCL_USER_TIMING_ECO_PRE_SCRIPT 	"timing_eco_pre_script.tcl" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_TIMING_ECO_POST_SCRIPT 	"timing_eco_post_script.tcl" ;# An optional Tcl file to be sourced after ECO operations.
set ENABLE_INCR_ROUTE_POST_ECO          "true" ;# Enable/disable post eco incremental route
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"chip_finish_pre_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"chip_finish_post_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"icv_in_design_pre_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"icv_in_design_post_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
set TCL_USER_REDHAWK_IN_DESIGN_PRE_SCRIPT "redhawk_in_design_pre_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced before Redhawk indesign flow.
set TCL_USER_REDHAWK_IN_DESIGN_POST_SCRIPT "redhawk_in_design_post_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced after Redhawk indesign flow. 
set TCL_USER_REDHAWK_SC_PRE_SCRIPT	"redhawk_sc_pre_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced before Redhawk SC flow.
set TCL_USER_REDHAWK_SC_POST_SCRIPT	"redhawk_sc_post_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced after Redhawk SC flow.
set TCL_USER_WRITE_DATA_PRE_SCRIPT 	"" ;# An optional Tcl file for write_data.tcl to be sourced before write_data
set TCL_USER_WRITE_DATA_POST_SCRIPT	"" ;# An optional Tcl file for write_data.tcl to be sourced after write_data
set TCL_USER_FLOORPLAN_PRE_SCRIPT 	"" ;# An optional Tcl file to be sourced at the beginning of floorplan.tcl 
set TCL_USER_FLOORPLAN_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced at the end of floorplan.tcl 
##########################################################################################
### REPORTING & DATA OUTPUT
## Reporting and other variables
##########################################################################################
set DEFINE_NAME_RULES_OPTIONS		"" ;# Optional; defines the naming rules used by change_names.
set OUTPUTS_DIR				"../outputs/" ;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR				"../reports/" ;# Directory to write reports; mainly used by report_qor.tcl
set LOGS_DIR				"../logs/" ;# Directory to logs; mainly used by Makefile*
set ENABLE_INLINE_REPORT_QOR		true ;# true|false; RM default true; enables inline intermediate report_qor calls during the implementation flow   
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_DEBUG			false ;# true|false; RM default false; generates non-SI timing reports during route_auto stage  
set REPORT_VERBOSE			false ;# true|false; RM default false; runs additional report_timing with -max_paths equal to 300 and -slack_lesser_than 0
set REPORT_DISABLE_GUI			false ;# true|false; RM default false; when used the application defaults the display to an offscreen image and does not use/or access the X display	 
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power during reporting
set REPORT_CLOCK_POWER			false ;# true|false; RM default false; set it to true to run report_clock_qor -type power after clock_opt_cts and route_opt stages
set REPORT_POWER_SAIF_FILE		"" ;# Optional; specify a SAIF file for "read_saif $REPORT_POWER_SAIF_FILE" before report_power in report_qor.tcl
set REPORT_POWER_SCALING_RATIO		"" ;# Optional; a float; specify the frequency ratio (SDC frequency/SAIF frequency) (or clock period ratio (SAIF clock period/SDC clock period));
;# if specified, triggers "set_power_clock_scaling -ratio $REPORT_POWER_SCALING_RATIO" command after "read_saif $REPORT_POWER_SAIF_FILE" in report_qor.tcl   
set REPORT_INIT_DESIGN_ACTIVE_SCENARIO_LIST    "" ;# A subset of scenarios to be made active when generating reports for the init_design step;
set REPORT_PLACE_OPT_ACTIVE_SCENARIO_LIST      "" ;# A subset of scenarios to be made active when generating reports for the place_opt step;
set REPORT_CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active when generating reports for the clock_opt_cts step;
set REPORT_CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active when generating reports for the clock_opt_opto step;
set REPORT_ROUTE_AUTO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the route_auto step;
set REPORT_ROUTE_OPT_ACTIVE_SCENARIO_LIST      "" ;# A subset of scenarios to be made active when generating reports for the route_opt step;
set REPORT_CHIP_FINISH_ACTIVE_SCENARIO_LIST    "" ;# A subset of scenarios to be made active when generating reports for the chip_finish step.
set REPORT_ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active when generating reports for the icv_in_design step;
set REPORT_ENDPOINT_OPT_ACTIVE_SCENARIO_LIST   "" ;# A subset of scenarios to be made active when generating reports for the endpoint_opt step;
set REPORT_TIMING_ECO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the the timing_eco step;
set REPORT_FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the the functional_eco step;
set REPORT_POWER_SAIF_MAP		"" ;# (optional) specify a SAIF map for report_power if REPORT_POWER_SAIF_FILE is also provided
set WRITE_QOR_DATA			true ;# true|false; report_qor.tcl also runs compare_qor_data command to generate QoR HTML file
set WRITE_QOR_DATA_DIR			"./qor_data" ;# Specify write_qor_data directory
set COMPARE_QOR_DATA_DIR		"./compare_qor_data" ;# Specify compare_qor_data directory
set REPORT_PARALLEL_MAX_CORES 		4 ;# specify core limit for parallel reporting
set REPORT_PARALLEL_SUBMIT_COMMAND 	"" ;# for parallel reporting; if specified, script uses job submission for report_qor.tcl
;# Note : if specified, enables parallel reporting; if not specified (default) runs sequential reporting
;# Example parallel submit command : qsub -cwd -P di -pe mt 4 -m n
set SET_HOST_OPTIONS_MAX_CORES		8 ;# specify core limit for set_host_options -max_cores
set TCL_USER_SUPPLEMENTAL_REPORTS_SCRIPT "" ;# Specify a supplemental reporting script for FC
set FUSION_REFERENCE_LIBRARY_LOG_DIR    "${LOGS_DIR}/lcsh" ;# specify log file directory for fusion library creation; default is $LOGS_DIR/lcsh;../logs//lcsh
set REPORT_QOR 1;
1
set CURRENT_STEP "floorplan";
floorplan
########################################################
#copy_block -to floorplan
########################################################
copy_block -to floorplan
Error: copy_block failed. Block 'floorplan.design' in library 'raven_soc.dlib' is modified. (DES-018)
Information: script '/tmp/icc2_shell-2.bJhVvm'
            	stopped at line 20 due to error. (CMD-081)
Extended error info:

    while executing
"copy_block -to floorplan"
    (file "/tmp/icc2_shell-2.bJhVvm" line 20)
 -- End Extended Error Info
icc2_shell> current_block
{raven_soc.dlib:init_design.design}
icc2_shell> copy_block -to floorplan
Error: copy_block failed. Block 'floorplan.design' in library 'raven_soc.dlib' is modified. (DES-018)
Information: script '/tmp/icc2_shell-2.gLWFkR'
            	stopped at line 1 due to error. (CMD-081)
Extended error info:

    while executing
"copy_block -to floorplan"
    (file "/tmp/icc2_shell-2.gLWFkR" line 1)
 -- End Extended Error Info
icc2_shell> list_block
Lib raven_soc.dlib /home1/BPPD08/NavEeN/internship/top/work/raven_soc.dlib tech current
  ->  0 raven_soc.design May-14-00:41
  +>  0 init_design.design May-14-00:45 current
  *>  0 floorplan.design May-14-00:46
3
icc2_shell> current_block floorplan
{raven_soc.dlib:floorplan.design}
icc2_shell> current_block
{raven_soc.dlib:floorplan.design}
icc2_shell> initialize_floorplan -core_utilization 0.5 -side_ratio {5 5} -core_offset {10}
Warning: The routing directions for layer 'M3 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M2'. (DPUI-924)
Warning: The routing directions for layer 'M3 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M3'. (DPUI-924)
Warning: The routing directions for layer 'M3 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M4'. (DPUI-924)
Warning: The routing directions for layer 'M3 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M5'. (DPUI-924)
Warning: The routing directions for layer 'M3 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M6'. (DPUI-924)
Warning: The routing directions for layer 'M3 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M7'. (DPUI-924)
Warning: The routing directions for layer 'M3 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M8'. (DPUI-924)
Warning: The routing directions for layer 'M3 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M9'. (DPUI-924)
Warning: The routing directions for layer 'M3 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'MRDL'. (DPUI-924)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 50.16%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
icc2_shell> set_block_pin_constraints -self -allowed_layers {M1 M4} -sides {2 3}
Information: The command 'set_block_pin_constraints' cleared the undo history. (UNDO-016)
Information: Block pin constraints allowed_layers, sides are set for top block floorplan. (DPPA-403)
1
place_pins -ports [get_ports -filter {direction == in}]
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-05-14 00:47:39 / Session: 0.21 hr / Command: 0.00 hr / Memory: 1199 MB (FLW-8100)
Load DB...
Warning: Minimum area is too large or minimum length is too small on layer M3, this can cause large minimum pin length in pin placement. (DPPA-607)
CPU Time for load db: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 

Min routing layer: M1
Max routing layer: MRDL

Non default block pin constraint setting(s) of top block: raven_soc
allowed_layers: M1 M4 
sides:          2 3

CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 279
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.02e: 
Number of PG ports on blocks: 0
Number of pins created: 128
CPU Time for Pin Creation: 00:00:00.03u 00:00:00.00s 00:00:00.06e: 
Total Pin Placement CPU Time: 00:00:00.06u 00:00:00.00s 00:00:00.11e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-05-14 00:47:39 / Session: 0.21 hr / Command: 0.00 hr / Memory: 1199 MB (FLW-8100)
1
set_block_pin_constraints -self -allowed_layers {M1 M4} -sides {1 4}
Information: Block pin constraints allowed_layers, sides are set for top block floorplan. (DPPA-403)
1
place_pins -ports [get_ports -filter {direction == out}]
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-05-14 00:47:39 / Session: 0.21 hr / Command: 0.00 hr / Memory: 1199 MB (FLW-8100)
Load DB...
Warning: Minimum area is too large or minimum length is too small on layer M3, this can cause large minimum pin length in pin placement. (DPPA-607)
CPU Time for load db: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 

Min routing layer: M1
Max routing layer: MRDL

Non default block pin constraint setting(s) of top block: raven_soc
allowed_layers: M1 M4 
sides:          1 4

CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 279
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.02e: 
Number of PG ports on blocks: 0
Number of pins created: 151
CPU Time for Pin Creation: 00:00:00.05u 00:00:00.00s 00:00:00.10e: 
Total Pin Placement CPU Time: 00:00:00.07u 00:00:00.00s 00:00:00.16e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-05-14 00:47:39 / Session: 0.21 hr / Command: 0.00 hr / Memory: 1199 MB (FLW-8100)
1
icc2_shell> remove_track -layer M1
2
create_track -layer M1 -coord 1.111 -space 0.037
Warning: Direction is not specified. Using the layer preferred direction. (NDMUI-125)
Warning: Count value is not specified. Covering the bounding box of track, depending on its space value. (NDMUI-136)
{TRACK_0}
report_track****************************************
Report : report_tracks
Design : raven_soc
Version: T-2022.03-SP4
Date   : Wed May 14 00:47:57 2025
****************************************
Layer          Direction     Start         Tracks    Pitch       Attr
---------------------------------------------------------------------------
M1             Y             1.111         4141      0.037       default
M2             X             0.040         2559      0.060       default
M2             Y             0.040         2553      0.060       default
M3             X             0.010         2076      0.074       default
M3             Y             0.010         2071      0.074       default
M4             X             0.010         2076      0.074       default
M4             Y             0.010         2071      0.074       default
M5             X             0.040         1280      0.120       default
M5             Y             0.040         1277      0.120       default
M6             X             0.040         1280      0.120       default
M6             Y             0.040         1277      0.120       default
M7             X             0.040         1280      0.120       default
M7             Y             0.040         1277      0.120       default
M8             X             0.040         1280      0.120       default
M8             Y             0.040         1277      0.120       default
M9             X             0.040         1280      0.120       default
M9             Y             0.040         1277      0.120       default
MRDL           X             0.400         256       0.600       default
MRDL           Y             0.400         255       0.600       default
1
icc2_shell> create_boundary_cells -top_boundary_cells saed14lvt_ff0p88v125c/SAEDLVT14_CAPT3 -bottom_boundary_cells saed14lvt_ff0p88v125c/SAEDLVT14_CAPT3
Warning: Nothing implicitly matched 'saed14lvt_ff0p88v125c/SAEDLVT14_CAPT3' (SEL-003)
Error: Nothing matched for -bottom_boundary_cells (SEL-005)
Error: bad value specified for option -bottom_boundary_cells
      	Use error_info for more info. (CMD-013)
Information: script '/tmp/icc2_shell-2.zCZCVP'
            	stopped at line 1 due to error. (CMD-081)
Extended error info:
bad value specified for option -bottom_boundary_cells
    while executing
"create_boundary_cells -top_boundary_cells saed14lvt_ff0p88v125c/SAEDLVT14_CAPT3 -bottom_boundary_cells saed14lvt_ff0p88v125c/SAEDLVT14_CAPT3"
    (file "/tmp/icc2_shell-2.zCZCVP" line 1)
 -- End Extended Error Info
icc2_shell> create_boundary_cells -top_boundary_cells saed14lvt_ss0p6v125c/SAEDLVT14_CAPT3 -bottom_boundary_cells saed14lvt_ss0p6v125c/SAEDLVT14_CAPT3
Warning: Nothing implicitly matched 'saed14lvt_ss0p6v125c/SAEDLVT14_CAPT3' (SEL-003)
Error: Nothing matched for -bottom_boundary_cells (SEL-005)
Error: bad value specified for option -bottom_boundary_cells
      	Use error_info for more info. (CMD-013)
Information: script '/tmp/icc2_shell-2.majCha'
            	stopped at line 1 due to error. (CMD-081)
Extended error info:
bad value specified for option -bottom_boundary_cells
    while executing
"create_boundary_cells -top_boundary_cells saed14lvt_ss0p6v125c/SAEDLVT14_CAPT3 -bottom_boundary_cells saed14lvt_ss0p6v125c/SAEDLVT14_CAPT3"
    (file "/tmp/icc2_shell-2.majCha" line 1)
 -- End Extended Error Info
icc2_shell> create_boundary_cells -top_boundary_cells saed14lvt_ss0p6v125c/SAEDLVT14_CAPT3 -bottom_boundary_cells saed14lvt_ss0p6v125c/SAEDLVT14_CAPT3
Warning: Nothing implicitly matched 'saed14lvt_ss0p6v125c/SAEDLVT14_CAPT3' (SEL-003)
Error: Nothing matched for -bottom_boundary_cells (SEL-005)
Error: bad value specified for option -bottom_boundary_cells
      	Use error_info for more info. (CMD-013)
Information: script '/tmp/icc2_shell-2.IcMHdB'
            	stopped at line 1 due to error. (CMD-081)
Extended error info:
bad value specified for option -bottom_boundary_cells
    while executing
"create_boundary_cells -top_boundary_cells saed14lvt_ss0p6v125c/SAEDLVT14_CAPT3 -bottom_boundary_cells saed14lvt_ss0p6v125c/SAEDLVT14_CAPT3"
    (file "/tmp/icc2_shell-2.IcMHdB" line 1)
 -- End Extended Error Info
icc2_shell> get_lib_cells *CAPT*
{saed14rvt_ss0p6v125c/SAEDRVT14_CAPT2 saed14rvt_ss0p6v125c/SAEDRVT14_CAPT3 saed14rvt_ss0p6v125c/SAEDRVT14_CAPTIN13 saed14rvt_ss0p6v125c/SAEDRVT14_CAPTTAP6 saed14rvt_ss0p6v125c/SAEDRVT14_CAPTTAPP6 saed14lvt_ss0p6vm40c/SAEDLVT14_CAPT2 saed14lvt_ss0p6vm40c/SAEDLVT14_CAPT3 saed14lvt_ss0p6vm40c/SAEDLVT14_CAPTIN13 saed14lvt_ss0p6vm40c/SAEDLVT14_CAPTTAP6 saed14lvt_ss0p6vm40c/SAEDLVT14_CAPTTAPP6 EXPLORE_physical_only/SAEDHVT14_CAPT2/frame EXPLORE_physical_only/SAEDHVT14_CAPT3/frame EXPLORE_physical_only/SAEDHVT14_CAPTIN13/frame EXPLORE_physical_only/SAEDHVT14_CAPTTAP6/frame EXPLORE_physical_only/SAEDHVT14_CAPTTAPP6/frame EXPLORE_physical_only/SAEDSLVT14_CAPT2/frame EXPLORE_physical_only/SAEDSLVT14_CAPT3/frame EXPLORE_physical_only/SAEDSLVT14_CAPTIN13/frame EXPLORE_physical_only/SAEDSLVT14_CAPTTAP6/frame EXPLORE_physical_only/SAEDSLVT14_CAPTTAPP6/frame}
icc2_shell> create_boundary_cells -top_boundary_cells saed14rvt_ss0p6v125c/SAEDRVT14_CAPT2 -bottom_boundary_cells saed14rvt_ss0p6v125c/SAEDRVT14_CAPT2
Information: The command 'create_boundary_cells' cleared the undo history. (UNDO-016)
Warning: The create_boundary_cells command will be deprecated and replaced with the compile_boundary_cells. (CHF-135)
Warning: Detected use of obsolete/unsupported feature.  The following
        	will not be available in a future release of the application:
        	create_boundary_cells. Use compile_targeted_boundary_cells instead (CMD-100)
Using AL to insert boundary cells
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.
Warning: No 1x or 2x + 3x wide cells provided for top or bottom option. (CHF-125)
Information: Starting boundary cell insertion into floorplan using site master "unit". (CHF-200)
Information: Total 0 bottom cells inserted successfully into floorplan. (CHF-100)
Information: Total 902 top cells inserted successfully into floorplan. (CHF-100)
Information: Total 902 boundary cells inserted successfully into floorplan. (CHF-100)
icc2_shell> get_lib_cells *CAPB*
{saed14rvt_ss0p6v125c/SAEDRVT14_CAPB2 saed14rvt_ss0p6v125c/SAEDRVT14_CAPB3 saed14rvt_ss0p6v125c/SAEDRVT14_CAPBIN13 saed14rvt_ss0p6v125c/SAEDRVT14_CAPBTAP6 saed14lvt_ss0p6vm40c/SAEDLVT14_CAPB2 saed14lvt_ss0p6vm40c/SAEDLVT14_CAPB3 saed14lvt_ss0p6vm40c/SAEDLVT14_CAPBIN13 saed14lvt_ss0p6vm40c/SAEDLVT14_CAPBTAP6 EXPLORE_physical_only/SAEDHVT14_CAPB2/frame EXPLORE_physical_only/SAEDHVT14_CAPB3/frame EXPLORE_physical_only/SAEDHVT14_CAPBIN13/frame EXPLORE_physical_only/SAEDHVT14_CAPBTAP6/frame EXPLORE_physical_only/SAEDSLVT14_CAPB2/frame EXPLORE_physical_only/SAEDSLVT14_CAPB3/frame EXPLORE_physical_only/SAEDSLVT14_CAPBIN13/frame EXPLORE_physical_only/SAEDSLVT14_CAPBTAP6/frame}
icc2_shell> create_boundary_cells -left_boundary_cell saed14rvt_ss0p6v125c/SAEDRVT14_CAPB2 -right_boundary_cell saed14rvt_ss0p6v125c/SAEDRVT14_CAPB2
Warning: The create_boundary_cells command will be deprecated and replaced with the compile_boundary_cells. (CHF-135)
Warning: Detected use of obsolete/unsupported feature.  The following
        	will not be available in a future release of the application:
        	create_boundary_cells. Use compile_targeted_boundary_cells instead (CMD-100)
Using AL to insert boundary cells
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.
Information: Starting boundary cell insertion into floorplan using site master "unit". (CHF-200)
	10% complete ...
	20% complete ...
	30% complete ...
	40% complete ...
	50% complete ...
	60% complete ...
	70% complete ...
	80% complete ...
	90% complete ...
Information: Total 220 left cells inserted successfully into floorplan. (CHF-100)
Information: Total 220 right cells inserted successfully into floorplan. (CHF-100)
Information: Total 440 boundary cells inserted successfully into floorplan. (CHF-100)
icc2_shell> connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : raven_soc
Version: T-2022.03-SP4
Date   : Wed May 14 00:51:20 2025
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  0/10597
Power net VDDh                 0/57
Unconnected power pins         1
Ground net VSS                 0/10597
--------------------------------------------------------------------------------
Information: connections of 21251 power/ground pin(s) are created or changed.
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-29.855 25.352} -scale 0.4233
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {44.229 43.132} -scale 0.4233
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-17.424 70.051} -scale 0.4096
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {110.780 36.874} -scale 0.4096
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> set_attribute [get_cell simpleuart] orientation MX
{simpleuart}
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {111.570 7.343} -scale 0.4705
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {114.393 54.864} -scale 0.4705
icc2_shell> set_attribute [get_cell simpleuart] orientation R90
{simpleuart}
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {77.693 80.271} -scale 0.4705
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {118.627 35.103} -scale 0.4705
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {49.463 38.867} -scale 0.4705
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {114.158 36.279} -scale 0.2353
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> set_fixed_objects [get_selection]
1
icc2_shell> set_fixed_objects [get_selection]
1
icc2_shell> save_block -as floorplan
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving block 'raven_soc.dlib:floorplan.design'
1
icc2_shell> save_libSaving library 'raven_soc.dlib'
Information: Uneditable (read-only) block raven_soc.dlib:init_design.design is not being saved. (NDM-128)
1
icc2_shell> open_block /home1/BPPD08/NavEeN/internship/top/work/raven_soc.dlib:init_design.design
Information: Incrementing open_count of block 'raven_soc.dlib:init_design.design' to 3. (DES-021)
icc2_shell> set_working_design_stack raven_soc.dlib:floorplan.design
icc2_shell> set_working_design_stack raven_soc.dlib:init_design.design
icc2_shell> open_block /home1/BPPD08/NavEeN/internship/top/work/raven_soc.dlib:floorplan.design
Information: Incrementing open_count of block 'raven_soc.dlib:floorplan.design' to 2. (DES-021)
icc2_shell> set_working_design_stack raven_soc.dlib:init_design.design
icc2_shell> set_working_design_stack raven_soc.dlib:floorplan.design
icc2_shell> set_host_options -max_cores 16
1
source -echo ../scripts/design_setup.tcl
##########################################################################################
# Script: design_setup.tcl
# Version: U-2022.12-SP4
# Copyright (C) 2014-2023 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
###+DESIGN SETUP
##########################################################################################
##########################################################################################
### GENERAL
##########################################################################################
set DESIGN_NAME 		"raven_soc" ;# Required; name of the design to be worked on; used as the block name for save_block or copy_block operations
;# If you are starting from init_design with verilog or RTL, this is also the top module name
set LIBRARY_SUFFIX		"" ;# Optional; suffix for the design library name ; default is unspecified  
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Optional; name of the design library; 
;# If you are starting from init_design, no need to change this; it will be populated with values from DESIGN_NAME & LIBRARY_SUFFIX
set TECHLIB_DATA_DIR		"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf" ;# Used to point to directory where technology data is installed for the site. 
;# Used by variables which use data from those directories.
set SUPPLEMENTAL_SEARCH_PATH		"/home1/14_nmts/14_nmts/references/opensparc/opensparc/" ;# Optional; a list of paths; addtional user provided search_path which is to be used by set search_path in rm_setup/header_*.tcl 
##########################################################################################
### BLOCK LABEL NAMES
## Label names ($DESIGN_NAME is the block name) : there's no need to change these
##########################################################################################
set INIT_DESIGN_BLOCK_NAME		"init_design"			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_FROM_BLOCK_NAME		$ROUTE_OPT_BLOCK_NAME		;# Label name of the input block in chip_finish.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_FROM_BLOCK_NAME	$CHIP_FINISH_BLOCK_NAME 	;# Label name of the input block in icv_in_design.tcl
set ICV_IN_DESIGN_BLOCK_NAME		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the input block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
set ENDPOINT_OPT_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME		;# Label name of the input block in endpoint_opt.tcl
set ENDPOINT_OPT_BLOCK_NAME		"endpoint_opt"			;# Label name to be used when saving a block in endpoint_opt.tcl
set TIMING_ECO_FROM_BLOCK_NAME		$ICV_IN_DESIGN_BLOCK_NAME	;# Label name of the input block in timing_eco.tcl
set TIMING_ECO_BLOCK_NAME		"timing_eco" 			;# Label name to be used when saving a block in timing_eco.tcl
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ICV_IN_DESIGN_BLOCK_NAME	;# Label name of the input block in functional_eco.tcl;
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set FLOORPLAN_BLOCK_NAME                "floorplan" 			;# Label name to be used when saving a block in floorplan.tcl.
set REDHAWK_IN_DESIGN_FROM_BLOCK_NAME   $ROUTE_OPT_BLOCK_NAME		;# Label name of the starting block for redhawk_in_design_pnr.tcl and rhsc_in_design_pnr.tcl;
set REDHAWK_IN_DESIGN_BLOCK_NAME 	"redhawk_in_design"		;# Label name of the starting block for redhawk_in_design_pnr.tcl and rhsc_in_design_pnr.tcl;
##########################################################################################
### DESIGN PLANNING SETUP 
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE			"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL		"bottom" ;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set SUB_BLOCK_LIBRARIES			[list ] ;# Provide a list of libraries for blocks built top-down (via the hierarchical DP flow) to be included as a reference library.
;# There should be a one-to-one mapping with the block references defined in SUB_BLOCK_REFS. 
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
set CTL_FOR_ABSTRACT_BLOCKS		[list ] ;# provide a list of the full path to each ctl model required by top level compile
set SKIP_ABSTRACT_GENERATION            false	;# Option to skip creation of abstracts in PNR flow scripts. 
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for place_opt.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for clock_opt_cts.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for clock_opt_opto.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for route_auto.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for route_opt.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for chip_finish.  The view can be "abstract" (default) or "design".
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME abstract" ;# Define block label and view for icv_in_design.  The view can be "abstract" (default) or "design".
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ;# "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
set LIBRARY_DB_PATH        		"" ;# Option to provide path to dbs that may be needed un implementation tools when dbs referenced inside NDM do not reside local
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to source $PROMOTE_ABSTRACT_CLOCK_DATA_FILE and promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
set PROMOTE_ABSTRACT_CLOCK_DATA_FILE 	"promote_abstract_clock_data_script.tcl" ;# Specify a file which contains the block clock data promotion commands.  A template is provided in rm_user_plugin_scripts/promote_abstract_clock_data_script.tcl
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
set WRITE_OASIS_ALLOW_INCOMPATIBLE_UNITS false ; ## Specify whether to allow incompatible units during write_oasis
set WRITE_GDS_ALLOW_INCOMPATIBLE_UNITS 	false ; ## Specify whether to allow incompatible units during write_gds
##########################################################################################
### INIT_DESIGN
## Variables for design prep which are used by init_design.tcl
## Fill in the variables in 1, 2, 3, and 4 below as needed.
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | NDM; default is ASCII; minimum required design inputs are listed below accordingly;
;# 1.ASCII: gated netlist and other ascii design input files;
;#   required inputs: $VERILOG_NETLIST_FILES, and $UPF_FILE;  
;#   typically required inputs: $TCL_FLOORPLAN_FILE or $DEF_FLOORPLAN_FILES for floorplan 
;#   (unless flat DP-RM is used for floorplanning where $TCL_FLOORPLAN_FILE will be automatically specified through DP-RM generated header_from_dprm.tcl) 
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command; sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   required inputs: DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   note: init_design.tcl assumes floorplan is part of the write_icc2_files output and does not source any addtional floorplan fills  
;#   note: commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below) 
;# 3.NDM: specify your own floorplanned NDM path and skip the design creation steps (netlist reading, load_upf, read_def etc are skipped);
;#   required inputs: INIT_DESIGN_INPUT_LIBRARY and INIT_DESIGN_INPUT_BLOCK_NAME;
;#   init_design.tcl copies the specified INIT_DESIGN_INPUT_LIBRARY as DESIGN_LIBRARY and INIT_DESIGN_INPUT_BLOCK_NAME as INIT_DESIGN_BLOCK_NAME
;#   note: init_design.tcl assumes the specified block is floorplanned and does not source any addtional floorplan fills
set INIT_DESIGN_INPUT_LIBRARY 	"" ;# specify a library name as the source library for copying if INIT_DESIGN_INPUT = NDM
set INIT_DESIGN_INPUT_BLOCK_NAME "" ;# specify a block name (with or witout label) as the input block if INIT_DESIGN_INPUT = NDM
set EARLY_DATA_CHECK_POLICY	"none" ;# none|lenient|strict ;RM default is none;
;# lenient and strict trigger corresponding set_early_data_check_policy -policy $EARLY_DATA_CHECK_POLICY command and report_early_data_checks; 
;# specify none to disable the set_early_data_check_policy command
##################################################
### LIBRARY SETUP
## 1. Reference libraries
##################################################
## For pre-created CLIB or fusion reference libraries
## These will be added as reference library by using create_lib -ref_libs in init_design/init_dp
set REFERENCE_LIBRARY 			 "/home1/BPPD08/NavEeN/internship/spimemio/macro/spimemio.ndm/ \
			 		/home1/BPPD08/NavEeN/internship/simpleuart/macro/simpleuart.ndm/ \
					 /home1/14_nmts/14_nmts/stdcell_hvt/ndm/saed14hvt_frame_only.ndm \
                                         	 /home1/14_nmts/14_nmts/stdcell_slvt/ndm/saed14slvt_frame_only.ndm \
				  	  /home1/14_nmts/14_nmts/stdcell_rvt/ndm/saed14rvt_frame_only.ndm \
				   	  /home1/14_nmts/14_nmts/stdcell_lvt/ndm/saed14lvt_frame_only.ndm";
# Required; a list of reference libraries for the design library.
;# can be a list of CLIB reference libraries, a list of fusion reference libraries, or both
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
## For on-the-fly CLIB reference library creation using create_lib in init_design
## This is useful if you have frames and dbs but don't have CLIBs for these libraries and want CLIB to be created on-the-fly during create_lib
## Specify both frame list and db list below and CLIBs will be created during create_lib design library creation
## Please note that using fusion library disqualifies the use of on-the-fly CLIB creation. The tool does not support both together.
set CLIB_REFERENCE_LIBRARY_CONFIGURATION_FLOW_FRAME_LIST [list ] ;# a list of frames for on-the-fly CLIB reference library creation; ex : "[glob /path1/std/* /path2/*]"
set CLIB_REFERENCE_LIBRARY_CONFIGURATION_FLOW_DB_LIST [list ] ;# a list of dbs for on-the-fly CLIB reference library creation; ex : "[glob /path1/std/db/*.db /path2/sram/db/*.db]"
## For on-the-fly fusion reference library creation using Makefile's create_fusion_reference_library target
set FUSION_REFERENCE_LIBRARY_FRAM_LIST  "/home1/14_nmts/14_nmts/stdcell_hvt/ndm/saed14hvt_frame_only.ndm \
				         /home1/14_nmts/14_nmts/stdcell_slvt/ndm/saed14slvt_frame_only.ndm \
				        /home1/14_nmts/14_nmts/stdcell_rvt/ndm/saed14rvt_frame_only.ndm \
				       /home1/14_nmts/14_nmts/stdcell_lvt/ndm/saed14lvt_frame_only.ndm" ;# a list of frames (or ndm) for on-the-fly fusion reference library creation; ex : "[glob /path1/std/ndm/*.ndm /path2/sram/ndm/*.ndm]"
set FUSION_REFERENCE_LIBRARY_DB_LIST 	     "/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p72v125c.db \
			   	      /home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p72v125c_i0p6v.db \
			                /home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p72v125c_i0p6v.db \
			                /home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p72v125c.db" ;# a list of dbs for on-the-fly fusion reference library creation; ex : "[glob /pa                                             th1/std/db/*.db /path2/sram/db/*.db]"
set FUSION_REFERENCE_LIBRARY_DIR   	"./local_fusion_library" ;# specify fusion library output directory; default is local_fusion_library;
;# if you are running Makefile's create_fusion_reference_library target, this is the output directory for the on-the-fly fusion library creation; 
set LINK_LIBRARY			         "/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p6v125c.db \ 
                   				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p6vm40c.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ss0p6vm40c.db
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p72v125c.db \
	         				/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p6vm40c_i0p6v.db \
	         				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ulvl_ss0p6vm40c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ulvl_ss0p72v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_ulvl_ss0p72v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p6vm40c_i0p6v.db \
	         				/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_dlvl_ss0p72vm40c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_dlvl_ss0p6v125c_i0p6v.db \
					/home1/14_nmts/14_nmts/stdcell_rvt/db_ccs/saed14rvt_dlvl_ss0p72v125c_i0p6v.db \
	        				 /home1/14_nmts/14_nmts/stdcell_lvt/db_ccs/saed14lvt_ss0p72vm40c.db";# Optional; specify a list of .db files
;# required for running VC-LP (vc_lp.tcl) and Formality (fm.tcl)
set COMPRESS_LIBS			false	;# Optional; save libs as compressed NDM; only used by DP (rm_*_dp_hier_scripts/init_dp.tcl)
set TCL_MULTI_VT_CONSTRAINT_FILE	"multi_vth_constraint_script.tcl" ;# A Tcl file which defines and applies multi Vt constraints
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST).
## Below are set_lib_cell_purpose.tcl specific variables. Only applicable if set_lib_cell_purpose.tcl is used.
set TIE_LIB_CELL_PATTERN_LIST 		"*TIE*" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set POWER_OPT                            "*CK* *DCAP*"; #POWER OPTIMIZATION CELLS
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"*BUF*S* *INV*S*" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"*BUF*S* *BUF*PS* *CLK*" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"*BUF*S* *INV*S* *CK*" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
##################################################
### TECHNOLOGY
## 2. Tech files and setup
##################################################
set TECH_FILE 			"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in RM. 
set TECH_LIB			"/home1/14_nmts/14_nmts/tech/milkyway/saed14nm_1p9m_mw.tf"	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set PARASITIC_TECH_LIB		""	;# Specifies one library as a dedicated parasitic technology library
;# This is automatically added to the create_lib -ref_libs list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true ;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl" ;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false
set PHYSICAL_RULES_FILE 	""	;# Optional; Specify a file in PRF format which specifies tech/library physical rules and attributes.
set DESIGN_LIBRARY_SCALE_FACTOR	""	;# Optional; Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which implies one unit is one Angstrom or 0.1nm.
set TCL_USER_LIBRARY_SETUP_SCRIPT    "" ;# Optional TCL file to be sourced at the beginning of init_design.tcl intended to load user's own library setup script.
;# This file can populate the RM variables: TECH_FILE, REFERENCE_LIBRARY, STREAM_FILES_FOR_MERGE, LINK_LIBRARY
## For redundant via insertion
set ENABLE_REDUNDANT_VIA_INSERTION	false ;# false|true; tool default false; optional in RM; enables redundant via insertion in clock_opt_opto.tcl, route_auto.tcl, and route_opt.tcl
set ENABLE_POST_ROUTE_OPT_REDUNDANT_VIA_INSERTION	false ;# false|true; tool default false; optional in RM; enables redundant via insertion after hyper_route_opt
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# via mapping file is required for redundant via insertion; 
;# Example : examples/TCL_USER_REDUNDANT_VIA_MAPPING_FILE.txt
set TCL_USER_REDUNDANT_VIA_SCRIPT	"" ;# Optional; User provided redundant via insertion script that when defined is sourced in place of the default redundant via insertion flow.
## For performance via ladder
set ENABLE_PERFORMANCE_VIA_LADDER	false ;# false|true; RM default false; For set_stage -step synthesis or -step placement, if this is true and  design is 7nm or smaller,  
;# the set_stage command sets route.auto_via_ladder.update_during_route, place.legalize.enable_via_ladder_checks, vl.flow.enable_convergence_flow to true. 
;# It runs the setup_performance_via_ladder -effort high command, and sources a file output from the command. 
;# For set_stage -step post_cts_opto, if this is true and design is 7nm or smaller, opt.common.enable_via_ladder_insertion is set to true.
;# For more details, refer to the man page of the set_stage command.
set TCL_ANTENNA_RULE_FILE		"/home1/14_nmts/14_nmts/tech/icv_drc/saed14nm_1p9m_ant_drc_rules.rs" ;# Antenna rule file; Example : examples/TCL_ANTENNA_RULE_FILE.txt
##################################################
### MCMM SCENARIO/MODE/CORNER SETUP 
##################################################
set TCL_MCMM_SETUP_FILE		"../scripts/TCL_MCMM_SETUP_FILE.explicit.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided : 
;# examples/TCL_MCMM_SETUP_FILE.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# examples/TCL_MCMM_SETUP_FILE.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
set TCL_PARASITIC_SETUP_FILE	"../scripts/TCL_PARASITIC_SETUP_FILE.tcl"	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in examples/TCL_PARASITIC_SETUP_FILE.tcl
set TCL_MODE_CORNER_SCENARIO_MODEL_ADJUSTMENT_FILE "" ;# Optional; specify a file for adjustment of modes/corners/scenarios/models
;# this file will be sourced in every step after scenario management is completed
set TCL_POCV_SETUP_FILE			"" ;# Optional; provide your own file for POCV setup such as POCV mapping; 
;# Refer to examples/TCL_POCV_SETUP_FILE.tcl for sample commands
set TCL_AOCV_SETUP_FILE			"" ;# Optional; provide your own file for AOCV setup such as AOCV mapping; 
;# Refer to examples/TCL_AOCV_SETUP_FILE.tcl for sample commands; only executes if TCL_POCV_SETUP_FILE is null
set TCL_PVT_CONFIGURATION_FILE		"" ;# Optional; specify a file for user customized set_pvt_configuration commmands;
;# this file will be sourced in every step after init_design step before open_lib
set PREROUTE_CTS_PRIMARY_CORNER "" ;# ; RM default is unspecified; sets cts.compile.primary_corner; optional in RM;
;# CTS automatically picks a corner with worst delay as the primary corner for its compile stage, 
;# which inserts buffers to balance clock delays in all modes of the corner; 
;# this setting allows you to manually specify a corner for the tool to use instead
########################################################################################## 
## Variables for scenario activation and focused scenario
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"func::ss0p6vm40c" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "func::ss0p6vm40c" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"func::ss0p6vm40c" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "$ROUTE_OPT_ACTIVE_SCENARIO_LIST" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# with GRE, the same set of scenarios are recommended to be used across clock_opt_opto, route_auto, and route_opt
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"$ROUTE_OPT_ACTIVE_SCENARIO_LIST" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# with GRE, the same set of scenarios are recommended to be used across clock_opt_opto, route_auto, and route_opt
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ENDPOINT_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during endpoint_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TIMING_ECO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during the timing_eco step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_FOCUSED_SCENARIO		"" ;# Specify a dominant scenario for timing driven route. Timing driven route assigns layer based on the dominant scenario;
;# default is not specified and tool will pick it based on timing QoR per scenario.
;# If specified, script sets route.common.focus_scenario in clock_opt_opto.tcl before GRE. 
##################################################
### LOGICAL INPUTS
## 3. Verilog, dc inputs, upf, mcmm, timing, etc 
##################################################
set DCRM_RESULTS_DIR  		"../results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that the tool can source.    
set VERILOG_NETLIST_FILES	"../dc_outputs/raven_soc.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
set UPF_FILE 			"../files/raven_soc.upf"	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
;#      for hierarchical designs using ETMs, load the block upf file
;#      for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#		load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	"../dc_outputs/raven_soc.supplement.upf"      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII; not required for DC_ASCII or NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set SAIF_FILE_LIST			"" ;# Specify a SAIF file or a list of SAIF files and options for accurate power computation
;# Example for single SAIF use : set SAIF_FILE_LIST 1.saif;
;# Example for multiple SAIF and options : set SAIF_FILE_LIST "{1.saif -scaling_ratio 5 -weight 2} {2.saif -scaling_ratio 5} {3.saif -path xyz}"
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE_LIST related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE_LIST related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE_LIST related; name of the target instance on which activity is to be annotated.
##################################################
### PHYSICAL INPUTS
## 4. DEF, floorplan, placement constraints, etc 
##################################################
set TCL_FLOORPLAN_FILE			"" ;# Optional; Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details
set DEF_FLOORPLAN_FILES			"" ;# Optional; DEF files which contain the floorplan information; for ex: "1.def 2.def"; not required for DP
;# 	for PNR: required if INIT_DESIGN_INPUT is set to ASCII and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or NDM
set DEF_READ_OPTIONS			"-add_def_only_objects all" ;# default is "-add_def_only_objects all"; set it to "" (empty) if you don't need any option
;# specifies the options used by read_def command
set DEF_RESOLVE_PG_NETS			true ;# false|true (default); Resolves conflicts between pg network with power domains.
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after TCL_FLOORPLAN_FILE or DEF_FLOORPLAN_FILE is read; 
;# can be used to cover additional floorplan constructs,such as bounds, pin guides, or route guides, etc
set SITE_SYMMETRY_LIST			"" ;# Optional; Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script
set DEF_SCAN_FILE			"" ;# Optional; A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or NDM, as SCANDEF is expected to be loaded already   
set TCL_FLOORPLAN_RULE_SCRIPT		"" ;# Specify your floorplan rule file (which contains set_floorplan_*_rules commands) or a script to generate such rules;
;# if specified, will be sourced in init_design.tcl for check_floorplan_rules and for some nodes, it will be sourced by sidefiles
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# Example : examples/TCL_USER_SPARE_CELL_PRE_SCRIPT.tcl
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# Example : examples/TCL_USER_SPARE_CELL_POST_SCRIPT.tcl
set SWITCH_CONNECTIVITY_FILE    	"" ;# Specify switch connectivity file
set ENABLE_FLOORPLAN_CHECKS		true ;# false|true (default); Enables floorplan checks performed by rm_check_design during init_design stage
set CTS_NDR                              "../RM_FPU/RM/cts_ndr.tcl"; #CTS NDR Rules
########################################################################################## 
### DFT SETUP 
##########################################################################################
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
########################################################################################## 
###+FLOW STEP CONFIGURATION
########################################################################################## 
########################################################################################## 
### ENDPOINT_OPT SETUP
## Variables for route_opt target endpoint PBA CCD (used by endpoint_opt.tcl) 
##########################################################################################
set ENDPOINT_OPT_MAX_PATHS 		"10000" ;# Required input; an integer; specify number of paths to collect; default 10000
set ENDPOINT_OPT_SLACK_THRESHOLD	"-0.001" ;# Required input; a float with unit in ns; collect paths with slack worse than the specified value for target endpoint to work on; 
;# default is -0.001 when current timing unit is ns; user specifeid value is based on the timing unit of the current design;
;# if user specified threshold is less than -1ps, the proc will set it to -0.001ns (i.e. -1ps).
set ENDPOINT_OPT_TARGET_SCENARIOS	"*" ;# Required input; a list of scenarios; collect timing paths from the specified scenarios for target endpoint to work on; 
;# default is * which means all active setup scenarios will be included
set ENDPOINT_OPT_LOOP			1 ;# Required input; an integer; specify number of loops; default is 1
set ENDPOINT_OPT_PATH_GROUP_FILTER 	"" ;# Optional input; specify a filter to exclude certain path groups from route_opt target endpoint PBA CCD; to be used by get_path_groups -filter  
;# for example, set ENDPOINT_OPT_PATH_GROUP_FILTER "name!~IN* && name!~OUT* && name!~*default*" -> exlcudes IO and default path groups
########################################################################################## 
### CHIP FINISH SETUP
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
## Std cell filler and decap cells used by chip_finish step and post ECO refill in timing_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"RM_filler" ;# A string to specify the prefix for metal filler (decap) cells. Required if running ECO flow.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
### ICV IN-DESIGN SETUP
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 		"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 		"z_check_drc" ;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
set ICV_IN_DESIGN_DRC_USER_DEFINED_OPTIONS 	"" ;# Specify user defined ICV options for signoff_check_drc.
set ICV_IN_DESIGN_DRC_FILL_VIEW_DATA 		"read" ;# Specify when to read the fill view data. Valid options are read (default) | read_if_uptodate | discard
set ICV_IN_DESIGN_DRC_CELL_VIEWS 		"frame" ;# Specify library cell view to read. Valid options are frame (default) | layout | design;  
;# See signoff.check_drc.read_layout_views & signoff.check_drc.read_design_views MAN pages for additional details.
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES 	"" ;# Specify cell types to exclude from analysis.  Valid options are lib_cell | macro | pad | filler.  
;# By default, all cell types are checked.  See signoff.check_drc.excluded_cell_types MAN pages for additional details.
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_SYNDP ""
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_SYNPNR ""
set ICV_IN_DESIGN_DRC_EXCLUDED_CELL_TYPES_FINISH ""
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS 	false ;# By default (false), DRC violations inside cell instances are reported.  
;# Set to "true" to skip reporting of DRC inside cell instances.
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_SYNDP	false
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_SYNPNR 	false
set ICV_IN_DESIGN_DRC_IGNORE_CHILD_CELL_ERRORS_FINISH 	false
set ICV_IN_DESIGN_DRC_SELECT_RULES 		"" ;# Specify design rules to check.  The specified rules will be the only rules evaluated.  By default, all design rules are checked.
set ICV_IN_DESIGN_DRC_SELECT_RULES_SYNDP		""
set ICV_IN_DESIGN_DRC_SELECT_RULES_SYNPNR 		""
set ICV_IN_DESIGN_DRC_SELECT_RULES_FINISH		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES 		"" ;# Specify design rules to omit from checking.  By default, all design rules are checked.
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_SYNDP		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_SYNPNR		""
set ICV_IN_DESIGN_DRC_UNSELECT_RULES_FINISH		""
set STREAM_FILES_FOR_MERGE 			"" ;# Specify a list of stream (GDS or OASIS) files to be merged into the current design for signoff_check_drc or signoff_create_metal_fill.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_DRC				true ;# true|false; true enables signoff_check_drc.
set ICV_IN_DESIGN_ADR 				false ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is false
set ICV_IN_DESIGN_ADR_RUNDIR 			"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_USER_DEFINED_OPTIONS 	"" ;# Specify user defined ICV options for singoff_fix_drc.
set ICV_IN_DESIGN_POST_ADR_RUNDIR 		"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 		"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR		"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR		"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_ADR_SELECT_RULES 		"" ;# Specify the non DPT rules to be fixed by ADR
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 			false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNSET		"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_METAL_FILL_RUNDIR		"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_USER_DEFINED_OPTIONS "" ;# Specify user defined ICV options for signoff_create_metal_fill.
set ICV_IN_DESIGN_METAL_FILL_FIX_DENSITY_ERRORS "false" ;# Specify if density rules will be honored during fill insertion, removal, or addition.  
;# See signoff.create_metal_fill.fix_density_errors for additional details.
set ICV_IN_DESIGN_METAL_FILL_SELECT_LAYERS 	"" ;# Specify layers on which to insert metal fill.  By default, all routing layers will be filled.
set ICV_IN_DESIGN_METAL_FILL_COORDINATES 	"" ;# Specify the coordinates to be filled.  By default, the entire design will be filled.
;# For example: {{llx lly} {urx ury}} for rectangular; {{x1 y1} {x2 y2}...{xn yn}} for rectilinear
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" ;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_ECO_THRESHOLD 	"" ;# Specify the percent change to perform incremental fill.  If unspecified, the tool default value is used.
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR 	"z_MFILL_after" ;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | ; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use tool auto generated track_fill_params.rh file or your own paramter file.
set ICV_IN_DESIGN_BASE_FILL false               ; # Enable/disable indesign base fill
set ICV_IN_DESIGN_BASE_FILL_RUNSET ""           ;# Specify the foundry runset for signoff_create_metal_fill command (base layer fill)
set ICV_IN_DESIGN_BASE_FILL_RUNDIR "z_icvFill"  ; # The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_BASE_FILL_FOUNDRY_NODE ""          ; # Specify the foundry node for indesign base fill
set ICV_IN_DESIGN_ENABLE_ALL_LAYER_CHECK true ;# Use to disable all layer checks to limit false errors from missing layout. On by default.
########################################################################################## 
### REDHAWK REDHAWK-SC SETUP
## Variables for Redhawk & Redhawk-SC (RHSC) in-design related settings 
## (used by redhawk_in_design_pnr.tcl & rhsc_in_design_pnr.tcl ; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_SC_DIR                      "" ;# Required; path to RedHawk-SC binary
set REDHAWK_DIR				"" ;# Required; path to RedHawk binary
set REDHAWK_GRID_FARM	        	"" ;# Optional; commands to submit RedHawk/RedHawk-SC in GRID FARM
set REDHAWK_PAD_FILE_NDM                "" ;# The file include tap points on NDM. Default is top level pins.
set REDHAWK_PAD_FILE_PLOC               "" ;# Specify Redhawk pad file
set REDHAWK_PAD_CUSTOMIZED_SCRIPT       "" ;# User script to run command create_taps with different options 
;# Example : ./examples/REDHAWK_PAD_CUSTOMIZED_SCRIPT.txt
set REDHAWK_FREQUENCY			"" ;# Optional to pass frequency to RedHawk 
set REDHAWK_TEMPERATURE			"" ;# Optional to pass temperature to RedHawk
set REDHAWK_SCENARIO		        "" ;# Optional to specify current scenario for running RedHawk
set REDHAWK_MCMM_SCENARIO_CONFIG        "" ;# Optional to specify MCMM for running Redhawk or RHSC on GRID system or local machine
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rh.rhsc.GRID.tcl 			--> for IRDP/IRDCCD on GRID system
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rh.rhsc.local.tcl 			--> for IRDP/IRDCCD on local machine
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rhsc.customized_python.GRID.tcl 	--> for IRDP/IRDCCD by customized python on GRID system
;# examples/REDHAWK_MCMM_CONFIG.power_integrity.rhsc.customized_python.local.tcl 	--> for IRDP/IRDCCD by customized python on local machine
;# examples/REDHAWK_MCMM_CONFIG.analysis.rh.rhsc.GRID.tcl 				--> for Rail Analysis on GRID system 
;# examples/REDHAWK_MCMM_CONFIG.analysis.rh.rhsc.local.tcl 				--> for Rail analysis on local machine
;# examples/REDHAWK_MCMM_CONFIG.analysis.rhsc.customized_python.GRID.tcl  		--> for Rail Analysis by customized python on GRID system
;# examples/REDHAWK_MCMM_CONFIG.analysis.rhsc.customized_python.local.tcl 		--> for Rail Analysis by customized python on local machine
set REDHAWK_USE_FC_POWER                false;# Optional. Set to true to use the tool's power engine insetead of RedHawk/RHSC power engine. By default RedHawk/RHSC power engine is used.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_LAYER_MAP_FILE              "" ;# Optional. The file include process layer name and LEF layer name
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"static" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file as Redhawk standalone run tcl file.
set RHSC_PYTHON_SCRIPT_FILE             "" ;# Optional. Specify a file as RHSC standalone run python script
set RHSC_GENERATE_COLLATERAL	        "" ;# Optional. The command analyze_rail only generate TWF, DEF, SPEF, PLOC files, this work with RHSC_PYTHON_SCRIPT_FILE
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ;# Optional. Set Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ;# Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ;# Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ;# Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ;# Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
set REDHAWK_PGA_CUSTOMIZED_SCRIPT       "" ;# Optional to add customized PGA setting
;# Example : ./examples/REDHAWK_PGA_CUSTOMIZED_SCRIPT.txt
########################################################################################## 
### TIMING ECO SETUP
## Variables for Timing ECO related settings (used by timing_eco.tcl)
##########################################################################################
## The following ECO_OPT* variables are for ECO fusion.  The PT setup is also needed when implementing the user provided PT change file, as PT reporting is run.
set ECO_OPT_ENGINE                      "pt" ;# Required by eco_opt to specify which tool is used to perform the fusion ECO. Valid values are pt|primeeco|tweaker
set ECO_OPT_EXEC_PATH                   "" ;# Optional override for the eco engine executable used in eco_opt. When left NULL the executable loaded in the environment
;# will be used. This is dependent on the ECO_OPT_ENGINE selected regarding path to pt_shell or tweaker executable
set ECO_OPT_DB_PATH			"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ECO_OPT_RECIPE_INFO			"" ;# Required for eco_opt to spec one or more types of fixes to perform. This variable can be a single type or a list of one or 
;# more groups of types to fix within the session. The variable can contain a single type (e.g. "max_transition") to fix. It can
;# also provide a group of types to fix within the same eco_opt (e.g. "{max_transition setup}"). Finaly, it can specify a list
;# of groups to perform across multiple eco_opt commands ( e.g. "{max_transition setup} hold"). The types supported across all
;# engine options are max_capacitance|max_transition|setup|hold. For primeeco and tweaker the support is captured in the configured
;# ECO_OPT_ENGINE_SCRIPT file. The PT option supports a number of other built-in types found in the eco_opt man page.
set ECO_OPT_ENGINE_SCRIPT		"" ;# Required when ECO_OPT_ENGINE is primeeco or tweaker. This script provides the specifics for how each engine performs each 
;# of the eco fix types. It varies by engine so should be coordinated with ECO_OPT_ENGINE setting. 
;# The base primeeco script is prime_eco_opt_fix.tcl and the base tweaker script is tweaker_eco_opt.tcl are provided with the flow.
set ECO_OPT_PHYSICAL_MODE		"" ;# Specify none, open_site, or occupied_site to guide physical impact.  If not specified, the tool default of "open_site" is run.
set ECO_OPT_WITH_PBA 			false ;# Default false; sets time.pba_optimization_mode to path to enable PBA for eco_opt
set ECO_OPT_EXTRACTION_MODE		"fusion_adv" ;# fusion_adv|in_design|none; default is fusion_adv; sets extract.starrc_mode to corresponding value;
;# fusion_adv and in_design modes require ECO_OPT_STARRC_CONFIG_FILE to be specified;
;# refer to ROUTE_OPT_STARRC_CONFIG_FILE.example.txt for sample syntax
set ECO_OPT_STARRC_CONFIG_FILE 		"" ;# Required when using fusion_adv or in_design extraction modes; specify the configuration file
set ECO_OPT_WORK_DIR			"eco_opt_dir" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ECO_OPT_PRE_LINK_SCRIPT		"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ECO_OPT_POST_LINK_SCRIPT		"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
set ECO_OPT_PT_CORES_PER_SCENARIO	"4" ;# Specify the number of cores per scenario for PT DMSA.
set ECO_OPT_SIGNOFF_SCENARIO_PAIR	"" ;# Optional; Provide scenario constraints file for PT.  Uses a list of {scenario sdc} pairs.
set ECO_OPT_FILLER_CELL_PREFIX 		"$CHIP_FINISH_METAL_FILLER_PREFIX" ;# A string to specify the prefix used to identify filler cells to remove prior to running eco_opt.
;# The default is set the same as CHIP_FINISH_METAL_FILLER_PREFIX.	
set ECO_OPT_CUSTOM_OPTIONS 		""
## The following variables apply when using a user provided PT change file.
set PT_ECO_CHANGE_FILE 			"" ;# The eco_opt mode (default) is run when not set.  When set, this points to the PT change file to implement.
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
########################################################################################## 
### FUNCTIONAL ECO SETUP
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; the verilog file to be used for functional ECO.
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
set TCL_USER_PSC_AUTO_DERIVE_MAPPING_RULE_FILE "" ;# A file for freeze silicon PSC (PSC, or gate array cell) auto derive mapping rule; 
;# to be sourced before the eco_netlist command in functional_eco.tcl;
;# if PSC cells are inserted on the design, for running freeze silicon PSC flow, specify a auto derive mapping rule file;
########################################################################################## 
### USER PLUGIN SCRIPTS
## Variables for pre and post plugins 
#  Placeholder plugin scripts are available in the rm_user_plugin_scripts directory. Use of the placeholder scripts is not required. Path to the plugin scripts can be updated as needed. 
##########################################################################################
set TCL_USER_NON_PERSISTENT_SCRIPT 	"non_persistent_script.tcl" ;# An optional Tcl file to be sourced in each step after opening a block.
set TCL_USER_INIT_DESIGN_PRE_SCRIPT 	"init_design_pre_script.tcl" ;# An optional Tcl file to be sourced at the very beginning of init_design.tcl.
set TCL_USER_INIT_DESIGN_POST_SCRIPT 	"init_design_post_script.tcl" ;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"place_opt_pre_script.tcl" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"place_opt_post_script.tcl" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set TCL_USER_PLACE_OPT_INCREMENTAL_PLACEMENT_POST_SCRIPT "place_opt_incremental_placement_post_script.tcl" ;# An optional Tcl file for customizations after the incremental placement (create_place -incremental)
;# only applicable to non-SPG flow (ENABLE_SPG is false)
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"clock_opt_cts_pre_script.tcl" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"clock_opt_cts_post_script.tcl" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"clock_opt_opto_pre_script.tcl" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "clock_opt_opto_post_script.tcl" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"route_auto_pre_script.tcl" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"route_auto_post_script.tcl" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"route_opt_pre_script.tcl" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_1_POST_SCRIPT    "route_opt_1_post_script.tcl" ;# An optional Tcl file for customizations after first route_opt (for ex, customized secondary PG routing)
;# for hyper_route_opt, this is sourced after phase2 optimization
set TCL_USER_ROUTE_OPT_2_POST_SCRIPT    "route_opt_2_post_script.tcl" ;# An optional Tcl file for customizations after second route_opt (for ex, customized secondary PG routing)
;# for hyper_route_opt, this is sourced after phase2 optimization and right after TCL_USER_ROUTE_OPT_1_POST_SCRIPT is sourced
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"route_opt_post_script.tcl" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set TCL_USER_ENDPOINT_OPT_PRE_SCRIPT 	"endpoint_opt_pre_script.tcl" ;# An optional Tcl file for endpoint_opt.tcl to be sourced before the main command.
set TCL_USER_ENDPOINT_OPT_SCRIPT 	"" ;# An optional Tcl file for endpoint_opt.tcl to replace the pre-existing main commands.
set TCL_USER_ENDPOINT_OPT_POST_SCRIPT 	"endpoint_opt_post_script.tcl" ;# An optional Tcl file for endpoint_opt.tcl to be sourced after the main command.
set TCL_USER_TIMING_ECO_PRE_SCRIPT 	"timing_eco_pre_script.tcl" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_TIMING_ECO_POST_SCRIPT 	"timing_eco_post_script.tcl" ;# An optional Tcl file to be sourced after ECO operations.
set ENABLE_INCR_ROUTE_POST_ECO          "true" ;# Enable/disable post eco incremental route
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"chip_finish_pre_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"chip_finish_post_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"icv_in_design_pre_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"icv_in_design_post_script.tcl" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
set TCL_USER_REDHAWK_IN_DESIGN_PRE_SCRIPT "redhawk_in_design_pre_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced before Redhawk indesign flow.
set TCL_USER_REDHAWK_IN_DESIGN_POST_SCRIPT "redhawk_in_design_post_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced after Redhawk indesign flow. 
set TCL_USER_REDHAWK_SC_PRE_SCRIPT	"redhawk_sc_pre_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced before Redhawk SC flow.
set TCL_USER_REDHAWK_SC_POST_SCRIPT	"redhawk_sc_post_script.tcl" ;# An optional Tcl file for redhawk_in_design_pnr.tcl to be sourced after Redhawk SC flow.
set TCL_USER_WRITE_DATA_PRE_SCRIPT 	"" ;# An optional Tcl file for write_data.tcl to be sourced before write_data
set TCL_USER_WRITE_DATA_POST_SCRIPT	"" ;# An optional Tcl file for write_data.tcl to be sourced after write_data
set TCL_USER_FLOORPLAN_PRE_SCRIPT 	"" ;# An optional Tcl file to be sourced at the beginning of floorplan.tcl 
set TCL_USER_FLOORPLAN_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced at the end of floorplan.tcl 
##########################################################################################
### REPORTING & DATA OUTPUT
## Reporting and other variables
##########################################################################################
set DEFINE_NAME_RULES_OPTIONS		"" ;# Optional; defines the naming rules used by change_names.
set OUTPUTS_DIR				"../outputs/" ;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR				"../reports/" ;# Directory to write reports; mainly used by report_qor.tcl
set LOGS_DIR				"../logs/" ;# Directory to logs; mainly used by Makefile*
set ENABLE_INLINE_REPORT_QOR		true ;# true|false; RM default true; enables inline intermediate report_qor calls during the implementation flow   
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_DEBUG			false ;# true|false; RM default false; generates non-SI timing reports during route_auto stage  
set REPORT_VERBOSE			false ;# true|false; RM default false; runs additional report_timing with -max_paths equal to 300 and -slack_lesser_than 0
set REPORT_DISABLE_GUI			false ;# true|false; RM default false; when used the application defaults the display to an offscreen image and does not use/or access the X display	 
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power during reporting
set REPORT_CLOCK_POWER			false ;# true|false; RM default false; set it to true to run report_clock_qor -type power after clock_opt_cts and route_opt stages
set REPORT_POWER_SAIF_FILE		"" ;# Optional; specify a SAIF file for "read_saif $REPORT_POWER_SAIF_FILE" before report_power in report_qor.tcl
set REPORT_POWER_SCALING_RATIO		"" ;# Optional; a float; specify the frequency ratio (SDC frequency/SAIF frequency) (or clock period ratio (SAIF clock period/SDC clock period));
;# if specified, triggers "set_power_clock_scaling -ratio $REPORT_POWER_SCALING_RATIO" command after "read_saif $REPORT_POWER_SAIF_FILE" in report_qor.tcl   
set REPORT_INIT_DESIGN_ACTIVE_SCENARIO_LIST    "" ;# A subset of scenarios to be made active when generating reports for the init_design step;
set REPORT_PLACE_OPT_ACTIVE_SCENARIO_LIST      "" ;# A subset of scenarios to be made active when generating reports for the place_opt step;
set REPORT_CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active when generating reports for the clock_opt_cts step;
set REPORT_CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active when generating reports for the clock_opt_opto step;
set REPORT_ROUTE_AUTO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the route_auto step;
set REPORT_ROUTE_OPT_ACTIVE_SCENARIO_LIST      "" ;# A subset of scenarios to be made active when generating reports for the route_opt step;
set REPORT_CHIP_FINISH_ACTIVE_SCENARIO_LIST    "" ;# A subset of scenarios to be made active when generating reports for the chip_finish step.
set REPORT_ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active when generating reports for the icv_in_design step;
set REPORT_ENDPOINT_OPT_ACTIVE_SCENARIO_LIST   "" ;# A subset of scenarios to be made active when generating reports for the endpoint_opt step;
set REPORT_TIMING_ECO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the the timing_eco step;
set REPORT_FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST     "" ;# A subset of scenarios to be made active when generating reports for the the functional_eco step;
set REPORT_POWER_SAIF_MAP		"" ;# (optional) specify a SAIF map for report_power if REPORT_POWER_SAIF_FILE is also provided
set WRITE_QOR_DATA			true ;# true|false; report_qor.tcl also runs compare_qor_data command to generate QoR HTML file
set WRITE_QOR_DATA_DIR			"./qor_data" ;# Specify write_qor_data directory
set COMPARE_QOR_DATA_DIR		"./compare_qor_data" ;# Specify compare_qor_data directory
set REPORT_PARALLEL_MAX_CORES 		4 ;# specify core limit for parallel reporting
set REPORT_PARALLEL_SUBMIT_COMMAND 	"" ;# for parallel reporting; if specified, script uses job submission for report_qor.tcl
;# Note : if specified, enables parallel reporting; if not specified (default) runs sequential reporting
;# Example parallel submit command : qsub -cwd -P di -pe mt 4 -m n
set SET_HOST_OPTIONS_MAX_CORES		8 ;# specify core limit for set_host_options -max_cores
set TCL_USER_SUPPLEMENTAL_REPORTS_SCRIPT "" ;# Specify a supplemental reporting script for FC
set FUSION_REFERENCE_LIBRARY_LOG_DIR    "${LOGS_DIR}/lcsh" ;# specify log file directory for fusion library creation; default is $LOGS_DIR/lcsh;../logs//lcsh
##########################################################
#initialize
##########################################################
set REPORT_QOR 1
1
set CURRENT_STEP "powerplan"
powerplan
icc2_shell> sh mkdir ../outputs/$CURRENT_STEP
Error: mkdir: cannot create directory '../outputs/powerplan': File exists
      	Use error_info for more info. (CMD-013)
Information: script '/tmp/icc2_shell-2.OZQjBy'
            	stopped at line 1 due to error. (CMD-081)
Extended error info:
mkdir: cannot create directory '../outputs/powerplan': File exists
    while executing
"exec sh -c {mkdir ../outputs/powerplan}"
    ("uplevel" body line 1)
    invoked from within
"# Compiled -- no source code available
error "called a copy of a compiled script""
    (procedure "sh" line 1)
    invoked from within
"sh mkdir ../outputs/$CURRENT_STEP"
    (file "/tmp/icc2_shell-2.OZQjBy" line 1)
 -- End Extended Error Info
icc2_shell> set PREVIOUS_STEP "floorplan"floorplan
icc2_shell> copy_block -from $PREVIOUS_STEP -to $CURRENT_STEP
{raven_soc.dlib:powerplan.design}
icc2_shell> current_block $CURRENT_STEP
icc2_shell> {raven_soc.dlib:powerplan.design}
icc2_shell> link_block
Using libraries: raven_soc.dlib saed14rvt_ss0p6v125c saed14lvt_ss0p6vm40c saed14rvt_ulvl_ss0p6vm40c_i0p6v saed14lvt_ulvl_ss0p6vm40c_i0p6v saed14rvt_dlvl_ss0p6vm40c_i0p6v saed14lvt_dlvl_ss0p72vm40c_i0p6v EXPLORE_physical_only
Visiting block raven_soc.dlib:powerplan.design
Visiting block EXPLORE_physical_only:spimemio.frame
Visiting block EXPLORE_physical_only:simpleuart.frame
Expanding block raven_soc.dlib:powerplan.design
Design 'raven_soc' was successfully linked.
1
icc2_shell> link_block
Warning: Block 'raven_soc.dlib:powerplan.design' is already linked. (LNK-067)
0
icc2_shell> set_svf $OUTPUTS_DIR/$CURRENT_STEP/powerplan.svf
1
icc2_shell> set_attribute [get_lib_cells *TIE*] dont_touch -value false
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE0_4.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE0_V1_2.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_4.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_V1_2.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIEDIN_4.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIEDIN_V1ECO_6.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_V1ECO_1.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE0_PV1ECO_1.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_PV1ECO_1.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIEDIN_PV1ECO_6.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
{saed14rvt_ss0p6v125c/SAEDRVT14_TIE0_4 saed14rvt_ss0p6v125c/SAEDRVT14_TIE0_V1_2 saed14rvt_ss0p6v125c/SAEDRVT14_TIE1_4 saed14rvt_ss0p6v125c/SAEDRVT14_TIE1_V1_2 saed14rvt_ss0p6v125c/SAEDRVT14_TIEDIN_4 saed14rvt_ss0p6v125c/SAEDRVT14_TIEDIN_V1ECO_6 saed14rvt_ss0p6v125c/SAEDRVT14_TIE1_V1ECO_1 saed14rvt_ss0p6v125c/SAEDRVT14_TIE0_PV1ECO_1 saed14rvt_ss0p6v125c/SAEDRVT14_TIE1_PV1ECO_1 saed14rvt_ss0p6v125c/SAEDRVT14_TIEDIN_PV1ECO_6 saed14lvt_ss0p6vm40c/SAEDLVT14_TIE0_4 saed14lvt_ss0p6vm40c/SAEDLVT14_TIE0_V1_2 saed14lvt_ss0p6vm40c/SAEDLVT14_TIE1_4 saed14lvt_ss0p6vm40c/SAEDLVT14_TIE1_V1_2 saed14lvt_ss0p6vm40c/SAEDLVT14_TIEDIN_4 saed14lvt_ss0p6vm40c/SAEDLVT14_TIEDIN_V1ECO_6 saed14lvt_ss0p6vm40c/SAEDLVT14_TIE1_V1ECO_1 saed14lvt_ss0p6vm40c/SAEDLVT14_TIE0_PV1ECO_1 saed14lvt_ss0p6vm40c/SAEDLVT14_TIE1_PV1ECO_1 saed14lvt_ss0p6vm40c/SAEDLVT14_TIEDIN_PV1ECO_6 EXPLORE_physical_only/SAEDHVT14_TIE0_4/frame EXPLORE_physical_only/SAEDHVT14_TIE0_PV1ECO_1/frame EXPLORE_physical_only/SAEDHVT14_TIE0_V1_2/frame EXPLORE_physical_only/SAEDHVT14_TIE1_4/frame EXPLORE_physical_only/SAEDHVT14_TIE1_PV1ECO_1/frame EXPLORE_physical_only/SAEDHVT14_TIE1_V1ECO_1/frame EXPLORE_physical_only/SAEDHVT14_TIE1_V1_2/frame EXPLORE_physical_only/SAEDHVT14_TIEDIN_4/frame EXPLORE_physical_only/SAEDHVT14_TIEDIN_PV1ECO_6/frame EXPLORE_physical_only/SAEDHVT14_TIEDIN_V1ECO_6/frame EXPLORE_physical_only/SAEDSLVT14_TIE0_4/frame EXPLORE_physical_only/SAEDSLVT14_TIE0_PV1ECO_1/frame EXPLORE_physical_only/SAEDSLVT14_TIE0_V1_2/frame EXPLORE_physical_only/SAEDSLVT14_TIE1_4/frame EXPLORE_physical_only/SAEDSLVT14_TIE1_PV1ECO_1/frame EXPLORE_physical_only/SAEDSLVT14_TIE1_V1ECO_1/frame EXPLORE_physical_only/SAEDSLVT14_TIE1_V1_2/frame EXPLORE_physical_only/SAEDSLVT14_TIEDIN_4/frame EXPLORE_physical_only/SAEDSLVT14_TIEDIN_PV1ECO_6/frame EXPLORE_physical_only/SAEDSLVT14_TIEDIN_V1ECO_6/frame}
set_lib_cell_purpose -include optimization [get_lib_cell *TIE*]
Information: The command 'set_lib_cell_purpose' cleared the undo history. (UNDO-016)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE0_4.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE0_V1_2.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_4.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_V1_2.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIEDIN_4.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIEDIN_V1ECO_6.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_V1ECO_1.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE0_PV1ECO_1.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIE1_PV1ECO_1.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_TIEDIN_PV1ECO_6.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIE0_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIE0_PV1ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIE0_V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIE1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIE1_PV1ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIE1_V1ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIE1_V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIEDIN_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIEDIN_PV1ECO_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_TIEDIN_V1ECO_6.frame' which has no logical model. (NDMUI-010)
1
set_attribute [get_lib_cells *CK*] dont_use -value false
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_12.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_1.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_2.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_3.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_4.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_5.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_6.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_8.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTPLT_V5_12.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTPLT_V5_16.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
{saed14rvt_ss0p6v125c/SAEDRVT14_CKGTNLT_V5_12 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTNLT_V5_1 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTNLT_V5_2 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTNLT_V5_3 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTNLT_V5_4 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTNLT_V5_5 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTNLT_V5_6 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTNLT_V5_8 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_12 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_16 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_20 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_24 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_2 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_3 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_4 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_5 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_6 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_8 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPL_V5_0P5 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPL_V5_1 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPL_V5_2 saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPL_V5_4 saed14rvt_ss0p6v125c/SAEDRVT14_CKINVGTPLT_V7_1 saed14rvt_ss0p6v125c/SAEDRVT14_CKINVGTPLT_V7_2 saed14rvt_ss0p6v125c/SAEDRVT14_CKINVGTPLT_V7_3 saed14rvt_ss0p6v125c/SAEDRVT14_CKINVGTPLT_V7_4 saed14rvt_ss0p6v125c/SAEDRVT14_CKINVGTPLT_V7_5 saed14rvt_ss0p6v125c/SAEDRVT14_CKINVGTPLT_V7_6 saed14rvt_ss0p6v125c/SAEDRVT14_CKINVGTPLT_V7_8 saed14rvt_ss0p6v125c/SAEDRVT14_LDCKNR2PQ_5 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTNLT_V5_12 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTNLT_V5_1 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTNLT_V5_2 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTNLT_V5_3 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTNLT_V5_4 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTNLT_V5_5 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTNLT_V5_6 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTNLT_V5_8 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTPLT_V5_12 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTPLT_V5_16 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTPLT_V5_1 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTPLT_V5_20 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTPLT_V5_24 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTPLT_V5_2 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTPLT_V5_3 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTPLT_V5_4 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTPLT_V5_5 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTPLT_V5_6 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTPLT_V5_8 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTPL_V5_0P5 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTPL_V5_1 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTPL_V5_2 saed14lvt_ss0p6vm40c/SAEDLVT14_CKGTPL_V5_4 saed14lvt_ss0p6vm40c/SAEDLVT14_CKINVGTPLT_V7_1 saed14lvt_ss0p6vm40c/SAEDLVT14_CKINVGTPLT_V7_2 saed14lvt_ss0p6vm40c/SAEDLVT14_CKINVGTPLT_V7_3 saed14lvt_ss0p6vm40c/SAEDLVT14_CKINVGTPLT_V7_4 saed14lvt_ss0p6vm40c/SAEDLVT14_CKINVGTPLT_V7_5 saed14lvt_ss0p6vm40c/SAEDLVT14_CKINVGTPLT_V7_6 saed14lvt_ss0p6vm40c/SAEDLVT14_CKINVGTPLT_V7_8 saed14lvt_ss0p6vm40c/SAEDLVT14_LDCKNR2PQ_5 EXPLORE_physical_only/SAEDHVT14_CKGTNLT_V5_1/frame EXPLORE_physical_only/SAEDHVT14_CKGTNLT_V5_12/frame EXPLORE_physical_only/SAEDHVT14_CKGTNLT_V5_2/frame EXPLORE_physical_only/SAEDHVT14_CKGTNLT_V5_3/frame EXPLORE_physical_only/SAEDHVT14_CKGTNLT_V5_4/frame EXPLORE_physical_only/SAEDHVT14_CKGTNLT_V5_5/frame EXPLORE_physical_only/SAEDHVT14_CKGTNLT_V5_6/frame EXPLORE_physical_only/SAEDHVT14_CKGTNLT_V5_8/frame EXPLORE_physical_only/SAEDHVT14_CKGTPLT_V5_1/frame EXPLORE_physical_only/SAEDHVT14_CKGTPLT_V5_12/frame EXPLORE_physical_only/SAEDHVT14_CKGTPLT_V5_16/frame EXPLORE_physical_only/SAEDHVT14_CKGTPLT_V5_2/frame EXPLORE_physical_only/SAEDHVT14_CKGTPLT_V5_20/frame EXPLORE_physical_only/SAEDHVT14_CKGTPLT_V5_24/frame EXPLORE_physical_only/SAEDHVT14_CKGTPLT_V5_3/frame EXPLORE_physical_only/SAEDHVT14_CKGTPLT_V5_4/frame EXPLORE_physical_only/SAEDHVT14_CKGTPLT_V5_5/frame EXPLORE_physical_only/SAEDHVT14_CKGTPLT_V5_6/frame EXPLORE_physical_only/SAEDHVT14_CKGTPLT_V5_8/frame EXPLORE_physical_only/SAEDHVT14_CKGTPL_V5_0P5/frame EXPLORE_physical_only/SAEDHVT14_CKGTPL_V5_1/frame EXPLORE_physical_only/SAEDHVT14_CKGTPL_V5_2/frame EXPLORE_physical_only/SAEDHVT14_CKGTPL_V5_4/frame EXPLORE_physical_only/SAEDHVT14_CKINVGTPLT_V7_1/frame EXPLORE_physical_only/SAEDHVT14_CKINVGTPLT_V7_2/frame EXPLORE_physical_only/SAEDHVT14_CKINVGTPLT_V7_3/frame EXPLORE_physical_only/SAEDHVT14_CKINVGTPLT_V7_4/frame EXPLORE_physical_only/SAEDHVT14_CKINVGTPLT_V7_5/frame EXPLORE_physical_only/SAEDHVT14_CKINVGTPLT_V7_6/frame EXPLORE_physical_only/SAEDHVT14_CKINVGTPLT_V7_8/frame EXPLORE_physical_only/SAEDHVT14_LDCKNR2PQ_5/frame EXPLORE_physical_only/SAEDSLVT14_CKGTNLT_V5_1/frame EXPLORE_physical_only/SAEDSLVT14_CKGTNLT_V5_12/frame EXPLORE_physical_only/SAEDSLVT14_CKGTNLT_V5_2/frame EXPLORE_physical_only/SAEDSLVT14_CKGTNLT_V5_3/frame EXPLORE_physical_only/SAEDSLVT14_CKGTNLT_V5_4/frame EXPLORE_physical_only/SAEDSLVT14_CKGTNLT_V5_5/frame EXPLORE_physical_only/SAEDSLVT14_CKGTNLT_V5_6/frame ...}
set_lib_cell_purpose -include optimization [get_lib_cells *CK*]
Information: The command 'set_lib_cell_purpose' cleared the undo history. (UNDO-016)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_12.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_1.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_2.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_3.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_4.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_5.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_6.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTNLT_V5_8.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTPLT_V5_12.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_ss0p6v125c:SAEDRVT14_CKGTPLT_V5_16.timing' is set in the current block 'powerplan', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_CKGTNLT_V5_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_CKGTNLT_V5_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_CKGTNLT_V5_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_CKGTNLT_V5_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_CKGTNLT_V5_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_CKGTNLT_V5_5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_CKGTNLT_V5_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_CKGTNLT_V5_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_CKGTPLT_V5_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDHVT14_CKGTPLT_V5_12.frame' which has no logical model. (NDMUI-010)
1
##########################################################
#powerplan
##########################################################
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
No pattern is found.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : raven_soc
Version: T-2022.03-SP4
Date   : Wed May 14 00:58:59 2025
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  10597/10597
Power net VDDh                 57/57
Unconnected power pins         1
Ground net VSS                 10597/10597
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
set all_macros [get_cells -hierarchical -filter "is_hard_macro && !is_physical_only"]
{spimemio simpleuart}
set hm(raven_soc) [get_cells -filter "is_hard_macro==true" -physical_context {simpleuart spimemio}]
{simpleuart spimemio}
set hm(top) [remove_from_collection $all_macros $hm(raven_soc)]
create_keepout_margin -outer {5.4 5.6 5.6 5.6}  $all_macros
{spimemio/KEEPOUT_hard_OUTER_8255 simpleuart/KEEPOUT_hard_OUTER_8256}
create_pg_ring_pattern P_HM_ring -horizontal_layer M5 -horizontal_width {1} -vertical_layer M6 -vertical_width {1} -vertical_spacing {1}  -horizontal_spacing {1} -corner_bridge false
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern P_HM_ring.
set_pg_strategy S_HM_ring_risc -macros simpleuart -pattern { {pattern: P_HM_ring} {nets: {VDD VSS}} {offset: {2 2}} }
Successfully set PG strategy S_HM_ring_risc.
set_pg_strategy_via_rule S_ring_vias -via_rule { \
	{{{strategies: {S_HM_ring_risc}} {layers: {M9}}} {existing: {strap }}{via_master: {default}}} \
	{{{strategies: {S_HM_ring_risc}} {layers: {M8}}} {existing: {strap }}{via_master: {default}}} \
}
Successfully set strategy via rule S_ring_vias.
compile_pg -strategies {S_HM_ring_risc} -via_rule S_ring_vias
Sanity check for inputs.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_HM_ring_risc.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy S_HM_ring_risc.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
create_pg_ring_pattern P_HM_ring2 -horizontal_layer M5 -horizontal_width {1} -vertical_layer M6 -vertical_width {1} -vertical_spacing {1}  -horizontal_spacing {0.5} -corner_bridge false
Successfully create PG ring pattern P_HM_ring2.
set_pg_strategy S_HM_ring_risc2 -macros spimemio -pattern { {pattern: P_HM_ring2} {nets: {VDD VSS}} {offset: {1 1}} }
Successfully set PG strategy S_HM_ring_risc2.
set_pg_strategy_via_rule S_ring_vias2 -via_rule { \
	{{{strategies: {S_HM_ring_risc}} {layers: {M5}}} {existing: {strap }}{via_master: {default}}} \
	{{{strategies: {S_HM_ring_risc}} {layers: {M6}}} {existing: {strap }}{via_master: {default}}} \
}
Successfully set strategy via rule S_ring_vias2.
compile_pg -strategies {S_HM_ring_risc2} -via_rule S_ring_vias2
Sanity check for inputs.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_HM_ring_risc2.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy S_HM_ring_risc2.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
create_pg_macro_conn_pattern P_HM_pin -pin_conn_type scattered_pin -layers {M5 M4}
Successfully create macro connection pattern P_HM_pin.
set_pg_strategy S_HM_risc_pins -macros $hm(raven_soc) -pattern { {pattern: P_HM_pin} {nets: {VSS VDD}} }
Successfully set PG strategy S_HM_risc_pins.
compile_pg -strategies {S_HM_risc_pins}Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_HM_risc_pins.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Connecting macros and pads.
Warning: Inst simpleuart is not connected to ground net VSS. (PGR-599)
Inst simpleuart is connected to ground nets: 
Warning: Inst simpleuart is not connected to power net VDD. (PGR-599)
Inst simpleuart is connected to power nets: 
Warning: Inst spimemio is not connected to ground net VSS. (PGR-599)
Inst spimemio is connected to ground nets: 
Warning: Inst spimemio is not connected to power net VDD. (PGR-599)
Inst spimemio is connected to power nets: 
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 0 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Warning: There is no wire or via being created. (PGR-599)
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> save_block
Information: Saving block 'raven_soc.dlib:powerplan.design'
1
icc2_shell> save_lib
Saving library 'raven_soc.dlib'
Information: Uneditable (read-only) block raven_soc.dlib:init_design.design is not being saved. (NDM-128)
Information: Uneditable (read-only) block raven_soc.dlib:floorplan.design is not being saved. (NDM-128)
1
icc2_shell> open_block /home1/BPPD08/NavEeN/internship/top/work/raven_soc.dlib:init_design.design
Information: Incrementing open_count of block 'raven_soc.dlib:init_design.design' to 4. (DES-021)
icc2_shell> set_working_design_stack raven_soc.dlib:powerplan.design
icc2_shell> set_working_design_stack raven_soc.dlib:init_design.design
icc2_shell> open_block /home1/BPPD08/NavEeN/internship/top/work/raven_soc.dlib:powerplan.design
Information: Incrementing open_count of block 'raven_soc.dlib:powerplan.design' to 2. (DES-021)
icc2_shell> set_working_design_stack raven_soc.dlib:init_design.design
icc2_shell> set_working_design_stack raven_soc.dlib:powerplan.design
icc2_shell> create_pg_ring_pattern ring_pattern -horizontal_layer M9 \
   -horizontal_width {2} -horizontal_spacing {1} \
   -vertical_layer M8 -vertical_width {2} -vertical_spacing {1}\
   -corner_bridge true
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring \
   -pattern {{name: ring_pattern} {nets: {VDDh VDD VSS}} {offset: {1 1}}} -core\
   -extension {{{side:1} {nets:VDD VDDh VSS} {direction: B} {stop:design_boundary_and_generate_pin}}}
Successfully set PG strategy core_ring.
compile_pg -strategies {core_ring} Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 12 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 15 wires.
Created 3 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 12 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> create_pg_mesh_pattern Mesh_Upper \
	-layers { \
		 {{horizontal_layer: M9}  {width: 0.12} {spacing: interleaving} {pitch: 4.8}  {offset: 1.6} {trim : true}}  \
		 {{vertical_layer: M8} {width: 0.12} {spacing: interleaving} {pitch: 4.8} {offset: 1.6} {trim : true}} \
		} \
	-via_rule { {intersection: adjacent} {via_master : default} }Successfully create mesh pattern Mesh_Upper.
1
icc2_shell> create_pg_mesh_pattern Mesh_Upper \
	-layers { \
		 {{horizontal_layer: M9}  {width: 0.12} {spacing: interleaving} {pitch: 4.8}  {offset: 1.6} {trim : true}}  \
		 {{vertical_layer: M8} {width: 0.12} {spacing: interleaving} {pitch: 4.8} {offset: 1.6} {trim : true}} \
		} \
	-via_rule { {intersection: adjacent} {via_master : default} }Pattern Mesh_Upper exists and is re-defined.
Successfully create mesh pattern Mesh_Upper.
1
icc2_shell> create_pg_mesh_pattern P_top_two \
	-layers { \
		{ {horizontal_layer: M9} {width: 2} {spacing: interleaving} {pitch: 20} {offset: 1} {trim : true} } \
		{ {vertical_layer: M8}   {width: 2} {spacing: interleaving} {pitch: 20} {offset: 1} {trim : true} } \
		} \
	-via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern P_top_two.
1
set_pg_strategy router_top \
	-voltage_areas DEFAULT_VA \
	-pattern   { {name: P_top_two} {nets:{VDDH VSS}} {offset:1} } \
	-extension { {nets: VDD VSS} {direction: T B L R}{stop:pad_ring} } \
          -blockage {{nets: VDD VSS} {placement_blockages: all}}
Successfully set PG strategy router_top.
icc2_shell> compile_pg -strategies {router_top}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy router_top.
Warning: Nothing implicitly matched 'VDDH' (SEL-003)
Error: Nothing matched for -nets (SEL-005)
Error: Cannot find net VDDH in the design. (PGR-046)
Try updating PG net connection by connect_pg_net.
Automatic PG net connection through connect_pg_net is disabled.
Warning: Nothing implicitly matched 'VDDH' (SEL-003)
Error: Nothing matched for -nets (SEL-005)
Error: Cannot find net VDDH in the design. (PGR-046)
Overall PG creation runtime: 0 seconds.
Fail to compile PG.
Overall runtime: 0 seconds.
Error: 0
      	Use error_info for more info. (CMD-013)
Information: script '/tmp/icc2_shell-2.kjiTcY'
            	stopped at line 1 due to error. (CMD-081)
Extended error info:
0
    while executing
"compile_pg -strategies {router_top}"
    (file "/tmp/icc2_shell-2.kjiTcY" line 1)
 -- End Extended Error Info
icc2_shell> save_lib
Saving library 'raven_soc.dlib'
Information: Uneditable (read-only) block raven_soc.dlib:init_design.design is not being saved. (NDM-128)
Information: Uneditable (read-only) block raven_soc.dlib:floorplan.design is not being saved. (NDM-128)
1
icc2_shell> create_pg_mesh_pattern P_top_two \
	-layers { \
		{ {horizontal_layer: M9} {width: 2} {spacing: interleaving} {pitch: 20} {offset: 1} {trim : true} } \
		{ {vertical_layer: M8}   {width: 2} {spacing: interleaving} {pitch: 20} {offset: 1} {trim : true} } \
		} \
	-via_rule { {intersection: adjacent} {via_master : default} }
Pattern P_top_two exists and is re-defined.
Successfully create mesh pattern P_top_two.
1
set_pg_strategy router_top \
	-voltage_areas DEFAULT_VA \
	-pattern   { {name: P_top_two} {nets:{VDD VSS}} {offset:1} } \
	-extension { {nets: VDD VSS} {direction: T B L R}{stop:pad_ring} } \
          -blockage {{nets: VDD VSS} {placement_blockages: all}}
Strategy router_top exists and is re-defined for the current design.
Successfully set PG strategy router_top.
compile_pg -strategies {router_top}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy router_top.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies router_top .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies router_top .
Check and fix DRC for 54 wires for strategy router_top.
Number of threads: 16
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 23
Checking DRC for 23 wires:100%
Number of threads: 16
Number of partitions: 2
Direction of partitions: horizontal
Number of wires: 31
Checking DRC for 31 wires:0% 5% 100%
Creating 46 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies router_top .
Number of threads: 16
Working on strategy router_top.
Number of detected intersections: 77
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 77 stacked vias for strategy router_top.
Number of threads: 16
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 77
Checking DRC for 77 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 85% 90% 95% 100%
Runtime of via DRC checking for strategy router_top: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 96 stacked vias.
Number of threads: 16
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 96
Checking DRC for 96 stacked vias:0% 5% 25% 50% 50% 65% 65% 65% 80% 90% 90% 90% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy router_top.
Checking 77 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 96 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 2 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy router_top.
Checking 77 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 94 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 46 wires.
Committing wires takes 0.00 seconds.
Committed 241 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
icc2_shell> create_pg_mesh_pattern M2_mesh \
	-layers {{{vertical_layer: M2} {width: 0.09} {spacing: interleaving} {track_alignment: track}{pitch:15} {trim:true}}\
                   {{horizontal_layer: M3} {width: 0.09} {spacing: interleaving} {track_alignment: track}{pitch:15} {trim:true}}}\
	-via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern M2_mesh.
1
set_pg_strategy router_low_mesh\
	-voltage_areas DEFAULT_VA \
	-pattern {{name:M2_mesh}{nets: VDD VSS}}\
          -blockage {{nets: VDD VSS} {macros:{simpleuart spimemio}}}
Successfully set PG strategy router_low_mesh.
compile_pg -strategies {router_low_mesh}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy router_low_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies router_low_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies router_low_mesh .
Check and fix DRC for 56 wires for strategy router_low_mesh.
Number of threads: 16
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 29
Checking DRC for 29 wires:100%
Number of threads: 16
Number of partitions: 2
Direction of partitions: horizontal
Number of wires: 27
Checking DRC for 27 wires:0% 5% 100%
Creating 56 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via shapes for strategies router_low_mesh .
Number of threads: 16
Working on strategy router_low_mesh.
Number of detected intersections: 114
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 114 stacked vias for strategy router_low_mesh.
Number of threads: 16
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 114
Checking DRC for 114 stacked vias:0% 5% 20% 20% 25% 30% 35% 40% 40% 45% 100%
2 regular vias are not fixed
Runtime of via DRC checking for strategy router_low_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 230 stacked vias.
Number of threads: 16
Number of partitions: 2
Direction of partitions: vertical
Number of vias: 113
Checking DRC for 113 stacked vias:0% 10% 15% 15% 20% 25% 45% 50% 55% 55% 65% 85% 90% 95% 95% 100%
Number of threads: 16
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 117
Checking DRC for 117 stacked vias:5% 10% 10% 15% 25% 45% 45% 55% 55% 60% 60% 60% 65% 75% 75% 75% 80% 80% 80% 85% 85% 85% 100%
4 regular vias are not fixed
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy router_low_mesh.
Checking 112 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 226 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 18 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy router_low_mesh.
Checking 112 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 208 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 3:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy router_low_mesh.
Checking 112 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 208 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 56 wires.
Committing wires takes 0.00 seconds.
Committed 1218 vias.
Committed 47 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
1
icc2_shell> create_pg_std_cell_conn_pattern P_std_cell_rail -layers M1
Successfully create standard cell rail pattern P_std_cell_rail.
set_pg_strategy M1_vddl_rail \
	-voltage_areas DEFAULT_VA\
	-pattern {{pattern: P_std_cell_rail}{nets: VDD VSS}} \
          -blockage {{nets: VDDH VSS} {placement_blockages:all}}
Automatic PG net connection through connect_pg_net is disabled.
Cannot find power ground net VDDH in the design.
Cannot find power ground net VDDH in the current design for strategy blockage constraint.
This blockage constraint will be ignored for non-existing net VDDH.
Successfully set PG strategy M1_vddl_rail.
set_pg_strategy_via_rule rail_via_rule -via_rule \
                         {{intersection: adjacent} {via_master: default}}
Successfully set strategy via rule rail_via_rule.
compile_pg -strategies {M1_vddl_rail} -via_rule rail_via_ruleSanity check for inputs.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_vddl_rail.
Automatic PG net connection through connect_pg_net is disabled.
Cannot find power ground net VDDH in the design.
Cannot find power ground net VDDH in the current design for strategy blockage constraint.
This blockage constraint will be ignored for non-existing net VDDH.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_vddl_rail.
DRC checking and fixing for standard cell rail strategy M1_vddl_rail.
Number of threads: 16
Number of partitions: 21
Direction of partitions: horizontal
Number of wires: 371
Checking DRC for 371 wires:50% 90% 100%
Creating 371 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 1336 stacked vias.
Number of threads: 16
Number of partitions: 21
Direction of partitions: horizontal
Number of vias: 1336
Checking DRC for 1336 stacked vias:0% 5% 10% 15% 40% 45% 50% 65% 70% 70% 95% 100%
158 regular vias are not fixed
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 1178 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 371 wires.
Committing wires takes 0.00 seconds.
Committed 1178 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
icc2_shell> check_pg_connectivity
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VDDh    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 10597
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 269
Number of VDD Vias: 1234
Number of VDD Terminals: 1
**************Verify net VDD connectivity*****************
  Number of floating wires: 58
  Number of floating vias: 0
  Number of floating std cells: 9383
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VDDh Wires: 4
Number of VDDh Vias: 4
Number of VDDh Terminals: 1
**************Verify net VDDh connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 57
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 275
Number of VSS Vias: 1427
Number of VSS Terminals: 1
**************Verify net VSS connectivity*****************
  Number of floating wires: 5
  Number of floating vias: 0
  Number of floating std cells: 9712
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_19_263 PATH_19_264 PATH_19_265 PATH_19_269 PATH_19_273 PATH_19_275 PATH_19_380 PATH_19_384 PATH_19_387 PATH_19_360 PATH_19_364 PATH_19_368 PATH_19_372 PATH_19_376 PATH_19_340 PATH_19_344 PATH_19_348 PATH_19_352 PATH_19_356 PATH_19_323 PATH_19_324 PATH_19_329 PATH_19_335 PATH_19_305 PATH_19_311 PATH_19_317 PATH_19_245 PATH_19_251 PATH_19_257 PATH_19_221 PATH_19_222 PATH_19_227 PATH_19_228 PATH_19_233 PATH_19_239 PATH_19_281 PATH_19_287 PATH_19_293 PATH_19_299 PATH_19_203 PATH_19_209 PATH_19_215 PATH_19_185 PATH_19_191 PATH_19_197 PATH_19_161 PATH_19_167 PATH_19_171 PATH_19_173 PATH_19_177 PATH_19_179 PATH_19_141 PATH_19_143 PATH_19_155 PATH_19_506 PATH_19_508 PATH_19_487 PATH_19_489 PATH_19_491 PATH_19_457 PATH_19_423 PATH_19_425 PATH_19_437}
icc2_shell> ##########################################################
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : raven_soc
Version: T-2022.03-SP4
Date   : Wed May 14 01:20:38 2025
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  10597/10597
Power net VDDh                 57/57
Unconnected power pins         1
Ground net VSS                 10597/10597
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
icc2_shell> set all_macros [get_cells -hierarchical -filter "is_hard_macro && !is_physical_only"]
{spimemio simpleuart}
set hm(raven_soc) [get_cells -filter "is_hard_macro==true" -physical_context {simpleuart spimemio}]
{simpleuart spimemio}
set hm(top) [remove_from_collection $all_macros $hm(raven_soc)]
create_keepout_margin -outer {5.4 5.6 5.6 5.6}  $all_macros
{spimemio/KEEPOUT_hard_OUTER_8255 simpleuart/KEEPOUT_hard_OUTER_8256}
create_pg_ring_pattern P_HM_ring -horizontal_layer M5 -horizontal_width {1} -vertical_layer M6 -vertical_width {1} -vertical_spacing {1}  -horizontal_spacing {1} -corner_bridge false
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern P_HM_ring.
set_pg_strategy S_HM_ring_risc -macros simpleuart -pattern { {pattern: P_HM_ring} {nets: {VDD VSS}} {offset: {2 2}} }
Successfully set PG strategy S_HM_ring_risc.
set_pg_strategy_via_rule S_ring_vias -via_rule { \
	{{{strategies: {S_HM_ring_risc}} {layers: {M9}}} {existing: {strap }}{via_master: {default}}} \
	{{{strategies: {S_HM_ring_risc}} {layers: {M8}}} {existing: {strap }}{via_master: {default}}} \
}
Successfully set strategy via rule S_ring_vias.
compile_pg -strategies {S_HM_ring_risc} -via_rule S_ring_vias
Sanity check for inputs.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_HM_ring_risc.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy S_HM_ring_risc.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
create_pg_ring_pattern P_HM_ring2 -horizontal_layer M5 -horizontal_width {1} -vertical_layer M6 -vertical_width {1} -vertical_spacing {1}  -horizontal_spacing {0.5} -corner_bridge false
Successfully create PG ring pattern P_HM_ring2.
set_pg_strategy S_HM_ring_risc2 -macros spimemio -pattern { {pattern: P_HM_ring2} {nets: {VDD VSS}} {offset: {1 1}} }
Successfully set PG strategy S_HM_ring_risc2.
set_pg_strategy_via_rule S_ring_vias2 -via_rule { \
	{{{strategies: {S_HM_ring_risc}} {layers: {M5}}} {existing: {strap }}{via_master: {default}}} \
	{{{strategies: {S_HM_ring_risc}} {layers: {M6}}} {existing: {strap }}{via_master: {default}}} \
}
Successfully set strategy via rule S_ring_vias2.
compile_pg -strategies {S_HM_ring_risc2} -via_rule S_ring_vias2
Sanity check for inputs.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_HM_ring_risc2.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy S_HM_ring_risc2.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
create_pg_macro_conn_pattern P_HM_pin -pin_conn_type scattered_pin -layers {M5 M4}
Successfully create macro connection pattern P_HM_pin.
set_pg_strategy S_HM_risc_pins -macros $hm(raven_soc) -pattern { {pattern: P_HM_pin} {nets: {VSS VDD}} }
Successfully set PG strategy S_HM_risc_pins.
compile_pg -strategies {S_HM_risc_pins}Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_HM_risc_pins.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Connecting macros and pads.
Warning: Inst simpleuart is not connected to ground net VSS. (PGR-599)
Inst simpleuart is connected to ground nets: 
Warning: Inst simpleuart is not connected to power net VDD. (PGR-599)
Inst simpleuart is connected to power nets: 
Warning: Inst spimemio is not connected to ground net VSS. (PGR-599)
Inst spimemio is connected to ground nets: 
Warning: Inst spimemio is not connected to power net VDD. (PGR-599)
Inst spimemio is connected to power nets: 
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 0 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Warning: There is no wire or via being created. (PGR-599)
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> create_pg_ring_pattern ring_pattern -horizontal_layer M9 \
   -horizontal_width {1.2} -horizontal_spacing {1} \
   -vertical_layer M8 -vertical_width {1.2} -vertical_spacing {1}\
   -corner_bridge true
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring \
   -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {1 1}}} -core\
   -extension {{{side:1} {nets:VDD VSS} {direction: B} {stop:design_boundary_and_generate_pin}}}
Successfully set PG strategy core_ring.
compile_pg -strategies {core_ring} Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 10 wires.
Created 2 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> create_pg_std_cell_conn_pattern P_std_cell_rail -layers M1
Successfully create standard cell rail pattern P_std_cell_rail.
set_pg_strategy M1_vddl_rail \
	-voltage_areas DEFAULT_VA\
	-pattern {{pattern: P_std_cell_rail}{nets: VDD VSS}} \
          -blockage {{nets: VDDH VSS} {placement_blockages:all}}
Automatic PG net connection through connect_pg_net is disabled.
Cannot find power ground net VDDH in the design.
Cannot find power ground net VDDH in the current design for strategy blockage constraint.
This blockage constraint will be ignored for non-existing net VDDH.
Successfully set PG strategy M1_vddl_rail.
set_pg_strategy_via_rule rail_via_rule -via_rule \
                         {{intersection: adjacent} {via_master: default}}
Successfully set strategy via rule rail_via_rule.
compile_pg -strategies {M1_vddl_rail} -via_rule rail_via_ruleSanity check for inputs.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_vddl_rail.
Automatic PG net connection through connect_pg_net is disabled.
Cannot find power ground net VDDH in the design.
Cannot find power ground net VDDH in the current design for strategy blockage constraint.
This blockage constraint will be ignored for non-existing net VDDH.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_vddl_rail.
DRC checking and fixing for standard cell rail strategy M1_vddl_rail.
Number of threads: 16
Number of partitions: 21
Direction of partitions: horizontal
Number of wires: 371
Checking DRC for 371 wires:30% 95% 100%
Creating 371 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 371 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
icc2_shell> remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : raven_soc
Version: T-2022.03-SP4
Date   : Wed May 14 01:22:09 2025
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  10597/10597
Power net VDDh                 57/57
Unconnected power pins         1
Ground net VSS                 10597/10597
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
icc2_shell> remove_pg_strategies -all
Information: The command 'remove_pg_strategies' cleared the undo history. (UNDO-016)
All strategies have been removed.
remove_pg_patterns -all
No pattern is found.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : raven_soc
Version: T-2022.03-SP4
Date   : Wed May 14 01:22:37 2025
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  10597/10597
Power net VDDh                 57/57
Unconnected power pins         1
Ground net VSS                 10597/10597
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
icc2_shell> set all_macros [get_cells -hierarchical -filter "is_hard_macro && !is_physical_only"]
{spimemio simpleuart}
set hm(raven_soc) [get_cells -filter "is_hard_macro==true" -physical_context {simpleuart spimemio}]
{simpleuart spimemio}
set hm(top) [remove_from_collection $all_macros $hm(raven_soc)]
create_keepout_margin -outer {5.4 5.6 5.6 5.6}  $all_macros
{spimemio/KEEPOUT_hard_OUTER_8255 simpleuart/KEEPOUT_hard_OUTER_8256}
create_pg_ring_pattern P_HM_ring -horizontal_layer M5 -horizontal_width {1} -vertical_layer M6 -vertical_width {1} -vertical_spacing {1}  -horizontal_spacing {1} -corner_bridge false
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern P_HM_ring.
set_pg_strategy S_HM_ring_risc -macros simpleuart -pattern { {pattern: P_HM_ring} {nets: {VDD VSS}} {offset: {2 2}} }
Successfully set PG strategy S_HM_ring_risc.
set_pg_strategy_via_rule S_ring_vias -via_rule { \
	{{{strategies: {S_HM_ring_risc}} {layers: {M9}}} {existing: {strap }}{via_master: {default}}} \
	{{{strategies: {S_HM_ring_risc}} {layers: {M8}}} {existing: {strap }}{via_master: {default}}} \
}
Successfully set strategy via rule S_ring_vias.
compile_pg -strategies {S_HM_ring_risc} -via_rule S_ring_vias
Sanity check for inputs.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_HM_ring_risc.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy S_HM_ring_risc.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
create_pg_ring_pattern P_HM_ring2 -horizontal_layer M5 -horizontal_width {1} -vertical_layer M6 -vertical_width {1} -vertical_spacing {1}  -horizontal_spacing {0.5} -corner_bridge false
Successfully create PG ring pattern P_HM_ring2.
set_pg_strategy S_HM_ring_risc2 -macros spimemio -pattern { {pattern: P_HM_ring2} {nets: {VDD VSS}} {offset: {1 1}} }
Successfully set PG strategy S_HM_ring_risc2.
set_pg_strategy_via_rule S_ring_vias2 -via_rule { \
	{{{strategies: {S_HM_ring_risc}} {layers: {M5}}} {existing: {strap }}{via_master: {default}}} \
	{{{strategies: {S_HM_ring_risc}} {layers: {M6}}} {existing: {strap }}{via_master: {default}}} \
}
Successfully set strategy via rule S_ring_vias2.
compile_pg -strategies {S_HM_ring_risc2} -via_rule S_ring_vias2
Sanity check for inputs.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_HM_ring_risc2.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy S_HM_ring_risc2.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
create_pg_macro_conn_pattern P_HM_pin -pin_conn_type scattered_pin -layers {M5 M4}
Successfully create macro connection pattern P_HM_pin.
set_pg_strategy S_HM_risc_pins -macros $hm(raven_soc) -pattern { {pattern: P_HM_pin} {nets: {VSS VDD}} }
Successfully set PG strategy S_HM_risc_pins.
compile_pg -strategies {S_HM_risc_pins}Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_HM_risc_pins.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Connecting macros and pads.
Warning: Inst simpleuart is not connected to ground net VSS. (PGR-599)
Inst simpleuart is connected to ground nets: 
Warning: Inst simpleuart is not connected to power net VDD. (PGR-599)
Inst simpleuart is connected to power nets: 
Warning: Inst spimemio is not connected to ground net VSS. (PGR-599)
Inst spimemio is connected to ground nets: 
Warning: Inst spimemio is not connected to power net VDD. (PGR-599)
Inst spimemio is connected to power nets: 
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 0 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Warning: There is no wire or via being created. (PGR-599)
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> create_pg_ring_pattern ring_pattern -horizontal_layer M9 \
   -horizontal_width {1.2} -horizontal_spacing {1} \
   -vertical_layer M8 -vertical_width {1.2} -vertical_spacing {1}\
   -corner_bridge true
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring \
   -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {1 1}}} -core\
   -extension {{{side:1} {nets:VDD VSS} {direction: B} {stop:design_boundary_and_generate_pin}}}
Successfully set PG strategy core_ring.
compile_pg -strategies {core_ring} Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 10 wires.
Created 2 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> create_pg_std_cell_conn_pattern P_std_cell_rail -layers M1
Successfully create standard cell rail pattern P_std_cell_rail.
icc2_shell> set_pg_strategy M1_vddl_rail \
	-voltage_areas DEFAULT_VA\
	-pattern {{pattern: P_std_cell_rail}{nets: VDD VSS}} \
          -blockage {{nets: VDDH VSS} {placement_blockages:all}}
Automatic PG net connection through connect_pg_net is disabled.
Cannot find power ground net VDDH in the design.
Cannot find power ground net VDDH in the current design for strategy blockage constraint.
This blockage constraint will be ignored for non-existing net VDDH.
Successfully set PG strategy M1_vddl_rail.
set_pg_strategy_via_rule rail_via_rule -via_rule \
                         {{intersection: adjacent} {via_master: default}}
Successfully set strategy via rule rail_via_rule.
compile_pg -strategies {M1_vddl_rail} -via_rule rail_via_rule
Sanity check for inputs.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_vddl_rail.
Automatic PG net connection through connect_pg_net is disabled.
Cannot find power ground net VDDH in the design.
Cannot find power ground net VDDH in the current design for strategy blockage constraint.
This blockage constraint will be ignored for non-existing net VDDH.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 2
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_vddl_rail.
DRC checking and fixing for standard cell rail strategy M1_vddl_rail.
Number of threads: 16
Number of partitions: 21
Direction of partitions: horizontal
Number of wires: 371
Checking DRC for 371 wires:5% 10% 100%
Creating 371 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 371 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
icc2_shell> remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : raven_soc
Version: T-2022.03-SP4
Date   : Wed May 14 01:23:42 2025
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  10597/10597
Power net VDDh                 57/57
Unconnected power pins         1
Ground net VSS                 10597/10597
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
icc2_shell> save_block
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving block 'raven_soc.dlib:powerplan.design'
1
icc2_shell> save_lib
Saving library 'raven_soc.dlib'
Information: Uneditable (read-only) block raven_soc.dlib:init_design.design is not being saved. (NDM-128)
Information: Uneditable (read-only) block raven_soc.dlib:floorplan.design is not being saved. (NDM-128)
1
icc2_shell> exit
Maximum memory usage for this session: 1457.60 MB
Maximum memory usage for this session including child processes: 1457.60 MB
CPU usage for this session:    255 seconds (  0.07 hours)
Elapsed time for this session:   2946 seconds (  0.82 hours)
Thank you for using IC Compiler II.
