#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan 28 11:05:04 2021
# Process ID: 16360
# Current directory: C:/Users/alexandra.chirita98/Documents/YodaNN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13940 C:\Users\alexandra.chirita98\Documents\YodaNN\YodaNN.xpr
# Log file: C:/Users/alexandra.chirita98/Documents/YodaNN/vivado.log
# Journal file: C:/Users/alexandra.chirita98/Documents/YodaNN\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 656.984 ; gain = 67.711
update_compile_order -fileset sources_1
open_bd_design {C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/bd/design_yodann/design_yodann.bd}
Adding cell -- xilinx.com:module_ref:ARM_CPU:1.0 - ARM_CPU_0
Adding cell -- xilinx.com:module_ref:IC:1.0 - IC_0
Adding cell -- xilinx.com:module_ref:address_splitter:1.0 - address_splitter_0
Adding cell -- xilinx.com:module_ref:data_splitter:1.0 - data_splitter_0
Adding cell -- xilinx.com:module_ref:rmemsplitter:1.0 - rmemsplitter_0
Adding cell -- xilinx.com:module_ref:wmemsplitter:1.0 - wmemsplitter_0
Adding cell -- xilinx.com:module_ref:pre_decoder:1.0 - pre_decoder_0
Adding cell -- xilinx.com:module_ref:pixtodata:1.0 - pixtodata_0
Adding cell -- xilinx.com:module_ref:SCM1:1.0 - SCM1_0
Adding cell -- xilinx.com:module_ref:SCM1:1.0 - SCM1_1
Adding cell -- xilinx.com:module_ref:SCM1:1.0 - SCM1_2
Adding cell -- xilinx.com:module_ref:SCM1:1.0 - SCM1_3
Adding cell -- xilinx.com:module_ref:SCM1:1.0 - SCM1_4
Adding cell -- xilinx.com:module_ref:SCM1:1.0 - SCM1_5
Adding cell -- xilinx.com:module_ref:SCM1:1.0 - SCM1_6
Adding cell -- xilinx.com:module_ref:SCM1:1.0 - SCM1_7
Adding cell -- xilinx.com:module_ref:SCM2:1.0 - SCM2_0
Adding cell -- xilinx.com:module_ref:SCM2:1.0 - SCM2_1
Adding cell -- xilinx.com:module_ref:SCM2:1.0 - SCM2_2
Adding cell -- xilinx.com:module_ref:SCM2:1.0 - SCM2_3
Adding cell -- xilinx.com:module_ref:SCM2:1.0 - SCM2_4
Adding cell -- xilinx.com:module_ref:SCM2:1.0 - SCM2_5
Adding cell -- xilinx.com:module_ref:SCM2:1.0 - SCM2_6
Adding cell -- xilinx.com:module_ref:SCM2:1.0 - SCM2_7
Adding cell -- xilinx.com:module_ref:SCM3:1.0 - SCM3_0
Adding cell -- xilinx.com:module_ref:SCM3:1.0 - SCM3_1
Adding cell -- xilinx.com:module_ref:SCM3:1.0 - SCM3_2
Adding cell -- xilinx.com:module_ref:SCM3:1.0 - SCM3_3
Adding cell -- xilinx.com:module_ref:SCM3:1.0 - SCM3_4
Adding cell -- xilinx.com:module_ref:SCM3:1.0 - SCM3_5
Adding cell -- xilinx.com:module_ref:SCM3:1.0 - SCM3_6
Adding cell -- xilinx.com:module_ref:SCM3:1.0 - SCM3_7
Adding cell -- xilinx.com:module_ref:SCM4:1.0 - SCM4_0
Adding cell -- xilinx.com:module_ref:SCM4:1.0 - SCM4_1
Adding cell -- xilinx.com:module_ref:SCM4:1.0 - SCM4_2
Adding cell -- xilinx.com:module_ref:SCM4:1.0 - SCM4_3
Adding cell -- xilinx.com:module_ref:SCM4:1.0 - SCM4_4
Adding cell -- xilinx.com:module_ref:SCM4:1.0 - SCM4_5
Adding cell -- xilinx.com:module_ref:SCM4:1.0 - SCM4_6
Adding cell -- xilinx.com:module_ref:SCM4:1.0 - SCM4_7
Adding cell -- xilinx.com:module_ref:SCM5:1.0 - SCM5_0
Adding cell -- xilinx.com:module_ref:SCM5:1.0 - SCM5_1
Adding cell -- xilinx.com:module_ref:SCM5:1.0 - SCM5_2
Adding cell -- xilinx.com:module_ref:SCM5:1.0 - SCM5_3
Adding cell -- xilinx.com:module_ref:SCM5:1.0 - SCM5_4
Adding cell -- xilinx.com:module_ref:SCM5:1.0 - SCM5_5
Adding cell -- xilinx.com:module_ref:SCM5:1.0 - SCM5_6
Adding cell -- xilinx.com:module_ref:SCM5:1.0 - SCM5_7
Adding cell -- xilinx.com:module_ref:SCM6:1.0 - SCM6_0
Adding cell -- xilinx.com:module_ref:SCM6:1.0 - SCM6_1
Adding cell -- xilinx.com:module_ref:SCM6:1.0 - SCM6_2
Adding cell -- xilinx.com:module_ref:SCM6:1.0 - SCM6_3
Adding cell -- xilinx.com:module_ref:SCM6:1.0 - SCM6_4
Adding cell -- xilinx.com:module_ref:SCM6:1.0 - SCM6_5
Adding cell -- xilinx.com:module_ref:SCM6:1.0 - SCM6_6
Adding cell -- xilinx.com:module_ref:SCM6:1.0 - SCM6_7
Adding cell -- xilinx.com:module_ref:Data_Memory:1.0 - Data_Memory_0
Adding cell -- xilinx.com:module_ref:adder:1.0 - adder_0
Adding cell -- xilinx.com:module_ref:adder:1.0 - adder_1
Adding cell -- xilinx.com:module_ref:adder:1.0 - adder_2
Adding cell -- xilinx.com:module_ref:adder:1.0 - adder_3
Adding cell -- xilinx.com:module_ref:adder:1.0 - adder_4
Adding cell -- xilinx.com:module_ref:adder:1.0 - adder_5
Adding cell -- xilinx.com:module_ref:CONV:1.0 - CONV_0
Adding cell -- xilinx.com:module_ref:check:1.0 - check_0
Successfully read diagram <design_yodann> from BD file <C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/bd/design_yodann/design_yodann.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 739.930 ; gain = 10.828
generate_target Simulation [get_files C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/bd/design_yodann/design_yodann.bd]
INFO: [BD 41-1662] The design 'design_yodann.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/bd/design_yodann/ui/bd_5778fad4.ui> 
VHDL Output written to : C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/bd/design_yodann/synth/design_yodann.v
VHDL Output written to : C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/bd/design_yodann/sim/design_yodann.v
VHDL Output written to : C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/bd/design_yodann/hdl/design_yodann_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ARM_CPU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block address_splitter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_splitter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rmemsplitter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wmemsplitter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pre_decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM1_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM1_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM1_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM1_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM1_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM2_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM2_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM2_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM2_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM2_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM5_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM6_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM5_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM6_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM3_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM4_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM5_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM6_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM3_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM4_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM5_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM6_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM3_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM4_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM5_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM6_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM3_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM4_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM5_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM6_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM3_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM4_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM5_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM6_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM3_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM4_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM5_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCM6_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adder_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adder_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adder_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adder_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adder_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CONV_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pixtodata_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Data_Memory_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block check_0 .
Exporting to file C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/bd/design_yodann/hw_handoff/design_yodann.hwh
Generated Block Design Tcl file C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/bd/design_yodann/hw_handoff/design_yodann_bd.tcl
Generated Hardware Definition File C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/bd/design_yodann/synth/design_yodann.hwdef
export_ip_user_files -of_objects [get_files C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/bd/design_yodann/design_yodann.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/bd/design_yodann/design_yodann.bd] -directory C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files -ipstatic_source_dir C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.cache/compile_simlib/modelsim} {questa=C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.cache/compile_simlib/questa} {riviera=C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.cache/compile_simlib/riviera} {activehdl=C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/ARM-LEGv8-master/ARM-LEGv8-master/Pipeline-With-Hazard-And-Forwarding/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-2458] undeclared symbol MEMWB_mem2reg, assumed default net type wire [C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/ARM-LEGv8-master/ARM-LEGv8-master/Pipeline-With-Hazard-And-Forwarding/ARM_CPU.v:139]
WARNING: [VRFC 10-3380] identifier 'PCSrc_wire' is used before its declaration [C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/ARM-LEGv8-master/ARM-LEGv8-master/Pipeline-With-Hazard-And-Forwarding/ARM_CPU.v:27]
WARNING: [VRFC 10-3380] identifier 'jump_PC_wire' is used before its declaration [C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/ARM-LEGv8-master/ARM-LEGv8-master/Pipeline-With-Hazard-And-Forwarding/ARM_CPU.v:28]
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module IC
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module Control_Mux
INFO: [VRFC 10-311] analyzing module Forward_ALU_Mux
INFO: [VRFC 10-311] analyzing module ALU_Mux
INFO: [VRFC 10-311] analyzing module ID_Mux
INFO: [VRFC 10-311] analyzing module WB_Mux
INFO: [VRFC 10-311] analyzing module Shift_Left
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-311] analyzing module ARM_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/new/address_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/new/data_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/new/rmemsplitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rmemsplitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/new/wmemsplitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wmemsplitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/imports/new/pre_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/imports/new/SCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/imports/new/SCM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/imports/new/SCM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/imports/new/SCM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/imports/new/SCM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/imports/new/SCM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/new/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/new/pixtodata.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixtodata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/new/check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_ARM_CPU_0_0/sim/design_yodann_ARM_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_ARM_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_IC_0_0/sim/design_yodann_IC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_IC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_address_splitter_0_0/sim/design_yodann_address_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_address_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_data_splitter_0_0/sim/design_yodann_data_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_data_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_rmemsplitter_0_0/sim/design_yodann_rmemsplitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_rmemsplitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_wmemsplitter_0_0/sim/design_yodann_wmemsplitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_wmemsplitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_pre_decoder_0_0/sim/design_yodann_pre_decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_pre_decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM1_0_0/sim/design_yodann_SCM1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM1_1_0/sim/design_yodann_SCM1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM1_2_0/sim/design_yodann_SCM1_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM1_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM1_3_0/sim/design_yodann_SCM1_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM1_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM1_4_0/sim/design_yodann_SCM1_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM1_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM1_5_0/sim/design_yodann_SCM1_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM1_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM1_6_0/sim/design_yodann_SCM1_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM1_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM1_7_0/sim/design_yodann_SCM1_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM1_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM2_0_0/sim/design_yodann_SCM2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM2_1_0/sim/design_yodann_SCM2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM2_2_0/sim/design_yodann_SCM2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM2_3_0/sim/design_yodann_SCM2_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM2_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM2_4_0/sim/design_yodann_SCM2_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM2_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM2_5_0/sim/design_yodann_SCM2_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM2_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM2_6_0/sim/design_yodann_SCM2_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM2_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM2_7_0/sim/design_yodann_SCM2_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM2_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM3_0_0/sim/design_yodann_SCM3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM4_0_0/sim/design_yodann_SCM4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM5_0_0/sim/design_yodann_SCM5_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM5_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM6_0_0/sim/design_yodann_SCM6_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM6_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM3_1_0/sim/design_yodann_SCM3_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM3_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM4_1_0/sim/design_yodann_SCM4_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM4_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM5_1_0/sim/design_yodann_SCM5_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM5_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM6_1_0/sim/design_yodann_SCM6_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM6_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM3_2_0/sim/design_yodann_SCM3_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM3_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM4_2_0/sim/design_yodann_SCM4_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM4_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM5_2_0/sim/design_yodann_SCM5_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM5_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM6_2_0/sim/design_yodann_SCM6_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM6_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM3_3_0/sim/design_yodann_SCM3_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM3_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM4_3_0/sim/design_yodann_SCM4_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM4_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM5_3_0/sim/design_yodann_SCM5_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM5_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM6_3_0/sim/design_yodann_SCM6_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM6_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM3_4_0/sim/design_yodann_SCM3_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM3_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM4_4_0/sim/design_yodann_SCM4_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM4_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM5_4_0/sim/design_yodann_SCM5_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM5_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM6_4_0/sim/design_yodann_SCM6_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM6_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM3_5_0/sim/design_yodann_SCM3_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM3_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM4_5_0/sim/design_yodann_SCM4_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM4_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM5_5_0/sim/design_yodann_SCM5_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM5_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM6_5_0/sim/design_yodann_SCM6_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM6_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM3_6_0/sim/design_yodann_SCM3_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM3_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM4_6_0/sim/design_yodann_SCM4_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM4_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM5_6_0/sim/design_yodann_SCM5_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM5_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM6_6_0/sim/design_yodann_SCM6_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM6_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM3_7_0/sim/design_yodann_SCM3_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM3_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM4_7_0/sim/design_yodann_SCM4_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM4_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM5_7_0/sim/design_yodann_SCM5_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM5_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM6_7_0/sim/design_yodann_SCM6_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM6_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_adder_0_0/sim/design_yodann_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_adder_1_0/sim/design_yodann_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_adder_2_0/sim/design_yodann_adder_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_adder_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_adder_3_0/sim/design_yodann_adder_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_adder_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_adder_4_0/sim/design_yodann_adder_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_adder_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_adder_5_0/sim/design_yodann_adder_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_adder_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_CONV_0_0/sim/design_yodann_CONV_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_CONV_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_pixtodata_0_0/sim/design_yodann_pixtodata_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_pixtodata_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/sim/design_yodann.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_Data_Memory_0_0/sim/design_yodann_Data_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_Data_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_check_0_0/sim/design_yodann_check_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_check_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/bd/design_yodann/hdl/design_yodann_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 836.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a93333b84b47451ba515d4addf916c9b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.ARM_Control
Compiling module xil_defaultlib.Control_Mux
Compiling module xil_defaultlib.ID_Mux
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.Shift_Left
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Forward_ALU_Mux
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU_Mux
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WB_Mux
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.design_yodann_ARM_CPU_0_0
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.design_yodann_CONV_0_0
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.design_yodann_Data_Memory_0_0
Compiling module xil_defaultlib.IC
Compiling module xil_defaultlib.design_yodann_IC_0_0
Compiling module xil_defaultlib.SCM1
Compiling module xil_defaultlib.design_yodann_SCM1_0_0
Compiling module xil_defaultlib.design_yodann_SCM1_1_0
Compiling module xil_defaultlib.design_yodann_SCM1_2_0
Compiling module xil_defaultlib.design_yodann_SCM1_3_0
Compiling module xil_defaultlib.design_yodann_SCM1_4_0
Compiling module xil_defaultlib.design_yodann_SCM1_5_0
Compiling module xil_defaultlib.design_yodann_SCM1_6_0
Compiling module xil_defaultlib.design_yodann_SCM1_7_0
Compiling module xil_defaultlib.SCM2
Compiling module xil_defaultlib.design_yodann_SCM2_0_0
Compiling module xil_defaultlib.design_yodann_SCM2_1_0
Compiling module xil_defaultlib.design_yodann_SCM2_2_0
Compiling module xil_defaultlib.design_yodann_SCM2_3_0
Compiling module xil_defaultlib.design_yodann_SCM2_4_0
Compiling module xil_defaultlib.design_yodann_SCM2_5_0
Compiling module xil_defaultlib.design_yodann_SCM2_6_0
Compiling module xil_defaultlib.design_yodann_SCM2_7_0
Compiling module xil_defaultlib.SCM3
Compiling module xil_defaultlib.design_yodann_SCM3_0_0
Compiling module xil_defaultlib.design_yodann_SCM3_1_0
Compiling module xil_defaultlib.design_yodann_SCM3_2_0
Compiling module xil_defaultlib.design_yodann_SCM3_3_0
Compiling module xil_defaultlib.design_yodann_SCM3_4_0
Compiling module xil_defaultlib.design_yodann_SCM3_5_0
Compiling module xil_defaultlib.design_yodann_SCM3_6_0
Compiling module xil_defaultlib.design_yodann_SCM3_7_0
Compiling module xil_defaultlib.SCM4
Compiling module xil_defaultlib.design_yodann_SCM4_0_0
Compiling module xil_defaultlib.design_yodann_SCM4_1_0
Compiling module xil_defaultlib.design_yodann_SCM4_2_0
Compiling module xil_defaultlib.design_yodann_SCM4_3_0
Compiling module xil_defaultlib.design_yodann_SCM4_4_0
Compiling module xil_defaultlib.design_yodann_SCM4_5_0
Compiling module xil_defaultlib.design_yodann_SCM4_6_0
Compiling module xil_defaultlib.design_yodann_SCM4_7_0
Compiling module xil_defaultlib.SCM5
Compiling module xil_defaultlib.design_yodann_SCM5_0_0
Compiling module xil_defaultlib.design_yodann_SCM5_1_0
Compiling module xil_defaultlib.design_yodann_SCM5_2_0
Compiling module xil_defaultlib.design_yodann_SCM5_3_0
Compiling module xil_defaultlib.design_yodann_SCM5_4_0
Compiling module xil_defaultlib.design_yodann_SCM5_5_0
Compiling module xil_defaultlib.design_yodann_SCM5_6_0
Compiling module xil_defaultlib.design_yodann_SCM5_7_0
Compiling module xil_defaultlib.SCM6
Compiling module xil_defaultlib.design_yodann_SCM6_0_0
Compiling module xil_defaultlib.design_yodann_SCM6_1_0
Compiling module xil_defaultlib.design_yodann_SCM6_2_0
Compiling module xil_defaultlib.design_yodann_SCM6_3_0
Compiling module xil_defaultlib.design_yodann_SCM6_4_0
Compiling module xil_defaultlib.design_yodann_SCM6_5_0
Compiling module xil_defaultlib.design_yodann_SCM6_6_0
Compiling module xil_defaultlib.design_yodann_SCM6_7_0
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.design_yodann_adder_0_0
Compiling module xil_defaultlib.design_yodann_adder_1_0
Compiling module xil_defaultlib.design_yodann_adder_2_0
Compiling module xil_defaultlib.design_yodann_adder_3_0
Compiling module xil_defaultlib.design_yodann_adder_4_0
Compiling module xil_defaultlib.design_yodann_adder_5_0
Compiling module xil_defaultlib.address_splitter
Compiling module xil_defaultlib.design_yodann_address_splitter_0...
Compiling module xil_defaultlib.check
Compiling module xil_defaultlib.design_yodann_check_0_0
Compiling module xil_defaultlib.data_splitter
Compiling module xil_defaultlib.design_yodann_data_splitter_0_0
Compiling module xil_defaultlib.pixtodata
Compiling module xil_defaultlib.design_yodann_pixtodata_0_0
Compiling module xil_defaultlib.pre_decoder
Compiling module xil_defaultlib.design_yodann_pre_decoder_0_0
Compiling module xil_defaultlib.rmemsplitter
Compiling module xil_defaultlib.design_yodann_rmemsplitter_0_0
Compiling module xil_defaultlib.wmemsplitter
Compiling module xil_defaultlib.design_yodann_wmemsplitter_0_0
Compiling module xil_defaultlib.design_yodann
Compiling module xil_defaultlib.design_yodann_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 28 11:12:32 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 836.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -protoinst "protoinst_files/design_yodann.protoinst" -view {C:/Users/alexandra.chirita98/Documents/YodaNN/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_yodann.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/alexandra.chirita98/Documents/YodaNN/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 45
RAM[10] = 50
RAM[11] = 55
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
REGISTER[0] = 0
REGISTER[1] = 1
REGISTER[2] = 2
REGISTER[3] = 3
REGISTER[4] = 4
REGISTER[5] = 5
REGISTER[6] = 6
REGISTER[7] = 7
REGISTER[8] = 8
REGISTER[9] = 9
REGISTER[10] = 10
REGISTER[11] = 11
REGISTER[12] = 12
REGISTER[13] = 13
REGISTER[14] = 14
REGISTER[15] = 15
REGISTER[16] = 16
REGISTER[17] = 17
REGISTER[18] = 18
REGISTER[19] = 19
REGISTER[20] = 20
REGISTER[21] = 21
REGISTER[22] = 22
REGISTER[23] = 23
REGISTER[24] = 24
REGISTER[25] = 25
REGISTER[26] = 26
REGISTER[27] = 27
REGISTER[28] = 28
REGISTER[29] = 29
REGISTER[30] = 30
REGISTER[31] = 0
REGISTER[0] = 0
REGISTER[1] = 1
REGISTER[2] = 2
REGISTER[3] = 3
REGISTER[4] = 4
REGISTER[5] = 5
REGISTER[6] = 6
REGISTER[7] = 7
REGISTER[8] = 8
REGISTER[9] = 9
REGISTER[10] = 10
REGISTER[11] = 11
REGISTER[12] = 12
REGISTER[13] = 13
REGISTER[14] = 14
REGISTER[15] = 15
REGISTER[16] = 16
REGISTER[17] = 17
REGISTER[18] = 18
REGISTER[19] = 19
REGISTER[20] = 20
REGISTER[21] = 21
REGISTER[22] = 22
REGISTER[23] = 23
REGISTER[24] = 24
REGISTER[25] = 25
REGISTER[26] = 26
REGISTER[27] = 27
REGISTER[28] = 28
REGISTER[29] = 29
REGISTER[30] = 30
REGISTER[31] = 0
REGISTER[0] = 0
REGISTER[1] = 1
REGISTER[2] = 2
REGISTER[3] = 3
REGISTER[4] = 4
REGISTER[5] = 5
REGISTER[6] = 6
REGISTER[7] = 7
REGISTER[8] = 8
REGISTER[9] = 9
REGISTER[10] = 10
REGISTER[11] = 11
REGISTER[12] = 12
REGISTER[13] = 13
REGISTER[14] = 14
REGISTER[15] = 15
REGISTER[16] = 16
REGISTER[17] = 17
REGISTER[18] = 18
REGISTER[19] = 19
REGISTER[20] = 20
REGISTER[21] = 21
REGISTER[22] = 22
REGISTER[23] = 23
REGISTER[24] = 24
REGISTER[25] = 25
REGISTER[26] = 26
REGISTER[27] = 27
REGISTER[28] = 28
REGISTER[29] = 29
REGISTER[30] = 30
REGISTER[31] = 0
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 45
RAM[10] = 50
RAM[11] = 55
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 45
RAM[10] = 50
RAM[11] = 55
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
REGISTER[0] = 0
REGISTER[1] = 1
REGISTER[2] = 2
REGISTER[3] = 3
REGISTER[4] = 4
REGISTER[5] = 5
REGISTER[6] = 6
REGISTER[7] = 7
REGISTER[8] = 8
REGISTER[9] = 9
REGISTER[10] = 10
REGISTER[11] = 11
REGISTER[12] = 12
REGISTER[13] = 13
REGISTER[14] = 14
REGISTER[15] = 15
REGISTER[16] = 16
REGISTER[17] = 17
REGISTER[18] = 18
REGISTER[19] = 19
REGISTER[20] = 20
REGISTER[21] = 21
REGISTER[22] = 22
REGISTER[23] = 23
REGISTER[24] = 24
REGISTER[25] = 25
REGISTER[26] = 26
REGISTER[27] = 27
REGISTER[28] = 28
REGISTER[29] = 29
REGISTER[30] = 30
REGISTER[31] = 0
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 45
RAM[10] = 50
RAM[11] = 55
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 45
RAM[10] = 50
RAM[11] = 55
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
REGISTER[0] = 25
REGISTER[1] = 1
REGISTER[2] = 2
REGISTER[3] = 3
REGISTER[4] = 4
REGISTER[5] = 5
REGISTER[6] = 6
REGISTER[7] = 7
REGISTER[8] = 8
REGISTER[9] = 9
REGISTER[10] = 10
REGISTER[11] = 11
REGISTER[12] = 12
REGISTER[13] = 13
REGISTER[14] = 14
REGISTER[15] = 15
REGISTER[16] = 16
REGISTER[17] = 17
REGISTER[18] = 18
REGISTER[19] = 19
REGISTER[20] = 20
REGISTER[21] = 21
REGISTER[22] = 22
REGISTER[23] = 23
REGISTER[24] = 24
REGISTER[25] = 25
REGISTER[26] = 26
REGISTER[27] = 27
REGISTER[28] = 28
REGISTER[29] = 29
REGISTER[30] = 30
REGISTER[31] = 0
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 45
RAM[10] = 50
RAM[11] = 55
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
REGISTER[0] = 25
REGISTER[1] = 1
REGISTER[2] = 2
REGISTER[3] = 3
REGISTER[4] = 4
REGISTER[5] = 5
REGISTER[6] = 6
REGISTER[7] = 7
REGISTER[8] = 8
REGISTER[9] = 9
REGISTER[10] = 10
REGISTER[11] = 11
REGISTER[12] = 12
REGISTER[13] = 13
REGISTER[14] = 14
REGISTER[15] = 15
REGISTER[16] = 16
REGISTER[17] = 17
REGISTER[18] = 18
REGISTER[19] = 19
REGISTER[20] = 20
REGISTER[21] = 21
REGISTER[22] = 22
REGISTER[23] = 23
REGISTER[24] = 24
REGISTER[25] = 25
REGISTER[26] = 26
REGISTER[27] = 27
REGISTER[28] = 28
REGISTER[29] = 29
REGISTER[30] = 30
REGISTER[31] = 0
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 45
RAM[10] = 50
RAM[11] = 55
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 45
RAM[10] = 50
RAM[11] = 55
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
REGISTER[0] = 25
REGISTER[1] = 1
REGISTER[2] = 2
REGISTER[3] = 3
REGISTER[4] = 4
REGISTER[5] = 5
REGISTER[6] = 6
REGISTER[7] = 7
REGISTER[8] = 8
REGISTER[9] = 30
REGISTER[10] = 10
REGISTER[11] = 11
REGISTER[12] = 12
REGISTER[13] = 13
REGISTER[14] = 14
REGISTER[15] = 15
REGISTER[16] = 16
REGISTER[17] = 17
REGISTER[18] = 18
REGISTER[19] = 19
REGISTER[20] = 20
REGISTER[21] = 21
REGISTER[22] = 22
REGISTER[23] = 23
REGISTER[24] = 24
REGISTER[25] = 25
REGISTER[26] = 26
REGISTER[27] = 27
REGISTER[28] = 28
REGISTER[29] = 29
REGISTER[30] = 30
REGISTER[31] = 0
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 45
RAM[10] = 50
RAM[11] = 55
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 45
RAM[10] = 50
RAM[11] = 55
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
REGISTER[0] = 25
REGISTER[1] = 1
REGISTER[2] = 2
REGISTER[3] = 3
REGISTER[4] = 4
REGISTER[5] = 5
REGISTER[6] = 6
REGISTER[7] = 7
REGISTER[8] = 8
REGISTER[9] = 30
REGISTER[10] = 31
REGISTER[11] = 11
REGISTER[12] = 12
REGISTER[13] = 13
REGISTER[14] = 14
REGISTER[15] = 15
REGISTER[16] = 16
REGISTER[17] = 17
REGISTER[18] = 18
REGISTER[19] = 19
REGISTER[20] = 20
REGISTER[21] = 21
REGISTER[22] = 22
REGISTER[23] = 23
REGISTER[24] = 24
REGISTER[25] = 25
REGISTER[26] = 26
REGISTER[27] = 27
REGISTER[28] = 28
REGISTER[29] = 29
REGISTER[30] = 30
REGISTER[31] = 0
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 45
RAM[10] = 50
RAM[11] = 55
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 45
RAM[10] = 50
RAM[11] = 55
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
REGISTER[0] = 25
REGISTER[1] = 1
REGISTER[2] = 2
REGISTER[3] = 3
REGISTER[4] = 4
REGISTER[5] = 5
REGISTER[6] = 6
REGISTER[7] = 7
REGISTER[8] = 8
REGISTER[9] = 30
REGISTER[10] = 31
REGISTER[11] = 24
REGISTER[12] = 12
REGISTER[13] = 13
REGISTER[14] = 14
REGISTER[15] = 15
REGISTER[16] = 16
REGISTER[17] = 17
REGISTER[18] = 18
REGISTER[19] = 19
REGISTER[20] = 20
REGISTER[21] = 21
REGISTER[22] = 22
REGISTER[23] = 23
REGISTER[24] = 24
REGISTER[25] = 25
REGISTER[26] = 26
REGISTER[27] = 27
REGISTER[28] = 28
REGISTER[29] = 29
REGISTER[30] = 30
REGISTER[31] = 0
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 11
RAM[10] = 50
RAM[11] = 55
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 30
RAM[10] = 50
RAM[11] = 55
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
REGISTER[0] = 25
REGISTER[1] = 1
REGISTER[2] = 2
REGISTER[3] = 3
REGISTER[4] = 4
REGISTER[5] = 5
REGISTER[6] = 6
REGISTER[7] = 7
REGISTER[8] = 8
REGISTER[9] = 30
REGISTER[10] = 31
REGISTER[11] = 24
REGISTER[12] = 1
REGISTER[13] = 13
REGISTER[14] = 14
REGISTER[15] = 15
REGISTER[16] = 16
REGISTER[17] = 17
REGISTER[18] = 18
REGISTER[19] = 19
REGISTER[20] = 20
REGISTER[21] = 21
REGISTER[22] = 22
REGISTER[23] = 23
REGISTER[24] = 24
REGISTER[25] = 25
REGISTER[26] = 26
REGISTER[27] = 27
REGISTER[28] = 28
REGISTER[29] = 29
REGISTER[30] = 30
REGISTER[31] = 0
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 30
RAM[10] = 30
RAM[11] = 55
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 30
RAM[10] = 31
RAM[11] = 55
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
REGISTER[0] = 25
REGISTER[1] = 1
REGISTER[2] = 2
REGISTER[3] = 3
REGISTER[4] = 4
REGISTER[5] = 5
REGISTER[6] = 6
REGISTER[7] = 7
REGISTER[8] = 8
REGISTER[9] = 30
REGISTER[10] = 31
REGISTER[11] = 24
REGISTER[12] = 1
REGISTER[13] = 13
REGISTER[14] = 14
REGISTER[15] = 15
REGISTER[16] = 16
REGISTER[17] = 17
REGISTER[18] = 18
REGISTER[19] = 19
REGISTER[20] = 20
REGISTER[21] = 21
REGISTER[22] = 22
REGISTER[23] = 23
REGISTER[24] = 24
REGISTER[25] = 25
REGISTER[26] = 26
REGISTER[27] = 27
REGISTER[28] = 28
REGISTER[29] = 29
REGISTER[30] = 30
REGISTER[31] = 0
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 30
RAM[10] = 31
RAM[11] = 31
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 30
RAM[10] = 31
RAM[11] = 24
RAM[12] = 60
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
REGISTER[0] = 25
REGISTER[1] = 1
REGISTER[2] = 2
REGISTER[3] = 3
REGISTER[4] = 4
REGISTER[5] = 5
REGISTER[6] = 6
REGISTER[7] = 7
REGISTER[8] = 8
REGISTER[9] = 30
REGISTER[10] = 31
REGISTER[11] = 24
REGISTER[12] = 1
REGISTER[13] = 13
REGISTER[14] = 14
REGISTER[15] = 15
REGISTER[16] = 16
REGISTER[17] = 17
REGISTER[18] = 18
REGISTER[19] = 19
REGISTER[20] = 20
REGISTER[21] = 21
REGISTER[22] = 22
REGISTER[23] = 23
REGISTER[24] = 24
REGISTER[25] = 25
REGISTER[26] = 26
REGISTER[27] = 27
REGISTER[28] = 28
REGISTER[29] = 29
REGISTER[30] = 30
REGISTER[31] = 0
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 30
RAM[10] = 31
RAM[11] = 24
RAM[12] = 24
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 30
RAM[10] = 31
RAM[11] = 24
RAM[12] = 1
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
REGISTER[0] = 25
REGISTER[1] = 1
REGISTER[2] = 2
REGISTER[3] = 3
REGISTER[4] = 4
REGISTER[5] = 5
REGISTER[6] = 6
REGISTER[7] = 7
REGISTER[8] = 8
REGISTER[9] = 30
REGISTER[10] = 31
REGISTER[11] = 24
REGISTER[12] = 1
REGISTER[13] = 13
REGISTER[14] = 14
REGISTER[15] = 15
REGISTER[16] = 16
REGISTER[17] = 17
REGISTER[18] = 18
REGISTER[19] = 19
REGISTER[20] = 20
REGISTER[21] = 21
REGISTER[22] = 22
REGISTER[23] = 23
REGISTER[24] = 24
REGISTER[25] = 25
REGISTER[26] = 26
REGISTER[27] = 27
REGISTER[28] = 28
REGISTER[29] = 29
REGISTER[30] = 30
REGISTER[31] = 0
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 30
RAM[10] = 31
RAM[11] = 24
RAM[12] = 1
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 30
RAM[10] = 31
RAM[11] = 24
RAM[12] = 1
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
REGISTER[0] = 25
REGISTER[1] = 1
REGISTER[2] = 2
REGISTER[3] = 3
REGISTER[4] = 4
REGISTER[5] = 5
REGISTER[6] = 6
REGISTER[7] = 7
REGISTER[8] = 8
REGISTER[9] = 30
REGISTER[10] = 31
REGISTER[11] = 24
REGISTER[12] = 1
REGISTER[13] = 13
REGISTER[14] = 14
REGISTER[15] = 15
REGISTER[16] = 16
REGISTER[17] = 17
REGISTER[18] = 18
REGISTER[19] = 19
REGISTER[20] = 20
REGISTER[21] = 21
REGISTER[22] = 22
REGISTER[23] = 23
REGISTER[24] = 24
REGISTER[25] = 25
REGISTER[26] = 26
REGISTER[27] = 27
REGISTER[28] = 28
REGISTER[29] = 29
REGISTER[30] = 30
REGISTER[31] = 0
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 30
RAM[10] = 31
RAM[11] = 24
RAM[12] = 1
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
RAM[0] = 0
RAM[1] = 5
RAM[2] = 10
RAM[3] = 15
RAM[4] = 20
RAM[5] = 25
RAM[6] = 30
RAM[7] = 35
RAM[8] = 40
RAM[9] = 30
RAM[10] = 31
RAM[11] = 24
RAM[12] = 1
RAM[13] = 65
RAM[14] = 70
RAM[15] = 75
RAM[16] = 80
RAM[17] = 85
RAM[18] = 90
RAM[19] = 95
RAM[20] = 100
RAM[21] = 105
RAM[22] = 110
RAM[23] = 115
RAM[24] = 120
RAM[25] = 125
RAM[26] = 130
RAM[27] = 135
RAM[28] = 140
RAM[29] = 145
RAM[30] = 150
RAM[31] = 155
REGISTER[0] = 25
REGISTER[1] = 1
REGISTER[2] = 2
REGISTER[3] = 3
REGISTER[4] = 4
REGISTER[5] = 5
REGISTER[6] = 6
REGISTER[7] = 7
REGISTER[8] = 8
REGISTER[9] = 30
REGISTER[10] = 31
REGISTER[11] = 24
REGISTER[12] = 1
REGISTER[13] = 13
REGISTER[14] = 14
REGISTER[15] = 15
REGISTER[16] = 16
REGISTER[17] = 17
REGISTER[18] = 18
REGISTER[19] = 19
REGISTER[20] = 20
REGISTER[21] = 21
REGISTER[22] = 22
REGISTER[23] = 23
REGISTER[24] = 24
REGISTER[25] = 25
REGISTER[26] = 26
REGISTER[27] = 27
REGISTER[28] = 28
REGISTER[29] = 29
REGISTER[30] = 30
REGISTER[31] = 0
$finish called at time : 30 ns : File "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sim_1/new/test.v" Line 31
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 877.957 ; gain = 41.051
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 877.957 ; gain = 41.051
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 889.836 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 29 03:32:04 2021...
