Analysis & Synthesis report for CPU_16bit
Mon Nov 14 10:53:40 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |CPU|ControlUnit_16bit_VHDL:inst5|current_state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3"
 13. Port Connectivity Checks: "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2"
 14. Port Connectivity Checks: "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1"
 15. Port Connectivity Checks: "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0"
 16. Port Connectivity Checks: "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 14 10:53:40 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; CPU_16bit                                   ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 412                                         ;
;     Total combinational functions  ; 290                                         ;
;     Dedicated logic registers      ; 162                                         ;
; Total registers                    ; 162                                         ;
; Total pins                         ; 104                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; CPU                ; CPU_16bit          ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Remove Duplicate Registers                                       ; Off                ; On                 ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-12        ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------+---------+
; Buffer_4bit_VHDL.vhd             ; yes             ; User VHDL File                     ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd            ;         ;
; AddOpSub_16bit_VHDL.vhd          ; yes             ; User VHDL File                     ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/AddOpSub_16bit_VHDL.vhd         ;         ;
; Adder_4bit_VHDL.vhd              ; yes             ; User VHDL File                     ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Adder_4bit_VHDL.vhd             ;         ;
; Adder_1bit_VHDL.vhd              ; yes             ; User VHDL File                     ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Adder_1bit_VHDL.vhd             ;         ;
; dff_VHDL.vhd                     ; yes             ; User VHDL File                     ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/dff_VHDL.vhd                    ;         ;
; Register_1bit_VHDL.vhd           ; yes             ; User VHDL File                     ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Register_1bit_VHDL.vhd          ;         ;
; Register_4bit_VHDL.vhd           ; yes             ; User VHDL File                     ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Register_4bit_VHDL.vhd          ;         ;
; BufferedRegister_4bit_VHDL.vhd   ; yes             ; User VHDL File                     ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/BufferedRegister_4bit_VHDL.vhd  ;         ;
; BufferedRegister_16bit_VHDL.vhd  ; yes             ; User VHDL File                     ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/BufferedRegister_16bit_VHDL.vhd ;         ;
; Register_Flag_VHDL.vhd           ; yes             ; User VHDL File                     ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Register_Flag_VHDL.vhd          ;         ;
; Buffer_16bit_VHDL.vhd            ; yes             ; User VHDL File                     ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_16bit_VHDL.vhd           ;         ;
; ALU_16bit_VHDL.vhd               ; yes             ; User VHDL File                     ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ALU_16bit_VHDL.vhd              ;         ;
; Decoder_2to4.bdf                 ; yes             ; User Block Diagram/Schematic File  ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Decoder_2to4.bdf                ;         ;
; Decoder_4to16.bdf                ; yes             ; User Block Diagram/Schematic File  ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Decoder_4to16.bdf               ;         ;
; mux_2to1.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/mux_2to1.bdf                    ;         ;
; mux_2to1_4bit.bdf                ; yes             ; User Block Diagram/Schematic File  ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/mux_2to1_4bit.bdf               ;         ;
; mux4to1_4bit_VHDL.vhd            ; yes             ; User VHDL File                     ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/mux4to1_4bit_VHDL.vhd           ;         ;
; mux16to1_4bit_VHDL.vhd           ; yes             ; User VHDL File                     ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/mux16to1_4bit_VHDL.vhd          ;         ;
; SynchUpCount_4bit.bdf            ; yes             ; User Block Diagram/Schematic File  ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/SynchUpCount_4bit.bdf           ;         ;
; PC_4bit.bdf                      ; yes             ; User Block Diagram/Schematic File  ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/PC_4bit.bdf                     ;         ;
; MemAddrReg_4bit.bdf              ; yes             ; User Block Diagram/Schematic File  ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/MemAddrReg_4bit.bdf             ;         ;
; ram_module16_4bit.bdf            ; yes             ; User Block Diagram/Schematic File  ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ram_module16_4bit.bdf           ;         ;
; ram_16bit.bdf                    ; yes             ; User Block Diagram/Schematic File  ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ram_16bit.bdf                   ;         ;
; InstrReg16_4bit.bdf              ; yes             ; User Block Diagram/Schematic File  ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/InstrReg16_4bit.bdf             ;         ;
; BCD_to_7seg_VHDL.vhd             ; yes             ; User VHDL File                     ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/BCD_to_7seg_VHDL.vhd            ;         ;
; ControlUnit_16bit_VHDL.vhd       ; yes             ; User VHDL File                     ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ControlUnit_16bit_VHDL.vhd      ;         ;
; SynchUpCount_NOLOAD_4bit.bdf     ; yes             ; User Block Diagram/Schematic File  ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/SynchUpCount_NOLOAD_4bit.bdf    ;         ;
; ram_programmer_16bit.bdf         ; yes             ; User Block Diagram/Schematic File  ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ram_programmer_16bit.bdf        ;         ;
; DataInput_8switches16bits.bdf    ; yes             ; User Block Diagram/Schematic File  ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/DataInput_8switches16bits.bdf   ;         ;
; AB_Reg_16bit.bdf                 ; yes             ; User Block Diagram/Schematic File  ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/AB_Reg_16bit.bdf                ;         ;
; OutputReg_16bit.bdf              ; yes             ; User Block Diagram/Schematic File  ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/OutputReg_16bit.bdf             ;         ;
; CPU.bdf                          ; yes             ; User Block Diagram/Schematic File  ; D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/CPU.bdf                         ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimated Total logic elements              ; 412                ;
;                                             ;                    ;
; Total combinational functions               ; 290                ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 239                ;
;     -- 3 input functions                    ; 24                 ;
;     -- <=2 input functions                  ; 27                 ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 290                ;
;     -- arithmetic mode                      ; 0                  ;
;                                             ;                    ;
; Total registers                             ; 162                ;
;     -- Dedicated logic registers            ; 162                ;
;     -- I/O registers                        ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 104                ;
;                                             ;                    ;
; Embedded Multiplier 9-bit elements          ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; PULLPIN_HIGH~input ;
; Maximum fan-out                             ; 99                 ;
; Total fan-out                               ; 1967               ;
; Average fan-out                             ; 2.98               ;
+---------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                      ; Entity Name                 ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |CPU                                                  ; 290 (4)             ; 162 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 104  ; 0            ; 0          ; |CPU                                                                                                                                                                     ; CPU                         ; work         ;
;    |AB_Reg_16bit:inst34|                              ; 109 (0)             ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34                                                                                                                                                 ; AB_Reg_16bit                ; work         ;
;       |Buffer_16bit_VHDL:inst|                        ; 106 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst                                                                                                                          ; Buffer_16bit_VHDL           ; work         ;
;          |Buffer_4bit_VHDL:buff4_0to3|                ; 26 (26)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_0to3                                                                                              ; Buffer_4bit_VHDL            ; work         ;
;          |Buffer_4bit_VHDL:buff4_12to15|              ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_12to15                                                                                            ; Buffer_4bit_VHDL            ; work         ;
;          |Buffer_4bit_VHDL:buff4_4to7|                ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_4to7                                                                                              ; Buffer_4bit_VHDL            ; work         ;
;          |Buffer_4bit_VHDL:buff4_8to11|               ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_8to11                                                                                             ; Buffer_4bit_VHDL            ; work         ;
;       |BufferedRegister_16bit_VHDL:inst2|             ; 3 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2                                                                                                               ; BufferedRegister_16bit_VHDL ; work         ;
;          |BufferedRegister_4bit_VHDL:buffreg4_0to3|   ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3                                                                      ; BufferedRegister_4bit_VHDL  ; work         ;
;             |Register_4bit_VHDL:reg4|                 ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4                                              ; Register_4bit_VHDL          ; work         ;
;                |Register_1bit_VHDL:reg_0|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0                     ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0      ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_1|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1                     ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0      ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_2|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2                     ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0      ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_3|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3                     ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0      ; dff_VHDL                    ; work         ;
;          |BufferedRegister_4bit_VHDL:buffreg4_12to15| ; 3 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15                                                                    ; BufferedRegister_4bit_VHDL  ; work         ;
;             |Buffer_4bit_VHDL:buff4|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Buffer_4bit_VHDL:buff4                                             ; Buffer_4bit_VHDL            ; work         ;
;             |Register_4bit_VHDL:reg4|                 ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4                                            ; Register_4bit_VHDL          ; work         ;
;                |Register_1bit_VHDL:reg_0|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0                   ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0    ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_1|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1                   ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0    ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_2|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2                   ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0    ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_3|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3                   ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0    ; dff_VHDL                    ; work         ;
;          |BufferedRegister_4bit_VHDL:buffreg4_4to7|   ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7                                                                      ; BufferedRegister_4bit_VHDL  ; work         ;
;             |Register_4bit_VHDL:reg4|                 ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4                                              ; Register_4bit_VHDL          ; work         ;
;                |Register_1bit_VHDL:reg_0|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0                     ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0      ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_1|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1                     ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0      ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_2|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2                     ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0      ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_3|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3                     ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0      ; dff_VHDL                    ; work         ;
;          |BufferedRegister_4bit_VHDL:buffreg4_8to11|  ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11                                                                     ; BufferedRegister_4bit_VHDL  ; work         ;
;             |Register_4bit_VHDL:reg4|                 ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4                                             ; Register_4bit_VHDL          ; work         ;
;                |Register_1bit_VHDL:reg_0|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0                    ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0     ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_1|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1                    ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0     ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_2|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2                    ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0     ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_3|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3                    ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst34|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0     ; dff_VHDL                    ; work         ;
;    |AB_Reg_16bit:inst35|                              ; 15 (0)              ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35                                                                                                                                                 ; AB_Reg_16bit                ; work         ;
;       |Buffer_16bit_VHDL:inst|                        ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst                                                                                                                          ; Buffer_16bit_VHDL           ; work         ;
;          |Buffer_4bit_VHDL:buff4_0to3|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_0to3                                                                                              ; Buffer_4bit_VHDL            ; work         ;
;          |Buffer_4bit_VHDL:buff4_12to15|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_12to15                                                                                            ; Buffer_4bit_VHDL            ; work         ;
;          |Buffer_4bit_VHDL:buff4_4to7|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_4to7                                                                                              ; Buffer_4bit_VHDL            ; work         ;
;          |Buffer_4bit_VHDL:buff4_8to11|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_8to11                                                                                             ; Buffer_4bit_VHDL            ; work         ;
;       |BufferedRegister_16bit_VHDL:inst2|             ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2                                                                                                               ; BufferedRegister_16bit_VHDL ; work         ;
;          |BufferedRegister_4bit_VHDL:buffreg4_0to3|   ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3                                                                      ; BufferedRegister_4bit_VHDL  ; work         ;
;             |Register_4bit_VHDL:reg4|                 ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4                                              ; Register_4bit_VHDL          ; work         ;
;                |Register_1bit_VHDL:reg_0|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0                     ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0      ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_1|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1                     ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0      ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_2|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2                     ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0      ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_3|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3                     ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0      ; dff_VHDL                    ; work         ;
;          |BufferedRegister_4bit_VHDL:buffreg4_12to15| ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15                                                                    ; BufferedRegister_4bit_VHDL  ; work         ;
;             |Register_4bit_VHDL:reg4|                 ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4                                            ; Register_4bit_VHDL          ; work         ;
;                |Register_1bit_VHDL:reg_0|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0                   ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0    ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_1|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1                   ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0    ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_2|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2                   ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0    ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_3|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3                   ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0    ; dff_VHDL                    ; work         ;
;          |BufferedRegister_4bit_VHDL:buffreg4_4to7|   ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7                                                                      ; BufferedRegister_4bit_VHDL  ; work         ;
;             |Register_4bit_VHDL:reg4|                 ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4                                              ; Register_4bit_VHDL          ; work         ;
;                |Register_1bit_VHDL:reg_0|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0                     ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0      ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_1|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1                     ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0      ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_2|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2                     ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0      ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_3|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3                     ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0      ; dff_VHDL                    ; work         ;
;          |BufferedRegister_4bit_VHDL:buffreg4_8to11|  ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11                                                                     ; BufferedRegister_4bit_VHDL  ; work         ;
;             |Register_4bit_VHDL:reg4|                 ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4                                             ; Register_4bit_VHDL          ; work         ;
;                |Register_1bit_VHDL:reg_0|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0                    ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0     ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_1|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1                    ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0     ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_2|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2                    ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0     ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_3|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3                    ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|AB_Reg_16bit:inst35|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0     ; dff_VHDL                    ; work         ;
;    |ALU_16bit_VHDL:inst|                              ; 49 (7)              ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst                                                                                                                                                 ; ALU_16bit_VHDL              ; work         ;
;       |AddOpSub_16bit_VHDL:addopsub16|                ; 37 (3)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16                                                                                                                  ; AddOpSub_16bit_VHDL         ; work         ;
;          |Adder_4bit_VHDL:add0bit_0_3|                ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_0_3                                                                                      ; Adder_4bit_VHDL             ; work         ;
;             |Adder_1bit_VHDL:add_0|                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_0_3|Adder_1bit_VHDL:add_0                                                                ; Adder_1bit_VHDL             ; work         ;
;             |Adder_1bit_VHDL:add_1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_0_3|Adder_1bit_VHDL:add_1                                                                ; Adder_1bit_VHDL             ; work         ;
;             |Adder_1bit_VHDL:add_2|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_0_3|Adder_1bit_VHDL:add_2                                                                ; Adder_1bit_VHDL             ; work         ;
;             |Adder_1bit_VHDL:add_3|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_0_3|Adder_1bit_VHDL:add_3                                                                ; Adder_1bit_VHDL             ; work         ;
;          |Adder_4bit_VHDL:add0bit_12_15|              ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_12_15                                                                                    ; Adder_4bit_VHDL             ; work         ;
;             |Adder_1bit_VHDL:add_0|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_12_15|Adder_1bit_VHDL:add_0                                                              ; Adder_1bit_VHDL             ; work         ;
;             |Adder_1bit_VHDL:add_1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_12_15|Adder_1bit_VHDL:add_1                                                              ; Adder_1bit_VHDL             ; work         ;
;             |Adder_1bit_VHDL:add_2|                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_12_15|Adder_1bit_VHDL:add_2                                                              ; Adder_1bit_VHDL             ; work         ;
;             |Adder_1bit_VHDL:add_3|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_12_15|Adder_1bit_VHDL:add_3                                                              ; Adder_1bit_VHDL             ; work         ;
;          |Adder_4bit_VHDL:add0bit_4_7|                ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_4_7                                                                                      ; Adder_4bit_VHDL             ; work         ;
;             |Adder_1bit_VHDL:add_0|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_4_7|Adder_1bit_VHDL:add_0                                                                ; Adder_1bit_VHDL             ; work         ;
;             |Adder_1bit_VHDL:add_1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_4_7|Adder_1bit_VHDL:add_1                                                                ; Adder_1bit_VHDL             ; work         ;
;             |Adder_1bit_VHDL:add_2|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_4_7|Adder_1bit_VHDL:add_2                                                                ; Adder_1bit_VHDL             ; work         ;
;             |Adder_1bit_VHDL:add_3|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_4_7|Adder_1bit_VHDL:add_3                                                                ; Adder_1bit_VHDL             ; work         ;
;          |Adder_4bit_VHDL:add0bit_8_11|               ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_8_11                                                                                     ; Adder_4bit_VHDL             ; work         ;
;             |Adder_1bit_VHDL:add_0|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_8_11|Adder_1bit_VHDL:add_0                                                               ; Adder_1bit_VHDL             ; work         ;
;             |Adder_1bit_VHDL:add_1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_8_11|Adder_1bit_VHDL:add_1                                                               ; Adder_1bit_VHDL             ; work         ;
;             |Adder_1bit_VHDL:add_2|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_8_11|Adder_1bit_VHDL:add_2                                                               ; Adder_1bit_VHDL             ; work         ;
;             |Adder_1bit_VHDL:add_3|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_8_11|Adder_1bit_VHDL:add_3                                                               ; Adder_1bit_VHDL             ; work         ;
;       |Buffer_16bit_VHDL:buff16|                      ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|Buffer_16bit_VHDL:buff16                                                                                                                        ; Buffer_16bit_VHDL           ; work         ;
;          |Buffer_4bit_VHDL:buff4_12to15|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|Buffer_16bit_VHDL:buff16|Buffer_4bit_VHDL:buff4_12to15                                                                                          ; Buffer_4bit_VHDL            ; work         ;
;       |Register_Flag_VHDL:regflag|                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU_16bit_VHDL:inst|Register_Flag_VHDL:regflag                                                                                                                      ; Register_Flag_VHDL          ; work         ;
;    |BCD_to_7seg_VHDL:inst25|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|BCD_to_7seg_VHDL:inst25                                                                                                                                             ; BCD_to_7seg_VHDL            ; work         ;
;    |BCD_to_7seg_VHDL:inst26|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|BCD_to_7seg_VHDL:inst26                                                                                                                                             ; BCD_to_7seg_VHDL            ; work         ;
;    |BCD_to_7seg_VHDL:inst27|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|BCD_to_7seg_VHDL:inst27                                                                                                                                             ; BCD_to_7seg_VHDL            ; work         ;
;    |BCD_to_7seg_VHDL:inst28|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|BCD_to_7seg_VHDL:inst28                                                                                                                                             ; BCD_to_7seg_VHDL            ; work         ;
;    |ControlUnit_16bit_VHDL:inst5|                     ; 16 (16)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ControlUnit_16bit_VHDL:inst5                                                                                                                                        ; ControlUnit_16bit_VHDL      ; work         ;
;    |DataInput_8switches16bits:inst32|                 ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32                                                                                                                                    ; DataInput_8switches16bits   ; work         ;
;       |Register_4bit_VHDL:inst4|                      ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst4                                                                                                           ; Register_4bit_VHDL          ; work         ;
;          |Register_1bit_VHDL:reg_0|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_0                                                                                  ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                                   ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_1|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_1                                                                                  ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                                   ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_2|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_2                                                                                  ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                                   ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_3|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_3                                                                                  ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                                   ; dff_VHDL                    ; work         ;
;       |Register_4bit_VHDL:inst5|                      ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst5                                                                                                           ; Register_4bit_VHDL          ; work         ;
;          |Register_1bit_VHDL:reg_0|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_0                                                                                  ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                                   ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_1|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_1                                                                                  ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                                   ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_2|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_2                                                                                  ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                                   ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_3|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_3                                                                                  ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                                   ; dff_VHDL                    ; work         ;
;       |Register_4bit_VHDL:inst6|                      ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst6                                                                                                           ; Register_4bit_VHDL          ; work         ;
;          |Register_1bit_VHDL:reg_0|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_0                                                                                  ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                                   ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_1|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_1                                                                                  ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                                   ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_2|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_2                                                                                  ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                                   ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_3|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_3                                                                                  ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                                   ; dff_VHDL                    ; work         ;
;       |Register_4bit_VHDL:inst|                       ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst                                                                                                            ; Register_4bit_VHDL          ; work         ;
;          |Register_1bit_VHDL:reg_0|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_0                                                                                   ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                                    ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_1|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_1                                                                                   ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                                    ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_2|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_2                                                                                   ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                                    ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_3|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_3                                                                                   ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|DataInput_8switches16bits:inst32|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                                    ; dff_VHDL                    ; work         ;
;    |InstrReg16_4bit:inst16|                           ; 4 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16                                                                                                                                              ; InstrReg16_4bit             ; work         ;
;       |Buffer_4bit_VHDL:inst8|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|Buffer_4bit_VHDL:inst8                                                                                                                       ; Buffer_4bit_VHDL            ; work         ;
;       |BufferedRegister_16bit_VHDL:inst2|             ; 3 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2                                                                                                            ; BufferedRegister_16bit_VHDL ; work         ;
;          |BufferedRegister_4bit_VHDL:buffreg4_0to3|   ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3                                                                   ; BufferedRegister_4bit_VHDL  ; work         ;
;             |Register_4bit_VHDL:reg4|                 ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4                                           ; Register_4bit_VHDL          ; work         ;
;                |Register_1bit_VHDL:reg_0|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0                  ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0   ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_1|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1                  ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0   ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_2|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2                  ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0   ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_3|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3                  ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0   ; dff_VHDL                    ; work         ;
;          |BufferedRegister_4bit_VHDL:buffreg4_12to15| ; 2 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15                                                                 ; BufferedRegister_4bit_VHDL  ; work         ;
;             |Buffer_4bit_VHDL:buff4|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Buffer_4bit_VHDL:buff4                                          ; Buffer_4bit_VHDL            ; work         ;
;             |Register_4bit_VHDL:reg4|                 ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4                                         ; Register_4bit_VHDL          ; work         ;
;                |Register_1bit_VHDL:reg_0|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0                ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0 ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_1|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1                ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0 ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_2|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2                ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0 ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_3|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3                ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0 ; dff_VHDL                    ; work         ;
;          |BufferedRegister_4bit_VHDL:buffreg4_4to7|   ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7                                                                   ; BufferedRegister_4bit_VHDL  ; work         ;
;             |Register_4bit_VHDL:reg4|                 ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4                                           ; Register_4bit_VHDL          ; work         ;
;                |Register_1bit_VHDL:reg_0|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0                  ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0   ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_1|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1                  ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0   ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_2|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2                  ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0   ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_3|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3                  ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_4to7|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0   ; dff_VHDL                    ; work         ;
;          |BufferedRegister_4bit_VHDL:buffreg4_8to11|  ; 1 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11                                                                  ; BufferedRegister_4bit_VHDL  ; work         ;
;             |Buffer_4bit_VHDL:buff4|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Buffer_4bit_VHDL:buff4                                           ; Buffer_4bit_VHDL            ; work         ;
;             |Register_4bit_VHDL:reg4|                 ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4                                          ; Register_4bit_VHDL          ; work         ;
;                |Register_1bit_VHDL:reg_0|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0                 ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0  ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_1|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1                 ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0  ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_2|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2                 ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0  ; dff_VHDL                    ; work         ;
;                |Register_1bit_VHDL:reg_3|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3                 ; Register_1bit_VHDL          ; work         ;
;                   |dff_VHDL:dff_0|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_8to11|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0  ; dff_VHDL                    ; work         ;
;    |MemAddrReg_4bit:inst14|                           ; 4 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MemAddrReg_4bit:inst14                                                                                                                                              ; MemAddrReg_4bit             ; work         ;
;       |BufferedRegister_4bit_VHDL:inst4|              ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MemAddrReg_4bit:inst14|BufferedRegister_4bit_VHDL:inst4                                                                                                             ; BufferedRegister_4bit_VHDL  ; work         ;
;          |Register_4bit_VHDL:reg4|                    ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MemAddrReg_4bit:inst14|BufferedRegister_4bit_VHDL:inst4|Register_4bit_VHDL:reg4                                                                                     ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MemAddrReg_4bit:inst14|BufferedRegister_4bit_VHDL:inst4|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0                                                            ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MemAddrReg_4bit:inst14|BufferedRegister_4bit_VHDL:inst4|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                             ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MemAddrReg_4bit:inst14|BufferedRegister_4bit_VHDL:inst4|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1                                                            ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MemAddrReg_4bit:inst14|BufferedRegister_4bit_VHDL:inst4|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                             ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MemAddrReg_4bit:inst14|BufferedRegister_4bit_VHDL:inst4|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2                                                            ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MemAddrReg_4bit:inst14|BufferedRegister_4bit_VHDL:inst4|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                             ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MemAddrReg_4bit:inst14|BufferedRegister_4bit_VHDL:inst4|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3                                                            ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MemAddrReg_4bit:inst14|BufferedRegister_4bit_VHDL:inst4|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                             ; dff_VHDL                    ; work         ;
;       |mux_2to1_4bit:inst|                            ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MemAddrReg_4bit:inst14|mux_2to1_4bit:inst                                                                                                                           ; mux_2to1_4bit               ; work         ;
;          |mux_2to1:inst1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MemAddrReg_4bit:inst14|mux_2to1_4bit:inst|mux_2to1:inst1                                                                                                            ; mux_2to1                    ; work         ;
;          |mux_2to1:inst2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MemAddrReg_4bit:inst14|mux_2to1_4bit:inst|mux_2to1:inst2                                                                                                            ; mux_2to1                    ; work         ;
;          |mux_2to1:inst3|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MemAddrReg_4bit:inst14|mux_2to1_4bit:inst|mux_2to1:inst3                                                                                                            ; mux_2to1                    ; work         ;
;          |mux_2to1:inst|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MemAddrReg_4bit:inst14|mux_2to1_4bit:inst|mux_2to1:inst                                                                                                             ; mux_2to1                    ; work         ;
;    |OutputReg_16bit:inst40|                           ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40                                                                                                                                              ; OutputReg_16bit             ; work         ;
;       |Register_4bit_VHDL:inst2|                      ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst2                                                                                                                     ; Register_4bit_VHDL          ; work         ;
;          |Register_1bit_VHDL:reg_0|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_0                                                                                            ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                                             ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_1|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_1                                                                                            ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                                             ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_2|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_2                                                                                            ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                                             ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_3|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_3                                                                                            ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                                             ; dff_VHDL                    ; work         ;
;       |Register_4bit_VHDL:inst3|                      ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst3                                                                                                                     ; Register_4bit_VHDL          ; work         ;
;          |Register_1bit_VHDL:reg_0|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_0                                                                                            ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                                             ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_1|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_1                                                                                            ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                                             ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_2|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_2                                                                                            ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                                             ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_3|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_3                                                                                            ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                                             ; dff_VHDL                    ; work         ;
;       |Register_4bit_VHDL:inst4|                      ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst4                                                                                                                     ; Register_4bit_VHDL          ; work         ;
;          |Register_1bit_VHDL:reg_0|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_0                                                                                            ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                                             ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_1|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_1                                                                                            ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                                             ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_2|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_2                                                                                            ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                                             ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_3|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_3                                                                                            ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                                             ; dff_VHDL                    ; work         ;
;       |Register_4bit_VHDL:inst|                       ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst                                                                                                                      ; Register_4bit_VHDL          ; work         ;
;          |Register_1bit_VHDL:reg_0|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_0                                                                                             ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                                              ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_1|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_1                                                                                             ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                                              ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_2|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_2                                                                                             ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                                              ; dff_VHDL                    ; work         ;
;          |Register_1bit_VHDL:reg_3|                   ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_3                                                                                             ; Register_1bit_VHDL          ; work         ;
;             |dff_VHDL:dff_0|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OutputReg_16bit:inst40|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                                              ; dff_VHDL                    ; work         ;
;    |PC_4bit:inst15|                                   ; 7 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|PC_4bit:inst15                                                                                                                                                      ; PC_4bit                     ; work         ;
;       |SynchUpCount_4bit:inst|                        ; 7 (3)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|PC_4bit:inst15|SynchUpCount_4bit:inst                                                                                                                               ; SynchUpCount_4bit           ; work         ;
;          |dff_VHDL:inst12|                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|PC_4bit:inst15|SynchUpCount_4bit:inst|dff_VHDL:inst12                                                                                                               ; dff_VHDL                    ; work         ;
;          |dff_VHDL:inst13|                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|PC_4bit:inst15|SynchUpCount_4bit:inst|dff_VHDL:inst13                                                                                                               ; dff_VHDL                    ; work         ;
;          |dff_VHDL:inst14|                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|PC_4bit:inst15|SynchUpCount_4bit:inst|dff_VHDL:inst14                                                                                                               ; dff_VHDL                    ; work         ;
;          |dff_VHDL:inst15|                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|PC_4bit:inst15|SynchUpCount_4bit:inst|dff_VHDL:inst15                                                                                                               ; dff_VHDL                    ; work         ;
;          |mux_2to1_4bit:inst8|                        ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|PC_4bit:inst15|SynchUpCount_4bit:inst|mux_2to1_4bit:inst8                                                                                                           ; mux_2to1_4bit               ; work         ;
;             |mux_2to1:inst1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|PC_4bit:inst15|SynchUpCount_4bit:inst|mux_2to1_4bit:inst8|mux_2to1:inst1                                                                                            ; mux_2to1                    ; work         ;
;             |mux_2to1:inst2|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|PC_4bit:inst15|SynchUpCount_4bit:inst|mux_2to1_4bit:inst8|mux_2to1:inst2                                                                                            ; mux_2to1                    ; work         ;
;             |mux_2to1:inst3|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|PC_4bit:inst15|SynchUpCount_4bit:inst|mux_2to1_4bit:inst8|mux_2to1:inst3                                                                                            ; mux_2to1                    ; work         ;
;             |mux_2to1:inst|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|PC_4bit:inst15|SynchUpCount_4bit:inst|mux_2to1_4bit:inst8|mux_2to1:inst                                                                                             ; mux_2to1                    ; work         ;
;    |mux_2to1_4bit:inst36|                             ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst36                                                                                                                                                ; mux_2to1_4bit               ; work         ;
;       |mux_2to1:inst1|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst36|mux_2to1:inst1                                                                                                                                 ; mux_2to1                    ; work         ;
;       |mux_2to1:inst2|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst36|mux_2to1:inst2                                                                                                                                 ; mux_2to1                    ; work         ;
;       |mux_2to1:inst3|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst36|mux_2to1:inst3                                                                                                                                 ; mux_2to1                    ; work         ;
;       |mux_2to1:inst|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst36|mux_2to1:inst                                                                                                                                  ; mux_2to1                    ; work         ;
;    |mux_2to1_4bit:inst37|                             ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst37                                                                                                                                                ; mux_2to1_4bit               ; work         ;
;       |mux_2to1:inst1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst37|mux_2to1:inst1                                                                                                                                 ; mux_2to1                    ; work         ;
;       |mux_2to1:inst2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst37|mux_2to1:inst2                                                                                                                                 ; mux_2to1                    ; work         ;
;       |mux_2to1:inst3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst37|mux_2to1:inst3                                                                                                                                 ; mux_2to1                    ; work         ;
;       |mux_2to1:inst|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst37|mux_2to1:inst                                                                                                                                  ; mux_2to1                    ; work         ;
;    |mux_2to1_4bit:inst38|                             ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst38                                                                                                                                                ; mux_2to1_4bit               ; work         ;
;       |mux_2to1:inst1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst38|mux_2to1:inst1                                                                                                                                 ; mux_2to1                    ; work         ;
;       |mux_2to1:inst2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst38|mux_2to1:inst2                                                                                                                                 ; mux_2to1                    ; work         ;
;       |mux_2to1:inst3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst38|mux_2to1:inst3                                                                                                                                 ; mux_2to1                    ; work         ;
;       |mux_2to1:inst|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst38|mux_2to1:inst                                                                                                                                  ; mux_2to1                    ; work         ;
;    |mux_2to1_4bit:inst39|                             ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst39                                                                                                                                                ; mux_2to1_4bit               ; work         ;
;       |mux_2to1:inst1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst39|mux_2to1:inst1                                                                                                                                 ; mux_2to1                    ; work         ;
;       |mux_2to1:inst2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst39|mux_2to1:inst2                                                                                                                                 ; mux_2to1                    ; work         ;
;       |mux_2to1:inst3|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst39|mux_2to1:inst3                                                                                                                                 ; mux_2to1                    ; work         ;
;       |mux_2to1:inst|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2to1_4bit:inst39|mux_2to1:inst                                                                                                                                  ; mux_2to1                    ; work         ;
;    |ram_16bit:inst13|                                 ; 35 (0)              ; 64 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13                                                                                                                                                    ; ram_16bit                   ; work         ;
;       |Buffer_16bit_VHDL:inst2|                       ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|Buffer_16bit_VHDL:inst2                                                                                                                            ; Buffer_16bit_VHDL           ; work         ;
;          |Buffer_4bit_VHDL:buff4_0to3|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|Buffer_16bit_VHDL:inst2|Buffer_4bit_VHDL:buff4_0to3                                                                                                ; Buffer_4bit_VHDL            ; work         ;
;       |mux_2to1_4bit:inst3|                           ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|mux_2to1_4bit:inst3                                                                                                                                ; mux_2to1_4bit               ; work         ;
;          |mux_2to1:inst|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|mux_2to1_4bit:inst3|mux_2to1:inst                                                                                                                  ; mux_2to1                    ; work         ;
;       |ram_module16_4bit:inst1|                       ; 6 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1                                                                                                                            ; ram_module16_4bit           ; work         ;
;          |Decoder_4to16:inst|                         ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Decoder_4to16:inst                                                                                                         ; Decoder_4to16               ; work         ;
;             |Decoder_2to4:inst1|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Decoder_4to16:inst|Decoder_2to4:inst1                                                                                      ; Decoder_2to4                ; work         ;
;             |Decoder_2to4:inst4|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Decoder_4to16:inst|Decoder_2to4:inst4                                                                                      ; Decoder_2to4                ; work         ;
;          |Register_4bit_VHDL:inst11|                  ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst11                                                                                                  ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_0                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_1                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_2                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_3                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;          |Register_4bit_VHDL:inst16|                  ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst16                                                                                                  ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_0                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_1                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_2                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_3                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;          |Register_4bit_VHDL:inst1|                   ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst1                                                                                                   ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_0                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_1                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_2                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_3                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;          |Register_4bit_VHDL:inst6|                   ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst6                                                                                                   ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_0                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_1                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_2                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_3                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;          |mux16to1_4bit_VHDL:inst17|                  ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|mux16to1_4bit_VHDL:inst17                                                                                                  ; mux16to1_4bit_VHDL          ; work         ;
;             |mux4to1_4bit_VHDL:mux4to1_4bit_end|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|mux16to1_4bit_VHDL:inst17|mux4to1_4bit_VHDL:mux4to1_4bit_end                                                               ; mux4to1_4bit_VHDL           ; work         ;
;                |mux_2to1_4bit:mux2to1_4bit_ABCD|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|mux16to1_4bit_VHDL:inst17|mux4to1_4bit_VHDL:mux4to1_4bit_end|mux_2to1_4bit:mux2to1_4bit_ABCD                               ; mux_2to1_4bit               ; work         ;
;                   |mux_2to1:inst|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst1|mux16to1_4bit_VHDL:inst17|mux4to1_4bit_VHDL:mux4to1_4bit_end|mux_2to1_4bit:mux2to1_4bit_ABCD|mux_2to1:inst                 ; mux_2to1                    ; work         ;
;       |ram_module16_4bit:inst6|                       ; 4 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6                                                                                                                            ; ram_module16_4bit           ; work         ;
;          |Decoder_4to16:inst|                         ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Decoder_4to16:inst                                                                                                         ; Decoder_4to16               ; work         ;
;             |Decoder_2to4:inst1|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Decoder_4to16:inst|Decoder_2to4:inst1                                                                                      ; Decoder_2to4                ; work         ;
;             |Decoder_2to4:inst4|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Decoder_4to16:inst|Decoder_2to4:inst4                                                                                      ; Decoder_2to4                ; work         ;
;          |Register_4bit_VHDL:inst11|                  ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst11                                                                                                  ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_0                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_1                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_2                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_3                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;          |Register_4bit_VHDL:inst16|                  ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst16                                                                                                  ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_0                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_1                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_2                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_3                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;          |Register_4bit_VHDL:inst1|                   ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst1                                                                                                   ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_0                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_1                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_2                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_3                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;          |Register_4bit_VHDL:inst6|                   ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst6                                                                                                   ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_0                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_1                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_2                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_3                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;       |ram_module16_4bit:inst7|                       ; 13 (0)              ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7                                                                                                                            ; ram_module16_4bit           ; work         ;
;          |Decoder_4to16:inst|                         ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Decoder_4to16:inst                                                                                                         ; Decoder_4to16               ; work         ;
;             |Decoder_2to4:inst1|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Decoder_4to16:inst|Decoder_2to4:inst1                                                                                      ; Decoder_2to4                ; work         ;
;             |Decoder_2to4:inst4|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Decoder_4to16:inst|Decoder_2to4:inst4                                                                                      ; Decoder_2to4                ; work         ;
;          |Register_4bit_VHDL:inst11|                  ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst11                                                                                                  ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_0                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_1                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_2                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_3                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;          |Register_4bit_VHDL:inst16|                  ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst16                                                                                                  ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_0                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_1                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_2                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_3                                                                         ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                          ; dff_VHDL                    ; work         ;
;          |Register_4bit_VHDL:inst1|                   ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst1                                                                                                   ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_0                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_1                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_2                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_3                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;          |Register_4bit_VHDL:inst6|                   ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst6                                                                                                   ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_0                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_1                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_2                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_3                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;          |mux16to1_4bit_VHDL:inst17|                  ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|mux16to1_4bit_VHDL:inst17                                                                                                  ; mux16to1_4bit_VHDL          ; work         ;
;             |mux4to1_4bit_VHDL:mux4to1_4bit_end|      ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|mux16to1_4bit_VHDL:inst17|mux4to1_4bit_VHDL:mux4to1_4bit_end                                                               ; mux4to1_4bit_VHDL           ; work         ;
;                |mux_2to1_4bit:mux2to1_4bit_ABCD|      ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|mux16to1_4bit_VHDL:inst17|mux4to1_4bit_VHDL:mux4to1_4bit_end|mux_2to1_4bit:mux2to1_4bit_ABCD                               ; mux_2to1_4bit               ; work         ;
;                   |mux_2to1:inst1|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|mux16to1_4bit_VHDL:inst17|mux4to1_4bit_VHDL:mux4to1_4bit_end|mux_2to1_4bit:mux2to1_4bit_ABCD|mux_2to1:inst1                ; mux_2to1                    ; work         ;
;                   |mux_2to1:inst2|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|mux16to1_4bit_VHDL:inst17|mux4to1_4bit_VHDL:mux4to1_4bit_end|mux_2to1_4bit:mux2to1_4bit_ABCD|mux_2to1:inst2                ; mux_2to1                    ; work         ;
;                   |mux_2to1:inst3|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|mux16to1_4bit_VHDL:inst17|mux4to1_4bit_VHDL:mux4to1_4bit_end|mux_2to1_4bit:mux2to1_4bit_ABCD|mux_2to1:inst3                ; mux_2to1                    ; work         ;
;                   |mux_2to1:inst|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst7|mux16to1_4bit_VHDL:inst17|mux4to1_4bit_VHDL:mux4to1_4bit_end|mux_2to1_4bit:mux2to1_4bit_ABCD|mux_2to1:inst                 ; mux_2to1                    ; work         ;
;       |ram_module16_4bit:inst|                        ; 8 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst                                                                                                                             ; ram_module16_4bit           ; work         ;
;          |Decoder_4to16:inst|                         ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Decoder_4to16:inst                                                                                                          ; Decoder_4to16               ; work         ;
;             |Decoder_2to4:inst1|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Decoder_4to16:inst|Decoder_2to4:inst1                                                                                       ; Decoder_2to4                ; work         ;
;             |Decoder_2to4:inst4|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Decoder_4to16:inst|Decoder_2to4:inst4                                                                                       ; Decoder_2to4                ; work         ;
;          |Register_4bit_VHDL:inst11|                  ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst11                                                                                                   ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_0                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_1                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_2                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_3                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst11|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;          |Register_4bit_VHDL:inst16|                  ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst16                                                                                                   ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_0                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_1                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_2                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_3                                                                          ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst16|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                           ; dff_VHDL                    ; work         ;
;          |Register_4bit_VHDL:inst1|                   ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst1                                                                                                    ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_0                                                                           ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                            ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_1                                                                           ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                            ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_2                                                                           ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                            ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_3                                                                           ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst1|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                            ; dff_VHDL                    ; work         ;
;          |Register_4bit_VHDL:inst6|                   ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst6                                                                                                    ; Register_4bit_VHDL          ; work         ;
;             |Register_1bit_VHDL:reg_0|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_0                                                                           ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0                                                            ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_1|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_1                                                                           ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0                                                            ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_2|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_2                                                                           ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0                                                            ; dff_VHDL                    ; work         ;
;             |Register_1bit_VHDL:reg_3|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_3                                                                           ; Register_1bit_VHDL          ; work         ;
;                |dff_VHDL:dff_0|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst6|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0                                                            ; dff_VHDL                    ; work         ;
;          |mux16to1_4bit_VHDL:inst17|                  ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|mux16to1_4bit_VHDL:inst17                                                                                                   ; mux16to1_4bit_VHDL          ; work         ;
;             |mux4to1_4bit_VHDL:mux4to1_4bit_end|      ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|mux16to1_4bit_VHDL:inst17|mux4to1_4bit_VHDL:mux4to1_4bit_end                                                                ; mux4to1_4bit_VHDL           ; work         ;
;                |mux_2to1_4bit:mux2to1_4bit_ABCD|      ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|mux16to1_4bit_VHDL:inst17|mux4to1_4bit_VHDL:mux4to1_4bit_end|mux_2to1_4bit:mux2to1_4bit_ABCD                                ; mux_2to1_4bit               ; work         ;
;                   |mux_2to1:inst2|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|mux16to1_4bit_VHDL:inst17|mux4to1_4bit_VHDL:mux4to1_4bit_end|mux_2to1_4bit:mux2to1_4bit_ABCD|mux_2to1:inst2                 ; mux_2to1                    ; work         ;
;                   |mux_2to1:inst3|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ram_16bit:inst13|ram_module16_4bit:inst|mux16to1_4bit_VHDL:inst17|mux4to1_4bit_VHDL:mux4to1_4bit_end|mux_2to1_4bit:mux2to1_4bit_ABCD|mux_2to1:inst3                 ; mux_2to1                    ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU|ControlUnit_16bit_VHDL:inst5|current_state                                                                                                                                                                                    ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+------------------------+-----------------------+
; Name                      ; current_state.S_EXECUTE_6 ; current_state.S_EXECUTE_5 ; current_state.S_EXECUTE_4 ; current_state.S_EXECUTE_3 ; current_state.S_EXECUTE_2 ; current_state.S_EXECUTE_1 ; current_state.S_DECODE ; current_state.S_FETCH ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+------------------------+-----------------------+
; current_state.S_FETCH     ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                     ;
; current_state.S_DECODE    ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                      ; 1                     ;
; current_state.S_EXECUTE_1 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                      ; 1                     ;
; current_state.S_EXECUTE_2 ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                      ; 1                     ;
; current_state.S_EXECUTE_3 ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                      ; 1                     ;
; current_state.S_EXECUTE_4 ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                      ; 1                     ;
; current_state.S_EXECUTE_5 ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 1                     ;
; current_state.S_EXECUTE_6 ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 1                     ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+------------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                    ; Reason for Removal ;
+------------------------------------------------------------------------------------------------------------------+--------------------+
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst12|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst15|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst14|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst10|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst13|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst9|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst8|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst7|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst12|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst15|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst14|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst10|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst13|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst9|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst8|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst7|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst12|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst15|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst14|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst10|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst13|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst9|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst8|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst7|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst12|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst15|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst14|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst10|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst13|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst9|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst8|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst7|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst7|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst12|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst15|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst14|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst10|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst13|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst9|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst8|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst7|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst12|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst15|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst14|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst10|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst13|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst9|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst8|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst7|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst12|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst15|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst14|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst10|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst13|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst9|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst8|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst7|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst12|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst15|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst14|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst10|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst13|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst9|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst8|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst7|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst6|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst12|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst15|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst14|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst10|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst13|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst9|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst8|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst7|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst12|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst15|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst14|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst10|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst13|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst9|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst8|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst7|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst12|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst15|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst14|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst10|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst13|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst9|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst8|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst7|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst12|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst15|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst14|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst10|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst13|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst9|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst8|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst7|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst1|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst12|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst15|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst14|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst10|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst13|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst9|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst8|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst7|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst12|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst15|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst14|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst10|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst13|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst9|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst8|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst7|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst12|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst15|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst14|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst10|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst13|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst9|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst8|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst7|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst12|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst15|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst14|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst10|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst13|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q  ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst9|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst8|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst7|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; ram_16bit:inst13|ram_module16_4bit:inst|Register_4bit_VHDL:inst5|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q   ; Lost fanout        ;
; Total Number of Removed Registers = 192                                                                          ;                    ;
+------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 162   ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 162   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 148   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU|ControlUnit_16bit_VHDL:inst5|IO ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_3" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; q_not ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_2" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; q_not ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_1" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; q_not ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pre  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; q_not ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 104                         ;
; cycloneiii_ff         ; 162                         ;
;     CLR               ; 10                          ;
;     CLR SCLR          ; 4                           ;
;     ENA CLR           ; 148                         ;
; cycloneiii_io_obuf    ; 56                          ;
; cycloneiii_lcell_comb ; 294                         ;
;     normal            ; 294                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 239                         ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 7.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Nov 14 10:53:32 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_16bit -c CPU_16bit
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file buffer_4bit_vhdl.vhd
    Info (12022): Found design unit 1: Buffer_4bit_VHDL-bhv_buffer4 File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 26
    Info (12023): Found entity 1: Buffer_4bit_VHDL File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file cpu_16bit.v
    Info (12023): Found entity 1: CPU_16bit File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/CPU_16bit.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file addopsub_16bit_vhdl.vhd
    Info (12022): Found design unit 1: AddOpSub_16bit_VHDL-bhv_add16 File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/AddOpSub_16bit_VHDL.vhd Line: 27
    Info (12023): Found entity 1: AddOpSub_16bit_VHDL File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/AddOpSub_16bit_VHDL.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file adder_4bit_vhdl.vhd
    Info (12022): Found design unit 1: Adder_4bit_VHDL-bhv_add4 File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Adder_4bit_VHDL.vhd Line: 25
    Info (12023): Found entity 1: Adder_4bit_VHDL File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Adder_4bit_VHDL.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file adder_1bit_vhdl.vhd
    Info (12022): Found design unit 1: Adder_1bit_VHDL-bhv_adder File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Adder_1bit_VHDL.vhd Line: 25
    Info (12023): Found entity 1: Adder_1bit_VHDL File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Adder_1bit_VHDL.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file dff_vhdl.vhd
    Info (12022): Found design unit 1: dff_VHDL-bhv_dff File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/dff_VHDL.vhd Line: 31
    Info (12023): Found entity 1: dff_VHDL File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/dff_VHDL.vhd Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file register_1bit.bdf
    Info (12023): Found entity 1: Register_1bit
Info (12021): Found 2 design units, including 1 entities, in source file register_1bit_vhdl.vhd
    Info (12022): Found design unit 1: Register_1bit_VHDL-bhv_reg File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Register_1bit_VHDL.vhd Line: 27
    Info (12023): Found entity 1: Register_1bit_VHDL File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Register_1bit_VHDL.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file register_4bit_vhdl.vhd
    Info (12022): Found design unit 1: Register_4bit_VHDL-bhv_reg4 File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Register_4bit_VHDL.vhd Line: 25
    Info (12023): Found entity 1: Register_4bit_VHDL File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Register_4bit_VHDL.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file bufferedregister_4bit_vhdl.vhd
    Info (12022): Found design unit 1: BufferedRegister_4bit_VHDL-bhv_buffreg4 File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/BufferedRegister_4bit_VHDL.vhd Line: 26
    Info (12023): Found entity 1: BufferedRegister_4bit_VHDL File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/BufferedRegister_4bit_VHDL.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file bufferedregister_16bit_vhdl.vhd
    Info (12022): Found design unit 1: BufferedRegister_16bit_VHDL-bhv_buffreg16 File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/BufferedRegister_16bit_VHDL.vhd Line: 26
    Info (12023): Found entity 1: BufferedRegister_16bit_VHDL File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/BufferedRegister_16bit_VHDL.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file register_flag_vhdl.vhd
    Info (12022): Found design unit 1: Register_Flag_VHDL-bhv_regflag File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Register_Flag_VHDL.vhd Line: 34
    Info (12023): Found entity 1: Register_Flag_VHDL File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Register_Flag_VHDL.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file buffer_16bit_vhdl.vhd
    Info (12022): Found design unit 1: Buffer_16bit_VHDL-bhv_buffer16 File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_16bit_VHDL.vhd Line: 27
    Info (12023): Found entity 1: Buffer_16bit_VHDL File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_16bit_VHDL.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file alu_16bit_vhdl.vhd
    Info (12022): Found design unit 1: ALU_16bit_VHDL-bhv_alu File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ALU_16bit_VHDL.vhd Line: 30
    Info (12023): Found entity 1: ALU_16bit_VHDL File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ALU_16bit_VHDL.vhd Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file decoder_2to4.bdf
    Info (12023): Found entity 1: Decoder_2to4
Info (12021): Found 1 design units, including 1 entities, in source file decoder_4to16.bdf
    Info (12023): Found entity 1: Decoder_4to16
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1.bdf
    Info (12023): Found entity 1: mux_2to1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1_4bit.bdf
    Info (12023): Found entity 1: mux_2to1_4bit
Info (12021): Found 1 design units, including 1 entities, in source file mux_4to1_4bit.bdf
    Info (12023): Found entity 1: mux_4to1_4bit
Info (12021): Found 2 design units, including 1 entities, in source file mux4to1_4bit_vhdl.vhd
    Info (12022): Found design unit 1: mux4to1_4bit_VHDL-bhv_mux4to1_4bit File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/mux4to1_4bit_VHDL.vhd Line: 27
    Info (12023): Found entity 1: mux4to1_4bit_VHDL File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/mux4to1_4bit_VHDL.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file mux16to1_4bit_vhdl.vhd
    Info (12022): Found design unit 1: mux16to1_4bit_VHDL-bhv_mux16to1_4bit File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/mux16to1_4bit_VHDL.vhd Line: 24
    Info (12023): Found entity 1: mux16to1_4bit_VHDL File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/mux16to1_4bit_VHDL.vhd Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file synchupcount_4bit.bdf
    Info (12023): Found entity 1: SynchUpCount_4bit
Info (12021): Found 1 design units, including 1 entities, in source file pc_4bit.bdf
    Info (12023): Found entity 1: PC_4bit
Info (12021): Found 1 design units, including 1 entities, in source file memaddrreg_4bit.bdf
    Info (12023): Found entity 1: MemAddrReg_4bit
Info (12021): Found 1 design units, including 1 entities, in source file ram_module16_4bit.bdf
    Info (12023): Found entity 1: ram_module16_4bit
Info (12021): Found 1 design units, including 1 entities, in source file ram_16bit.bdf
    Info (12023): Found entity 1: ram_16bit
Info (12021): Found 1 design units, including 1 entities, in source file instrreg16_4bit.bdf
    Info (12023): Found entity 1: InstrReg16_4bit
Info (12021): Found 2 design units, including 1 entities, in source file bcd_to_7seg_vhdl.vhd
    Info (12022): Found design unit 1: BCD_to_7seg_VHDL-bhv_convert File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/BCD_to_7seg_VHDL.vhd Line: 22
    Info (12023): Found entity 1: BCD_to_7seg_VHDL File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/BCD_to_7seg_VHDL.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file controlunit_16bit_vhdl.vhd
    Info (12022): Found design unit 1: ControlUnit_16bit_VHDL-bhv_controllogic File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ControlUnit_16bit_VHDL.vhd Line: 58
    Info (12023): Found entity 1: ControlUnit_16bit_VHDL File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ControlUnit_16bit_VHDL.vhd Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file synchupcount_noload_4bit.bdf
    Info (12023): Found entity 1: SynchUpCount_NOLOAD_4bit
Info (12021): Found 1 design units, including 1 entities, in source file ram_programmer_16bit.bdf
    Info (12023): Found entity 1: ram_programmer_16bit
Info (12021): Found 1 design units, including 1 entities, in source file datainput_8switches16bits.bdf
    Info (12023): Found entity 1: DataInput_8switches16bits
Info (12021): Found 1 design units, including 1 entities, in source file ab_reg_16bit.bdf
    Info (12023): Found entity 1: AB_Reg_16bit
Info (12021): Found 1 design units, including 1 entities, in source file outputreg_16bit.bdf
    Info (12023): Found entity 1: OutputReg_16bit
Info (12021): Found 1 design units, including 1 entities, in source file cpu.bdf
    Info (12023): Found entity 1: CPU
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "ALU_16bit_VHDL" for hierarchy "ALU_16bit_VHDL:inst"
Info (12128): Elaborating entity "AddOpSub_16bit_VHDL" for hierarchy "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16" File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ALU_16bit_VHDL.vhd Line: 111
Info (12128): Elaborating entity "Adder_4bit_VHDL" for hierarchy "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_0_3" File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/AddOpSub_16bit_VHDL.vhd Line: 81
Info (12128): Elaborating entity "Adder_1bit_VHDL" for hierarchy "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_0_3|Adder_1bit_VHDL:add_0" File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Adder_4bit_VHDL.vhd Line: 60
Info (12128): Elaborating entity "Buffer_16bit_VHDL" for hierarchy "ALU_16bit_VHDL:inst|Buffer_16bit_VHDL:buff16" File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ALU_16bit_VHDL.vhd Line: 122
Info (12128): Elaborating entity "Buffer_4bit_VHDL" for hierarchy "ALU_16bit_VHDL:inst|Buffer_16bit_VHDL:buff16|Buffer_4bit_VHDL:buff4_0to3" File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_16bit_VHDL.vhd Line: 62
Info (12128): Elaborating entity "Register_Flag_VHDL" for hierarchy "ALU_16bit_VHDL:inst|Register_Flag_VHDL:regflag" File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ALU_16bit_VHDL.vhd Line: 130
Info (12128): Elaborating entity "ControlUnit_16bit_VHDL" for hierarchy "ControlUnit_16bit_VHDL:inst5"
Warning (10492): VHDL Process Statement warning at ControlUnit_16bit_VHDL.vhd(187): signal "IR12_IR15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ControlUnit_16bit_VHDL.vhd Line: 187
Warning (10492): VHDL Process Statement warning at ControlUnit_16bit_VHDL.vhd(204): signal "IR12_IR15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ControlUnit_16bit_VHDL.vhd Line: 204
Warning (10492): VHDL Process Statement warning at ControlUnit_16bit_VHDL.vhd(221): signal "IR12_IR15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ControlUnit_16bit_VHDL.vhd Line: 221
Warning (10492): VHDL Process Statement warning at ControlUnit_16bit_VHDL.vhd(238): signal "IR12_IR15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ControlUnit_16bit_VHDL.vhd Line: 238
Warning (10492): VHDL Process Statement warning at ControlUnit_16bit_VHDL.vhd(255): signal "IR12_IR15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ControlUnit_16bit_VHDL.vhd Line: 255
Warning (10492): VHDL Process Statement warning at ControlUnit_16bit_VHDL.vhd(292): signal "IR12_IR15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ControlUnit_16bit_VHDL.vhd Line: 292
Warning (10492): VHDL Process Statement warning at ControlUnit_16bit_VHDL.vhd(309): signal "IR12_IR15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ControlUnit_16bit_VHDL.vhd Line: 309
Warning (10492): VHDL Process Statement warning at ControlUnit_16bit_VHDL.vhd(326): signal "IR12_IR15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ControlUnit_16bit_VHDL.vhd Line: 326
Warning (10492): VHDL Process Statement warning at ControlUnit_16bit_VHDL.vhd(364): signal "IR12_IR15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ControlUnit_16bit_VHDL.vhd Line: 364
Warning (10492): VHDL Process Statement warning at ControlUnit_16bit_VHDL.vhd(381): signal "IR12_IR15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ControlUnit_16bit_VHDL.vhd Line: 381
Info (12128): Elaborating entity "SynchUpCount_4bit" for hierarchy "ControlUnit_16bit_VHDL:inst5|SynchUpCount_4bit:counter" File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/ControlUnit_16bit_VHDL.vhd Line: 108
Info (12128): Elaborating entity "dff_VHDL" for hierarchy "ControlUnit_16bit_VHDL:inst5|SynchUpCount_4bit:counter|dff_VHDL:inst15"
Info (12128): Elaborating entity "mux_2to1_4bit" for hierarchy "ControlUnit_16bit_VHDL:inst5|SynchUpCount_4bit:counter|mux_2to1_4bit:inst8"
Info (12128): Elaborating entity "mux_2to1" for hierarchy "ControlUnit_16bit_VHDL:inst5|SynchUpCount_4bit:counter|mux_2to1_4bit:inst8|mux_2to1:inst"
Info (12128): Elaborating entity "InstrReg16_4bit" for hierarchy "InstrReg16_4bit:inst16"
Info (12128): Elaborating entity "BufferedRegister_16bit_VHDL" for hierarchy "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2"
Info (12128): Elaborating entity "BufferedRegister_4bit_VHDL" for hierarchy "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3" File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/BufferedRegister_16bit_VHDL.vhd Line: 62
Info (12128): Elaborating entity "Register_4bit_VHDL" for hierarchy "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4" File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/BufferedRegister_4bit_VHDL.vhd Line: 69
Info (12128): Elaborating entity "Register_1bit_VHDL" for hierarchy "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_0to3|Register_4bit_VHDL:reg4|Register_1bit_VHDL:reg_0" File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Register_4bit_VHDL.vhd Line: 60
Info (12128): Elaborating entity "AB_Reg_16bit" for hierarchy "AB_Reg_16bit:inst34"
Info (12128): Elaborating entity "ram_16bit" for hierarchy "ram_16bit:inst13"
Info (12128): Elaborating entity "ram_module16_4bit" for hierarchy "ram_16bit:inst13|ram_module16_4bit:inst"
Info (12128): Elaborating entity "mux16to1_4bit_VHDL" for hierarchy "ram_16bit:inst13|ram_module16_4bit:inst|mux16to1_4bit_VHDL:inst17"
Info (12128): Elaborating entity "mux4to1_4bit_VHDL" for hierarchy "ram_16bit:inst13|ram_module16_4bit:inst|mux16to1_4bit_VHDL:inst17|mux4to1_4bit_VHDL:mux4to1_4bit_15_0" File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/mux16to1_4bit_VHDL.vhd Line: 65
Info (12128): Elaborating entity "Decoder_4to16" for hierarchy "ram_16bit:inst13|ram_module16_4bit:inst|Decoder_4to16:inst"
Info (12128): Elaborating entity "Decoder_2to4" for hierarchy "ram_16bit:inst13|ram_module16_4bit:inst|Decoder_4to16:inst|Decoder_2to4:inst1"
Info (12128): Elaborating entity "MemAddrReg_4bit" for hierarchy "MemAddrReg_4bit:inst14"
Info (12128): Elaborating entity "ram_programmer_16bit" for hierarchy "ram_programmer_16bit:inst31"
Warning (275043): Pin "ADDR[3..0]" is missing source
Info (12128): Elaborating entity "SynchUpCount_NOLOAD_4bit" for hierarchy "ram_programmer_16bit:inst31|SynchUpCount_NOLOAD_4bit:inst"
Info (12128): Elaborating entity "DataInput_8switches16bits" for hierarchy "DataInput_8switches16bits:inst32"
Info (12128): Elaborating entity "PC_4bit" for hierarchy "PC_4bit:inst15"
Info (12128): Elaborating entity "BCD_to_7seg_VHDL" for hierarchy "BCD_to_7seg_VHDL:inst25"
Info (12128): Elaborating entity "OutputReg_16bit" for hierarchy "OutputReg_16bit:inst40"
Warning (19014): Pin "PULLPIN_HIGH" has no register for Power-Up Level option
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "ram_programmer_16bit:inst31|Buffer_16bit_VHDL:inst1|Buffer_4bit_VHDL:buff4_12to15|Q[3]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "ram_programmer_16bit:inst31|Buffer_16bit_VHDL:inst1|Buffer_4bit_VHDL:buff4_12to15|Q[2]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "ram_programmer_16bit:inst31|Buffer_16bit_VHDL:inst1|Buffer_4bit_VHDL:buff4_12to15|Q[1]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "ram_programmer_16bit:inst31|Buffer_16bit_VHDL:inst1|Buffer_4bit_VHDL:buff4_12to15|Q[0]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "ram_programmer_16bit:inst31|Buffer_16bit_VHDL:inst1|Buffer_4bit_VHDL:buff4_8to11|Q[3]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "ram_programmer_16bit:inst31|Buffer_16bit_VHDL:inst1|Buffer_4bit_VHDL:buff4_8to11|Q[2]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "ram_programmer_16bit:inst31|Buffer_16bit_VHDL:inst1|Buffer_4bit_VHDL:buff4_8to11|Q[1]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "ram_programmer_16bit:inst31|Buffer_16bit_VHDL:inst1|Buffer_4bit_VHDL:buff4_8to11|Q[0]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "ram_programmer_16bit:inst31|Buffer_16bit_VHDL:inst1|Buffer_4bit_VHDL:buff4_4to7|Q[3]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "ram_programmer_16bit:inst31|Buffer_16bit_VHDL:inst1|Buffer_4bit_VHDL:buff4_4to7|Q[2]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "ram_programmer_16bit:inst31|Buffer_16bit_VHDL:inst1|Buffer_4bit_VHDL:buff4_4to7|Q[1]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "ram_programmer_16bit:inst31|Buffer_16bit_VHDL:inst1|Buffer_4bit_VHDL:buff4_4to7|Q[0]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "ram_programmer_16bit:inst31|Buffer_16bit_VHDL:inst1|Buffer_4bit_VHDL:buff4_0to3|Q[3]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "ram_programmer_16bit:inst31|Buffer_16bit_VHDL:inst1|Buffer_4bit_VHDL:buff4_0to3|Q[2]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "ram_programmer_16bit:inst31|Buffer_16bit_VHDL:inst1|Buffer_4bit_VHDL:buff4_0to3|Q[1]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "ram_programmer_16bit:inst31|Buffer_16bit_VHDL:inst1|Buffer_4bit_VHDL:buff4_0to3|Q[0]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "MemAddrReg_4bit:inst14|BufferedRegister_4bit_VHDL:inst4|Buffer_4bit_VHDL:buff4|Q[3]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "MemAddrReg_4bit:inst14|BufferedRegister_4bit_VHDL:inst4|Buffer_4bit_VHDL:buff4|Q[2]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "MemAddrReg_4bit:inst14|BufferedRegister_4bit_VHDL:inst4|Buffer_4bit_VHDL:buff4|Q[1]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13049): Converted tri-state buffer "MemAddrReg_4bit:inst14|BufferedRegister_4bit_VHDL:inst4|Buffer_4bit_VHDL:buff4|Q[0]" feeding internal logic into a wire File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "InstrReg16_4bit:inst16|Buffer_4bit_VHDL:inst10|Q[3]" to the node "BUS_DATA[15]" File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "InstrReg16_4bit:inst16|Buffer_4bit_VHDL:inst10|Q[2]" to the node "BUS_DATA[14]" File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "InstrReg16_4bit:inst16|Buffer_4bit_VHDL:inst10|Q[1]" to the node "BUS_DATA[13]" File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "InstrReg16_4bit:inst16|Buffer_4bit_VHDL:inst10|Q[0]" to the node "BUS_DATA[12]" File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_12to15|Q[3]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_12_15|Adder_1bit_VHDL:add_3|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_12to15|Q[2]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_12_15|Adder_1bit_VHDL:add_2|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_12to15|Q[1]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_12_15|Adder_1bit_VHDL:add_1|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_12to15|Q[0]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_12_15|Adder_1bit_VHDL:add_0|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_8to11|Q[3]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_8_11|Adder_1bit_VHDL:add_3|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_8to11|Q[2]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_8_11|Adder_1bit_VHDL:add_2|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_8to11|Q[1]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_8_11|Adder_1bit_VHDL:add_1|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_8to11|Q[0]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_8_11|Adder_1bit_VHDL:add_0|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_4to7|Q[3]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_4_7|Adder_1bit_VHDL:add_3|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_4to7|Q[2]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_4_7|Adder_1bit_VHDL:add_2|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_4to7|Q[1]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_4_7|Adder_1bit_VHDL:add_1|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_4to7|Q[0]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_4_7|Adder_1bit_VHDL:add_0|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_0to3|Q[3]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_0_3|Adder_1bit_VHDL:add_3|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_0to3|Q[2]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_0_3|Adder_1bit_VHDL:add_2|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_0to3|Q[1]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_0_3|Adder_1bit_VHDL:add_1|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_0to3|Q[0]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_0_3|Adder_1bit_VHDL:add_0|S" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_12to15|Q[3]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_12_15|Adder_1bit_VHDL:add_3|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_12to15|Q[2]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_12_15|Adder_1bit_VHDL:add_2|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_12to15|Q[1]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_12_15|Adder_1bit_VHDL:add_1|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_12to15|Q[0]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_12_15|Adder_1bit_VHDL:add_0|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_8to11|Q[3]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_8_11|Adder_1bit_VHDL:add_3|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_8to11|Q[2]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_8_11|Adder_1bit_VHDL:add_2|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_8to11|Q[1]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_8_11|Adder_1bit_VHDL:add_1|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_8to11|Q[0]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_8_11|Adder_1bit_VHDL:add_0|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_4to7|Q[3]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_4_7|Adder_1bit_VHDL:add_3|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_4to7|Q[2]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_4_7|Adder_1bit_VHDL:add_2|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_4to7|Q[1]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_4_7|Adder_1bit_VHDL:add_1|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_4to7|Q[0]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_4_7|Adder_1bit_VHDL:add_0|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_0to3|Q[3]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_0_3|Adder_1bit_VHDL:add_3|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_0to3|Q[2]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|Adder_4bit_VHDL:add0bit_0_3|Adder_1bit_VHDL:add_2|C_OUT" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_0to3|Q[1]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|B1" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst35|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_0to3|Q[0]" to the node "ALU_16bit_VHDL:inst|AddOpSub_16bit_VHDL:addopsub16|B0" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Buffer_4bit_VHDL:buff4|Q[3]" to the node "ControlUnit_16bit_VHDL:inst5|Equal2" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Buffer_4bit_VHDL:buff4|Q[2]" to the node "ControlUnit_16bit_VHDL:inst5|Equal2" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Buffer_4bit_VHDL:buff4|Q[1]" to the node "ControlUnit_16bit_VHDL:inst5|Equal2" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "InstrReg16_4bit:inst16|BufferedRegister_16bit_VHDL:inst2|BufferedRegister_4bit_VHDL:buffreg4_12to15|Buffer_4bit_VHDL:buff4|Q[0]" to the node "ControlUnit_16bit_VHDL:inst5|Equal2" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_12to15|Q[3]" to the node "OutputReg_16bit:inst40|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_12to15|Q[2]" to the node "OutputReg_16bit:inst40|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_12to15|Q[1]" to the node "OutputReg_16bit:inst40|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_12to15|Q[0]" to the node "OutputReg_16bit:inst40|Register_4bit_VHDL:inst|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_8to11|Q[3]" to the node "OutputReg_16bit:inst40|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_8to11|Q[2]" to the node "OutputReg_16bit:inst40|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_8to11|Q[1]" to the node "OutputReg_16bit:inst40|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_8to11|Q[0]" to the node "OutputReg_16bit:inst40|Register_4bit_VHDL:inst4|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_4to7|Q[3]" to the node "OutputReg_16bit:inst40|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_4to7|Q[2]" to the node "OutputReg_16bit:inst40|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_4to7|Q[1]" to the node "OutputReg_16bit:inst40|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_4to7|Q[0]" to the node "OutputReg_16bit:inst40|Register_4bit_VHDL:inst2|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_0to3|Q[3]" to the node "OutputReg_16bit:inst40|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_3|dff_VHDL:dff_0|dff_q" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_0to3|Q[2]" to the node "OutputReg_16bit:inst40|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_2|dff_VHDL:dff_0|dff_q" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_0to3|Q[1]" to the node "OutputReg_16bit:inst40|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_1|dff_VHDL:dff_0|dff_q" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "AB_Reg_16bit:inst34|Buffer_16bit_VHDL:inst|Buffer_4bit_VHDL:buff4_0to3|Q[0]" to the node "OutputReg_16bit:inst40|Register_4bit_VHDL:inst3|Register_1bit_VHDL:reg_0|dff_VHDL:dff_0|dff_q" into an OR gate File: D:/QuartusII/IntelFPGA_lite/20.1/Projects/CPU_16bit/Buffer_4bit_VHDL.vhd Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (17049): 192 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "inst4"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "STEP"
Info (21057): Implemented 548 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 90 output pins
    Info (21061): Implemented 444 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Mon Nov 14 10:53:40 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:15


