[2025-09-18 05:04:18] START suite=qualcomm_srv trace=srv523_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv523_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2576713 heartbeat IPC: 3.881 cumulative IPC: 3.881 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4996645 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4996645 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4996646 heartbeat IPC: 4.132 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13224406 heartbeat IPC: 1.215 cumulative IPC: 1.215 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21473309 heartbeat IPC: 1.212 cumulative IPC: 1.214 (Simulation time: 00 hr 03 min 36 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv523_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000009 cycles: 29761332 heartbeat IPC: 1.207 cumulative IPC: 1.211 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38095817 heartbeat IPC: 1.2 cumulative IPC: 1.208 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 46435530 heartbeat IPC: 1.199 cumulative IPC: 1.207 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 54755788 heartbeat IPC: 1.202 cumulative IPC: 1.206 (Simulation time: 00 hr 08 min 10 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 63041428 heartbeat IPC: 1.207 cumulative IPC: 1.206 (Simulation time: 00 hr 09 min 20 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv523_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 71255119 heartbeat IPC: 1.217 cumulative IPC: 1.207 (Simulation time: 00 hr 10 min 29 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 79447341 heartbeat IPC: 1.221 cumulative IPC: 1.209 (Simulation time: 00 hr 11 min 40 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 82649252 cumulative IPC: 1.21 (Simulation time: 00 hr 12 min 44 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 82649252 cumulative IPC: 1.21 (Simulation time: 00 hr 12 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv523_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.21 instructions: 100000001 cycles: 82649252
CPU 0 Branch Prediction Accuracy: 92.49% MPKI: 13.33 Average ROB Occupancy at Mispredict: 28.75
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08487
BRANCH_INDIRECT: 0.3662
BRANCH_CONDITIONAL: 11.51
BRANCH_DIRECT_CALL: 0.4177
BRANCH_INDIRECT_CALL: 0.5407
BRANCH_RETURN: 0.403


====Backend Stall Breakdown====
ROB_STALL: 445
LQ_STALL: 0
SQ_STALL: 21037


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 1.7181467

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 445

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 259

cpu0->cpu0_STLB TOTAL        ACCESS:    2093949 HIT:    2093179 MISS:        770 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2093949 HIT:    2093179 MISS:        770 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 118.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9560889 HIT:    8843295 MISS:     717594 MSHR_MERGE:      32743
cpu0->cpu0_L2C LOAD         ACCESS:    7684258 HIT:    7081043 MISS:     603215 MSHR_MERGE:        273
cpu0->cpu0_L2C RFO          ACCESS:     577169 HIT:     517818 MISS:      59351 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     156359 HIT:     108951 MISS:      47408 MSHR_MERGE:      32470
cpu0->cpu0_L2C WRITE        ACCESS:    1141712 HIT:    1135005 MISS:       6707 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1391 HIT:        478 MISS:        913 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     110724 ISSUED:     103022 USEFUL:       1254 USELESS:       5666
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.49 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15806444 HIT:    7762640 MISS:    8043804 MSHR_MERGE:    1978576
cpu0->cpu0_L1I LOAD         ACCESS:   15806444 HIT:    7762640 MISS:    8043804 MSHR_MERGE:    1978576
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.44 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30861099 HIT:   26921261 MISS:    3939838 MSHR_MERGE:    1688791
cpu0->cpu0_L1D LOAD         ACCESS:   16702152 HIT:   14598045 MISS:    2104107 MSHR_MERGE:     485076
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     323469 HIT:     232426 MISS:      91043 MSHR_MERGE:      37598
cpu0->cpu0_L1D WRITE        ACCESS:   13833925 HIT:   12090657 MISS:    1743268 MSHR_MERGE:    1166088
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1553 HIT:        133 MISS:       1420 MSHR_MERGE:         29
cpu0->cpu0_L1D PREFETCH REQUESTED:     508920 ISSUED:     323469 USEFUL:      11473 USELESS:      35753
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.41 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12951652 HIT:   10678479 MISS:    2273173 MSHR_MERGE:    1150310
cpu0->cpu0_ITLB LOAD         ACCESS:   12951652 HIT:   10678479 MISS:    2273173 MSHR_MERGE:    1150310
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.011 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28989791 HIT:   27684945 MISS:    1304846 MSHR_MERGE:     333760
cpu0->cpu0_DTLB LOAD         ACCESS:   28989791 HIT:   27684945 MISS:    1304846 MSHR_MERGE:     333760
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.094 cycles
cpu0->LLC TOTAL        ACCESS:     779411 HIT:     772772 MISS:       6639 MSHR_MERGE:        156
cpu0->LLC LOAD         ACCESS:     602941 HIT:     598425 MISS:       4516 MSHR_MERGE:         26
cpu0->LLC RFO          ACCESS:      59350 HIT:      59349 MISS:          1 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      14938 HIT:      12996 MISS:       1942 MSHR_MERGE:        130
cpu0->LLC WRITE        ACCESS:     101269 HIT:     101266 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        913 HIT:        736 MISS:        177 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 109.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         19
  ROW_BUFFER_MISS:       6461
  AVG DBUS CONGESTED CYCLE: 2.989
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          3
  FULL:          0
Channel 0 REFRESHES ISSUED:       6887

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       522827       537318        53325          365
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           50           76           14
  STLB miss resolved @ L2C                0           63          223          301           20
  STLB miss resolved @ LLC                0           33          199          546           24
  STLB miss resolved @ MEM                0            0           44          116           92

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             191829        53920      1555776       111481           17
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            4            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            7           11           34            5
  STLB miss resolved @ MEM                0            0            2            9            4
[2025-09-18 05:17:02] END   suite=qualcomm_srv trace=srv523_ap (rc=0)
