<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>MAX32665 SDK Documentation: pwrseq_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('pwrseq__regs_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">pwrseq_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/* ****************************************************************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * to deal in the Software without restriction, including without limitation</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * in all copies or substantial portions of the Software.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Except as contained in this notice, the name of Maxim Integrated</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Products, Inc. Branding Policy.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * The mere transfer of this software does not imply any licenses</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * of trade secrets, proprietary technology, copyrights, patents,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * trademarks, maskwork rights, or any other form of intellectual</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * property whatsoever. Maxim Integrated Products, Inc. retains all</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ownership rights.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *************************************************************************** */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef _PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define _PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html">   88</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#acda7cefaab59b1351d543490c7de08fd">   89</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#acda7cefaab59b1351d543490c7de08fd">lpcn</a>;                 </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#a363b89a70bd871d3b80e0fa321ed770d">   90</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#a363b89a70bd871d3b80e0fa321ed770d">lpwkst0</a>;              </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#aea953e86a35e4980504849547ce92a6a">   91</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#aea953e86a35e4980504849547ce92a6a">lpwken0</a>;              </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#af8c6160d69b43c2cb7e61167b83945cf">   92</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#af8c6160d69b43c2cb7e61167b83945cf">lpwkst1</a>;              </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#a537b6832bfc78f6b1a2fe2e08a2869f4">   93</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#a537b6832bfc78f6b1a2fe2e08a2869f4">lpwken1</a>;              </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#a6e78094b2c983a37535445dd946d9e59">   94</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#a6e78094b2c983a37535445dd946d9e59">lpwkst2</a>;              </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#a94c29a74efad6c3cebe1f55110b52e61">   95</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#a94c29a74efad6c3cebe1f55110b52e61">lpwken2</a>;              </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#a846955a96142e1e7564aa77214f25a04">   96</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#a846955a96142e1e7564aa77214f25a04">lpwkst3</a>;              </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#a0c14230a8bd930a7d6fb6a20f9453711">   97</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#a0c14230a8bd930a7d6fb6a20f9453711">lpwken3</a>;              </div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    __R  uint32_t rsv_0x24_0x2f[3];</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#a3b45e8fe1081cbbe7119e15a31607a59">   99</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#a3b45e8fe1081cbbe7119e15a31607a59">lppwst</a>;               </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#a01e74384b07af3d4cc25d9df3119fdde">  100</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#a01e74384b07af3d4cc25d9df3119fdde">lppwen</a>;               </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    __R  uint32_t rsv_0x38_0x3f[2];</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#a04874b86ca61cac518d93937357222ea">  102</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#a04874b86ca61cac518d93937357222ea">lpmemsd</a>;              </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#a8061fe974b25823102de7c85f444ceb2">  103</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#a8061fe974b25823102de7c85f444ceb2">lpvddpd</a>;              </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#a5489a99b3c2604deceaa24eb3041955a">  104</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#a5489a99b3c2604deceaa24eb3041955a">gp0</a>;                  </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#a22b51eadb62898ff2252e91f3f1d2e02">  105</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#a22b51eadb62898ff2252e91f3f1d2e02">gp1</a>;                  </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#ad3f173b5c522262557112a4a871643ce">  106</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#ad3f173b5c522262557112a4a871643ce">lpmcstat</a>;             </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#a28f6161d913462e38ed382f10c8f38e6">  107</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#a28f6161d913462e38ed382f10c8f38e6">lpmcreq</a>;              </div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;} <a class="code" href="structmxc__pwrseq__regs__t.html">mxc_pwrseq_regs_t</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* Register offsets for module PWRSEQ */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#gaf8c2b11606fbb27db53a94550588c114">  117</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPCN                  ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#ga983fffe86f6bf2507240984507b0eedf">  118</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPWKST0               ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#ga9d02050422bbde2399a294d16e379ecd">  119</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPWKEN0               ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#ga6fd3ae151d4daab6523e20e240182b94">  120</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPWKST1               ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#gaeab920c7ff9518b03f53fe72ef503782">  121</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPWKEN1               ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#ga260d51b1e3f596da2dac0a2c03f6432f">  122</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPWKST2               ((uint32_t)0x00000014UL) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#ga5e9be1a8e80845fd6d67045939fe896a">  123</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPWKEN2               ((uint32_t)0x00000018UL) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#ga3ae3b73acb27371701ae7fd672b738d6">  124</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPWKST3               ((uint32_t)0x0000001CUL) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#ga3719b942a8163670a049182b5c8bca84">  125</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPWKEN3               ((uint32_t)0x00000020UL) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#ga261f3bc5075aa2b742ad94e2b2a74528">  126</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPPWST                ((uint32_t)0x00000030UL) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#gaaf7833587e750d94ef8caa2f7608e1c6">  127</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPPWEN                ((uint32_t)0x00000034UL) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#gab9037c3f57d36953a518da17d47f29f6">  128</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPMEMSD               ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#gae3553e68300164d9e059aa72f72d7643">  129</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPVDDPD               ((uint32_t)0x00000044UL) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#ga14e99d4c86634a9609cb98d4940cf84c">  130</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_GP0                   ((uint32_t)0x00000048UL) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#gaa38ae45d494882073cf9218e44fb2af4">  131</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_GP1                   ((uint32_t)0x0000004CUL) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#ga19a1599cdc79f5c28b82ecec60c89565">  132</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPMCSTAT              ((uint32_t)0x00000050UL) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#gaac6bbd7cd8499c0326ac04e0c009236a">  133</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPMCREQ               ((uint32_t)0x00000054UL) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga3c3d1577d8578d6d68b76f0300ddb64e">  142</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_RAMRET_POS                   0 </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gaca33471fa15c3428406d64d3ce47a421">  143</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_RAMRET                       ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET_POS)) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga12528bfd2c077fc0353cf2d998d4fdc3">  144</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPCN_RAMRET_DIS                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga811ef7a873711a33eddeba4d8128d97b">  145</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPCN_RAMRET_DIS                   (MXC_V_PWRSEQ_LPCN_RAMRET_DIS &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET_POS) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gaed1d0ac6c4d536f4036a1817b2bac77e">  146</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPCN_RAMRET_EN1                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga66ecb773cefefc1c878762e1983f18d4">  147</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPCN_RAMRET_EN1                   (MXC_V_PWRSEQ_LPCN_RAMRET_EN1 &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET_POS) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gaab7eb051c1b7cea1ba2b39f5f603aa15">  148</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPCN_RAMRET_EN2                   ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gaadc00f2c77465b203150b142ffbaff2b">  149</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPCN_RAMRET_EN2                   (MXC_V_PWRSEQ_LPCN_RAMRET_EN2 &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET_POS) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gaa71c18567497dc26c94a422e06a06a45">  150</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPCN_RAMRET_EN3                   ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga3e61e0ce45ce806cb40284401b0c4e5c">  151</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPCN_RAMRET_EN3                   (MXC_V_PWRSEQ_LPCN_RAMRET_EN3 &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET_POS) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga411c4daefb36a07ba8161c5665a6596b">  153</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_OVR_POS                      4 </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga361f0404d31a4d0ba9d81d9a76db401d">  154</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_OVR                          ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LPCN_OVR_POS)) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gaf0661a8a4ab2d239da09fdef4bd53f2d">  155</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPCN_OVR_0_9V                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gaca87c53fefb8cf5d93dc114639486405">  156</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPCN_OVR_0_9V                     (MXC_V_PWRSEQ_LPCN_OVR_0_9V &lt;&lt; MXC_F_PWRSEQ_LPCN_OVR_POS) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga81c749a99d96dc02e459885332f34b79">  157</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPCN_OVR_1_0V                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga9a849614c9f2a0c4ae9fab206c460566">  158</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPCN_OVR_1_0V                     (MXC_V_PWRSEQ_LPCN_OVR_1_0V &lt;&lt; MXC_F_PWRSEQ_LPCN_OVR_POS) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga33c838e203fc2d4acd53891143b9a9ae">  159</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPCN_OVR_1_1V                     ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gabb0f3426b25c64e590469d786cb5c9b0">  160</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPCN_OVR_1_1V                     (MXC_V_PWRSEQ_LPCN_OVR_1_1V &lt;&lt; MXC_F_PWRSEQ_LPCN_OVR_POS) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gaf547756c4a853c0a43b27f048bae39cd">  162</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_BLKDET_POS                   6 </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga0593f1fdc79b2d4eadc24da01caee225">  163</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_BLKDET                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_BLKDET_POS)) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gac0f52e6ed44b0179328e54d5369a1023">  165</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_FVDDEN_POS                   7 </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gaefa3f1dc939b4b0b5e5bd14898a7b6dd">  166</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_FVDDEN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_FVDDEN_POS)) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gabc836b4d836e5df6e7fb4bfd3974a501">  168</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_RREGEN_POS                   8 </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga37b3520f69b6cd27bf37a5912ae2d41a">  169</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_RREGEN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RREGEN_POS)) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga6d528e7dea9af6e84714e789b8ea8f13">  171</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_BCKGRND_POS                  9 </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gae0fd2c1fab8883b1e27189914936dcf5">  172</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_BCKGRND                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_BCKGRND_POS)) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gab5c258fed2adfac08320c698e2857b09">  174</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_FWKM_POS                     10 </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gaabdf2cec53a548c4a0b33823facad9cc">  175</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_FWKM                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_FWKM_POS)) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga549513920ac8a481a5747dcea703e86e">  177</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_BGOFF_POS                    11 </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga9b00be7c27b216d54e8a341646bb2cf9">  178</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_BGOFF                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_BGOFF_POS)) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gaf8c92a8aac1932361397bf76d2773d4b">  180</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_PORVDDCMD_POS                12 </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga877a06095f197d15e59700028e0c3035">  181</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_PORVDDCMD                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_PORVDDCMD_POS)) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gae4817c476e949a76adfcd7f631fddca0">  183</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDCMD_POS                   20 </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga8284ec2690f9491ea45d66b12c33daeb">  184</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDCMD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VDDCMD_POS)) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga10e49b21e5f2aaff652a2a7a38d6f642">  186</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VRTCMD_POS                   21 </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga33134602ac61b280e7d094ecb0a2f013">  187</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VRTCMD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VRTCMD_POS)) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga5910bfbadd1c937cac80aa73dec03007">  189</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDAMD_POS                   22 </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gaefb789358c91c395a894b1f7aadbc961">  190</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDAMD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VDDAMD_POS)) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#gada549e5a44da7dedf803c8cee9ff5d5f">  192</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDIOMD_POS                  23 </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga7fa1f965d46d8edb6379a377c824612e">  193</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDIOMD                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VDDIOMD_POS)) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga6228bfa6e5ba7a9cff57bc231b2e4356">  195</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDIOHMD_POS                 24 </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga7573f690db8251accbd6b1895b5256be">  196</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDIOHMD                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VDDIOHMD_POS)) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga442ea077e09d9246f138fd4e24116ecb">  198</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_PORVDDIOMD_POS               25 </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga4e4c0cd82f190c39684589ce283c51b6">  199</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_PORVDDIOMD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_PORVDDIOMD_POS)) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga73712db1e794c516ca595422623d6d00">  201</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_PORVDDIOHMD_POS              26 </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga426e155ee65a4d402f04e23150fe9376">  202</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_PORVDDIOHMD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_PORVDDIOHMD_POS)) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga0a347b9cdb63bbf33536c22f0230789c">  204</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDBMD_POS                   27 </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPCN.html#ga010c1595d047e92bcab7f22ce339053a">  205</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPCN_VDDBMD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VDDBMD_POS)) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPWKST0.html#ga58e9a7862dcd82b541359b4c84b0cedc">  216</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPWKST0_WAKEST_POS                0 </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPWKST0.html#gab8407322634f2b12d88123b3a93dfa8e">  217</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPWKST0_WAKEST                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPWKST0_WAKEST_POS)) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPWKEN0.html#ga683e2434efe558a688605b7600369c65">  228</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPWKEN0_WAKEEN_POS                0 </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPWKEN0.html#ga8fa11fa07a7e63481935e2b5251ecc7a">  229</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPWKEN0_WAKEEN                    ((uint32_t)(0x7FFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_LPWKEN0_WAKEEN_POS)) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPPWST.html#gabf8d0f24e4c5dbbb5dcb4f4eae48a124">  239</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWST_USBLSWKST_POS              0 </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPPWST.html#ga7229d10e5860b2c0805b68552bcc2fdf">  240</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWST_USBLSWKST                  ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_USBLSWKST_POS)) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPPWST.html#ga00ea72b436d6bd8920dfab8cc8b6873b">  242</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWST_USBVBUSWKST_POS            2 </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPPWST.html#gade9b3591fec2237d30e6c955a475d8f3">  243</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWST_USBVBUSWKST                ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_USBVBUSWKST_POS)) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPPWST.html#ga864bddb08ba3102a71114cc4e1711bb9">  245</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWST_SDMAWKST_POS               3 </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPPWST.html#gacd2b9fa1c65425e376174eec57fb0f2d">  246</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWST_SDMAWKST                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_SDMAWKST_POS)) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPPWST.html#ga4daff3bfee387e4c19b10dfb89bfe012">  248</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWST_BBMODEST_POS               16 </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPPWST.html#ga265bcf65921017a6d552182724768e7b">  249</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWST_BBMODEST                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_BBMODEST_POS)) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPPWEN.html#gae9803d372fbbdf493fc666ab3b23fe68">  259</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_USBLSWKEN_POS              0 </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPPWEN.html#ga6837c87d6fd0198b5d2585449ba889fd">  260</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_USBLSWKEN                  ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_USBLSWKEN_POS)) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPPWEN.html#ga3ee22c70d22ce81a62b98aa18a52216d">  262</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_USBVBUSWKEN_POS            2 </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPPWEN.html#gaee3102ee85cd6f169dcebb5b3c2fc5f1">  263</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_USBVBUSWKEN                ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_USBVBUSWKEN_POS)) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPPWEN.html#ga703adc2738eadd76777396260c960b8d">  265</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_SDMAWKEN_POS               3 </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPPWEN.html#ga41f9b241dd49a5a0dede2a628c680c58">  266</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPPWEN_SDMAWKEN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_SDMAWKEN_POS)) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga5b0e971a88bdfafa427060dbffeb72a3">  276</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM0SD_POS               0 </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gac1476f813b4d9a41e01396eab4c72c07">  277</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM0SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM0SD_POS)) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gac1b57b781df69f06b5841ebb7f4f101f">  279</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM1SD_POS               1 </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gaf4f3353f1b872fb02088af539c8b79dc">  280</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM1SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM1SD_POS)) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga5460943bd0edd6dcb24a4ea5bb7d6a61">  282</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM2SD_POS               2 </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga93e76f4e691f6b0c58c3fa15f6ee0f11">  283</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM2SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM2SD_POS)) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gaf24afc1a23c6632dee81067bba07b3da">  285</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM3SD_POS               3 </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga9fb4afe965840e49627fcd828f520fa2">  286</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM3SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM3SD_POS)) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga6724874ba967d3e256bb90cc611da746">  288</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM4SD_POS               4 </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga4b2b0ab27c061954e9ef42e4e92ba14b">  289</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM4SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM4SD_POS)) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga6c0005bd9957204108fb839915eca403">  291</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM5SD_POS               5 </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga6eb62d9b453108166fc4398cb262bbc6">  292</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM5SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM5SD_POS)) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gade19b4798f36d70e9fd66172d0ac0cdf">  294</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM6SD_POS               6 </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga239ce412c357eaa2d708069165c9a02c">  295</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM6SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM6SD_POS)) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gaa8765e2510eff852c4aed995dcf6485b">  297</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_ICACHESD_POS              7 </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga8a666504dc38fd7505b2ad0df741a742">  298</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_ICACHESD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_ICACHESD_POS)) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga6a829671bd3ed8887eccf7462202b362">  300</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_ICACHEXIPSD_POS           8 </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga8a66bf492a3d46b6ca5c886c9b2fe923">  301</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_ICACHEXIPSD               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_ICACHEXIPSD_POS)) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gae52fb973c2c357bb1cc810532471aeb9">  303</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SCACHESD_POS              9 </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gac735730480bf736185042f6c94e844e6">  304</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SCACHESD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SCACHESD_POS)) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga12da57a5c1798b11eb52d6b727eea80e">  306</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_CRYPTOSD_POS              10 </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga1b51cd5ee768ac2b4b5c6183b00bf687">  307</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_CRYPTOSD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_CRYPTOSD_POS)) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga0a5a21f75b160e89a78dfed75e7441c2">  309</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_USBFIFOSD_POS             11 </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga675abb6e7ef535d4e8d3cdce0509d1bd">  310</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_USBFIFOSD                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_USBFIFOSD_POS)) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gab68149d0317b2cbeee58bb5b92f8ee0c">  312</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_ROMSD_POS                 12 </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gae729502d7422f8eae9f773b154a7aaec">  313</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_ROMSD                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_ROMSD_POS)) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gabff350e2f1668ad7b3632a3ba6b22b31">  315</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_ROM1SD_POS                13 </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gaec8fb41043ae7275a866b367a15298c9">  316</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_ROM1SD                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_ROM1SD_POS)) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga67dabdfba44dc70979ca5a46a2326ddf">  318</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_IC1SD_POS                 14 </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gac5b7b6d873b261b155d83fe07f8df3fd">  319</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_IC1SD                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_IC1SD_POS)) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPVDDPD.html#ga2cd9529af653c684a8d5989e9dbcf532">  329</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPVDDPD_VREGOBPD_POS              0 </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPVDDPD.html#ga80779d4edf5e8649685bd07b4fea142e">  330</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPVDDPD_VREGOBPD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPVDDPD_VREGOBPD_POS)) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPVDDPD.html#gaccbfdbcd79ba9a6cb2db24e55a17b6b8">  332</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPVDDPD_VREGODPD_POS              1 </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPVDDPD.html#ga60b491decd273323f00ccf067ba06d64">  333</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPVDDPD_VREGODPD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPVDDPD_VREGODPD_POS)) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPVDDPD.html#ga264b640648c3173ee7d6dead7c702111">  335</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPVDDPD_VDD2PD_POS                8 </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPVDDPD.html#gaaf136d6321cf24f012da49bfd9d024b8">  336</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPVDDPD_VDD2PD                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPVDDPD_VDD2PD_POS)) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPVDDPD.html#ga6f571e0f1c16bcbae403da0abbecc2b8">  338</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPVDDPD_VDD3PD_POS                9 </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPVDDPD.html#ga220ff06972328bb819b00d8ddb168ce1">  339</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPVDDPD_VDD3PD                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPVDDPD_VDD3PD_POS)) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPVDDPD.html#ga118385431c823e3d01eedbec3ae10cc7">  341</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPVDDPD_VDD4PD_POS                10 </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPVDDPD.html#gaa95e05af02e96f3eb747cdb4f7c1d7b6">  342</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPVDDPD_VDD4PD                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPVDDPD_VDD4PD_POS)) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPVDDPD.html#ga7253f786de8993a9e885f961dd88889b">  344</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPVDDPD_VDD5PD_POS                11 </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPVDDPD.html#ga617a89d97c16d85649e5a1214ee451db">  345</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPVDDPD_VDD5PD                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPVDDPD_VDD5PD_POS)) </span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;}</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _PWRSEQ_REGS_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="structmxc__pwrseq__regs__t_html_a6e78094b2c983a37535445dd946d9e59"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#a6e78094b2c983a37535445dd946d9e59">mxc_pwrseq_regs_t::lpwkst2</a></div><div class="ttdeci">__IO uint32_t lpwkst2</div><div class="ttdoc">0x14: PWRSEQ LPWKST2 Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:94</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_a8061fe974b25823102de7c85f444ceb2"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#a8061fe974b25823102de7c85f444ceb2">mxc_pwrseq_regs_t::lpvddpd</a></div><div class="ttdeci">__IO uint32_t lpvddpd</div><div class="ttdoc">0x44: PWRSEQ LPVDDPD Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:103</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_a04874b86ca61cac518d93937357222ea"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#a04874b86ca61cac518d93937357222ea">mxc_pwrseq_regs_t::lpmemsd</a></div><div class="ttdeci">__IO uint32_t lpmemsd</div><div class="ttdoc">0x40: PWRSEQ LPMEMSD Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:102</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_a537b6832bfc78f6b1a2fe2e08a2869f4"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#a537b6832bfc78f6b1a2fe2e08a2869f4">mxc_pwrseq_regs_t::lpwken1</a></div><div class="ttdeci">__IO uint32_t lpwken1</div><div class="ttdoc">0x10: PWRSEQ LPWKEN1 Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:93</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_a28f6161d913462e38ed382f10c8f38e6"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#a28f6161d913462e38ed382f10c8f38e6">mxc_pwrseq_regs_t::lpmcreq</a></div><div class="ttdeci">__IO uint32_t lpmcreq</div><div class="ttdoc">0x54: PWRSEQ LPMCREQ Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:107</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_a01e74384b07af3d4cc25d9df3119fdde"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#a01e74384b07af3d4cc25d9df3119fdde">mxc_pwrseq_regs_t::lppwen</a></div><div class="ttdeci">__IO uint32_t lppwen</div><div class="ttdoc">0x34: PWRSEQ LPPWEN Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:100</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_aea953e86a35e4980504849547ce92a6a"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#aea953e86a35e4980504849547ce92a6a">mxc_pwrseq_regs_t::lpwken0</a></div><div class="ttdeci">__IO uint32_t lpwken0</div><div class="ttdoc">0x08: PWRSEQ LPWKEN0 Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:91</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_a3b45e8fe1081cbbe7119e15a31607a59"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#a3b45e8fe1081cbbe7119e15a31607a59">mxc_pwrseq_regs_t::lppwst</a></div><div class="ttdeci">__IO uint32_t lppwst</div><div class="ttdoc">0x30: PWRSEQ LPPWST Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:99</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_a0c14230a8bd930a7d6fb6a20f9453711"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#a0c14230a8bd930a7d6fb6a20f9453711">mxc_pwrseq_regs_t::lpwken3</a></div><div class="ttdeci">__IO uint32_t lpwken3</div><div class="ttdoc">0x20: PWRSEQ LPWKEN3 Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:97</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_a94c29a74efad6c3cebe1f55110b52e61"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#a94c29a74efad6c3cebe1f55110b52e61">mxc_pwrseq_regs_t::lpwken2</a></div><div class="ttdeci">__IO uint32_t lpwken2</div><div class="ttdoc">0x18: PWRSEQ LPWKEN2 Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:95</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_a363b89a70bd871d3b80e0fa321ed770d"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#a363b89a70bd871d3b80e0fa321ed770d">mxc_pwrseq_regs_t::lpwkst0</a></div><div class="ttdeci">__IO uint32_t lpwkst0</div><div class="ttdoc">0x04: PWRSEQ LPWKST0 Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:90</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_a5489a99b3c2604deceaa24eb3041955a"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#a5489a99b3c2604deceaa24eb3041955a">mxc_pwrseq_regs_t::gp0</a></div><div class="ttdeci">__IO uint32_t gp0</div><div class="ttdoc">0x48: PWRSEQ GP0 Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:104</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_acda7cefaab59b1351d543490c7de08fd"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#acda7cefaab59b1351d543490c7de08fd">mxc_pwrseq_regs_t::lpcn</a></div><div class="ttdeci">__IO uint32_t lpcn</div><div class="ttdoc">0x00: PWRSEQ LPCN Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:89</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_a22b51eadb62898ff2252e91f3f1d2e02"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#a22b51eadb62898ff2252e91f3f1d2e02">mxc_pwrseq_regs_t::gp1</a></div><div class="ttdeci">__IO uint32_t gp1</div><div class="ttdoc">0x4C: PWRSEQ GP1 Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:105</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_af8c6160d69b43c2cb7e61167b83945cf"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#af8c6160d69b43c2cb7e61167b83945cf">mxc_pwrseq_regs_t::lpwkst1</a></div><div class="ttdeci">__IO uint32_t lpwkst1</div><div class="ttdoc">0x0C: PWRSEQ LPWKST1 Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:92</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html">mxc_pwrseq_regs_t</a></div><div class="ttdoc">Structure type to access the PWRSEQ Registers. </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:88</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_ad3f173b5c522262557112a4a871643ce"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#ad3f173b5c522262557112a4a871643ce">mxc_pwrseq_regs_t::lpmcstat</a></div><div class="ttdeci">__IO uint32_t lpmcstat</div><div class="ttdoc">0x50: PWRSEQ LPMCSTAT Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:106</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_a846955a96142e1e7564aa77214f25a04"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#a846955a96142e1e7564aa77214f25a04">mxc_pwrseq_regs_t::lpwkst3</a></div><div class="ttdeci">__IO uint32_t lpwkst3</div><div class="ttdoc">0x1C: PWRSEQ LPWKST3 Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:96</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_3540c00680c2664f9f7e8f48ca1cab09.html">Libraries</a></li><li class="navelem"><a class="el" href="dir_a90765e41fb8b3d75926728d8eb0ba1f.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_51d3d3d6b5d37e3cf040ada011e6ffd2.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea8616b50ebe98e6a527573b9ab84a3e.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_0de815313a737240a59d0050907c72a5.html">MAX32665</a></li><li class="navelem"><a class="el" href="dir_2d7d6ffa0d44ce886c28ddb51e9a367e.html">Include</a></li><li class="navelem"><b>pwrseq_regs.h</b></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>
