var searchData=
[
  ['c_0',['C',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/unionAPSR__Type.html#a86e2c5b891ecef1ab55b1edac0da79a6',0,'APSR_Type::C'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/unionxPSR__Type.html#a40213a6b5620410cac83b0d89564609d',0,'xPSR_Type::C']]],
  ['c_1',['Startup File startup_&amp;lt;Device&amp;gt;.c',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/startup_c_pg.html',0,'']]],
  ['c_20and_20system_5f_20device_20h_2',['System Configuration Files system_&lt;Device&gt;.c and system_&lt;Device&gt;.h',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/system_c_pg.html',0,'']]],
  ['c_20deviations_3',['MISRA-C Deviations',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/coreMISRA_Exceptions_pg.html',0,'']]],
  ['c_20library_20multi_20threading_20protection_4',['Arm C library multi-threading protection',['../theory_of_operation.html#cre_rtx_proj_clib_arm',1,'']]],
  ['c_3a2012_20compliance_5',['MISRA C:2012 Compliance',['../misraCompliance5.html',1,'']]],
  ['cache_20functions_6',['Cache Functions',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__Dcache__functions__m7.html',0,'D-Cache Functions'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__Icache__functions__m7.html',0,'I-Cache Functions']]],
  ['cache_20functions_20level_201_7',['Cache Functions (Level-1)',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__cache__functions__m7.html',0,'']]],
  ['calib_8',['CALIB',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structSysTick__Type.html#afcadb0c6d35b21cdc0018658a13942de',0,'SysTick_Type']]],
  ['calls_20from_20interrupt_20service_20routines_9',['Calls from Interrupt Service Routines',['../theory_of_operation.html#CMSIS_RTOS_ISR_Calls',1,'']]],
  ['calls_20use_20assembly_20code_10',['calls use assembly code',['../misraCompliance5.html#MISRA_11',1,'[MISRA Note 11]: SVC calls use assembly code'],['../todo.html#_todo000001',1,'[MISRA Note 11]: SVC calls use assembly code']]],
  ['calls_20use_20function_20like_20macros_11',['[MISRA Note 10]: SVC calls use function-like macros',['../misraCompliance5.html#MISRA_10',1,'']]],
  ['capabilitiy_20defines_12',['Device capabilitiy defines',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__device__config.html',0,'']]],
  ['caveats_13',['Caveats',['../rtos2_tutorial.html#rtos2_tutorial_mutex_caveats',1,'Mutex Caveats'],['../rtos2_tutorial.html#rtos2_tutorial_sem_caveats',1,'Semaphore Caveats']]],
  ['cb_5fmem_14',['cb_mem',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__EventFlags.html#a1e100dc33d403841ed3c344e3397868e',0,'osEventFlagsAttr_t::cb_mem'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__PoolMgmt.html#a1e100dc33d403841ed3c344e3397868e',0,'osMemoryPoolAttr_t::cb_mem'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__Message.html#a1e100dc33d403841ed3c344e3397868e',0,'osMessageQueueAttr_t::cb_mem'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__MutexMgmt.html#a1e100dc33d403841ed3c344e3397868e',0,'osMutexAttr_t::cb_mem'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__SemaphoreMgmt.html#a1e100dc33d403841ed3c344e3397868e',0,'osSemaphoreAttr_t::cb_mem'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__ThreadMgmt.html#a1e100dc33d403841ed3c344e3397868e',0,'osThreadAttr_t::cb_mem'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__TimerMgmt.html#a1e100dc33d403841ed3c344e3397868e',0,'osTimerAttr_t::cb_mem']]],
  ['cb_5fsize_15',['cb_size',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__EventFlags.html#aa55a4335d12dc2785dc00fdc292d1159',0,'osEventFlagsAttr_t::cb_size'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__PoolMgmt.html#aa55a4335d12dc2785dc00fdc292d1159',0,'osMemoryPoolAttr_t::cb_size'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__Message.html#aa55a4335d12dc2785dc00fdc292d1159',0,'osMessageQueueAttr_t::cb_size'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__MutexMgmt.html#aa55a4335d12dc2785dc00fdc292d1159',0,'osMutexAttr_t::cb_size'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__SemaphoreMgmt.html#aa55a4335d12dc2785dc00fdc292d1159',0,'osSemaphoreAttr_t::cb_size'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__ThreadMgmt.html#aa55a4335d12dc2785dc00fdc292d1159',0,'osThreadAttr_t::cb_size'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__TimerMgmt.html#aa55a4335d12dc2785dc00fdc292d1159',0,'osTimerAttr_t::cb_size']]],
  ['ccfiltr_16',['CCFILTR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structPMU__Type.html#a61fea523ea0f4e9242101cb09fc6f6a8',0,'PMU_Type']]],
  ['ccntr_17',['CCNTR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structPMU__Type.html#ada85996bd815d9eff9552794feec6d74',0,'PMU_Type']]],
  ['ccr_18',['CCR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structSCB__Type.html#a2d6653b0b70faac936046a02809b577f',0,'SCB_Type']]],
  ['cfsr_19',['CFSR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structSCB__Type.html#a0cda9e061b42373383418663092ad19a',0,'SCB_Type']]],
  ['check_20for_20proper_20pointer_20alignment_20',['[MISRA Note 7]: Check for proper pointer alignment',['../misraCompliance5.html#MISRA_7',1,'']]],
  ['checking_21',['Stack Overflow Checking',['../config_rtx5.html#threadConfig_ovfcheck',1,'']]],
  ['checking_22',['[MISRA Note 1]: Return statements for parameter checking',['../misraCompliance5.html#MISRA_1',1,'']]],
  ['cid0_23',['CID0',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structITM__Type.html#a30bb2b166b1723867da4a708935677ba',0,'ITM_Type']]],
  ['cid1_24',['CID1',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structITM__Type.html#ac40df2c3a6cef02f90b4e82c8204756f',0,'ITM_Type']]],
  ['cid2_25',['CID2',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structITM__Type.html#a8000b92e4e528ae7ac4cb8b8d9f6757d',0,'ITM_Type']]],
  ['cid3_26',['CID3',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structITM__Type.html#a43451f43f514108d9eaed5b017f8d921',0,'ITM_Type']]],
  ['cidr0_27',['CIDR0',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structPMU__Type.html#a54117364a5e8d3af0cc45769bb9b11c7',0,'PMU_Type']]],
  ['cidr1_28',['CIDR1',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structPMU__Type.html#a0eded5a42f8b81a09df17ce0a9f90897',0,'PMU_Type']]],
  ['cidr2_29',['CIDR2',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structPMU__Type.html#a94fa4cd97b83324090d6e696f3568415',0,'PMU_Type']]],
  ['cidr3_30',['CIDR3',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structPMU__Type.html#aff7ed1b5979deb4fb0a536aa477c6830',0,'PMU_Type']]],
  ['claimclr_31',['CLAIMCLR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structTPI__Type.html#a0e10e292cb019a832b03ddd055b2f6ac',0,'TPI_Type']]],
  ['claimset_32',['CLAIMSET',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structTPI__Type.html#af8b7d15fa5252b733dd4b11fa1b5730a',0,'TPI_Type']]],
  ['classes_33',['Safety Classes',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/rtos_process_isolation_safety_class.html',0,'']]],
  ['clock_20configuration_34',['System and Clock Configuration',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__system__init__gr.html',0,'']]],
  ['cmsis_20core_35',['Using CMSIS-Core',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/using_pg.html',0,'']]],
  ['cmsis_20core_20device_20files_36',['CMSIS-Core Device Files',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/cmsis_device_files.html',0,'']]],
  ['cmsis_20core_20files_37',['CMSIS-Core Files',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/cmsis_core_files.html',0,'']]],
  ['cmsis_20packs_38',['Delivery in CMSIS-Packs',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/cmsis_files_dfps.html',0,'']]],
  ['cmsis_20rtos2_20api_39',['CMSIS RTOS2 API',['../rtos2_tutorial.html#rtos2_tutorial_access',1,'Accessing the CMSIS-RTOS2 API'],['../group__rtos2__api.html',1,'CMSIS-RTOS2 API'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS.html',0,'CMSIS-RTOS2 API']]],
  ['cmsis_20rtos2_20interface_40',['Using CMSIS-RTOS2 Interface',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/usingOS2.html',0,'']]],
  ['cmsis_20rtos2_20project_41',['Exercise 1 - A First CMSIS-RTOS2 Project',['../rtos2_tutorial.html#rtos2_tutorial_ex1',1,'']]],
  ['cmsis_20rtx_42',['Access to CMSIS-RTX',['../index.html#rtx_access',1,'']]],
  ['cnt_43',['cnt',['../structosRtxInfo__t_8isr__queue.html#a2817f701d5e1a1181e657251363295fd',1,'osRtxInfo_t.isr_queue']]],
  ['cnt_5falloc_44',['cnt_alloc',['../structosRtxObjectMemUsage__t.html#a6bc379cb485caaa1bd9b63abbc79a4ec',1,'osRtxObjectMemUsage_t']]],
  ['cnt_5ffree_45',['cnt_free',['../structosRtxObjectMemUsage__t.html#a5916fa670084fea56a52ba450565da4b',1,'osRtxObjectMemUsage_t']]],
  ['cntenclr_46',['CNTENCLR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structPMU__Type.html#a3c24c882b1679390b1dd957dbd0f0bf6',0,'PMU_Type']]],
  ['cntenset_47',['CNTENSET',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structPMU__Type.html#a030ee86cd33b72a0c5e66fbaf418d1be',0,'PMU_Type']]],
  ['code_48',['code',['../misraCompliance5.html#MISRA_11',1,'[MISRA Note 11]: SVC calls use assembly code'],['../todo.html#_todo000001',1,'[MISRA Note 11]: SVC calls use assembly code']]],
  ['codes_49',['Flags Functions Error Codes',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__flags__error__codes.html',0,'']]],
  ['common_50',['common',['../structosRtxInfo__t_8mem.html#a9efab2399c7c560b34de477b9aa0a465',1,'osRtxInfo_t.mem']]],
  ['common_5faddr_51',['common_addr',['../structosRtxConfig__t_8mem.html#a2d0644ba3070f630371f24c452e2a26f',1,'osRtxConfig_t.mem']]],
  ['common_5fsize_52',['common_size',['../structosRtxConfig__t_8mem.html#adb7453887f86cc0d98e37becf4c83682',1,'osRtxConfig_t.mem']]],
  ['communication_53',['Inter-thread Communication',['../rtos2_tutorial.html#rtos2_tutorial_interthread_com',1,'']]],
  ['comp0_54',['COMP0',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#a61c2965af5bc0643f9af65620b0e67c9',0,'DWT_Type']]],
  ['comp1_55',['COMP1',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#a38714af6b7fa7c64d68f5e1efbe7a931',0,'DWT_Type']]],
  ['comp2_56',['COMP2',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#a5ae6dde39989f27bae90afc2347deb46',0,'DWT_Type']]],
  ['comp3_57',['COMP3',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#a85eb73d1848ac3f82d39d6c3e8910847',0,'DWT_Type']]],
  ['compiler_20control_58',['Compiler Control',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__compiler__conntrol__gr.html',0,'']]],
  ['compliance_59',['MISRA C:2012 Compliance',['../misraCompliance5.html',1,'']]],
  ['conclusion_60',['Conclusion',['../rtos2_tutorial.html#rtos2_tutorial_conclusion',1,'']]],
  ['configuration_61',['Configuration',['../rtos2_tutorial.html#rtos2_tutorial_config',1,'Configuration'],['../config_rtx5.html#eventFlagsConfig',1,'Event Flags Configuration'],['../config_rtx5.html#evtrecConfig',1,'Event Recorder Configuration'],['../config_rtx5.html#evtrecConfigGlobIni',1,'Global Configuration'],['../config_rtx5.html#memPoolConfig',1,'Memory Pool Configuration'],['../config_rtx5.html#msgQueueConfig',1,'Message Queue Configuration'],['../config_rtx5.html#mutexConfig',1,'Mutex Configuration'],['../config_rtx5.html#semaphoreConfig',1,'Semaphore Configuration'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__system__init__gr.html',0,'System and Clock Configuration'],['../config_rtx5.html#systemConfig',1,'System Configuration'],['../rtos2_tutorial.html#rtos2_tutorial_config_sys',1,'System Configuration'],['../rtos2_tutorial.html#rtos2_tutorial_config_sys_timer',1,'System Timer Configuration'],['../config_rtx5.html#threadConfig',1,'Thread Configuration'],['../rtos2_tutorial.html#rtos2_tutorial_config_thread',1,'Thread Configuration'],['../config_rtx5.html#timerConfig',1,'Timer Configuration']]],
  ['configuration_62',['Manual event configuration',['../config_rtx5.html#systemConfig_event_recording',1,'']]],
  ['configuration_20files_20system_5f_20device_20c_20and_20system_5f_20device_20h_63',['System Configuration Files system_&lt;Device&gt;.c and system_&lt;Device&gt;.h',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/system_c_pg.html',0,'']]],
  ['configuration_20of_20thread_20count_20and_20stack_20space_64',['Configuration of Thread Count and Stack Space',['../config_rtx5.html#threadConfig_countstack',1,'']]],
  ['configure_20rtx_20v5_65',['Configure RTX v5',['../config_rtx5.html',1,'']]],
  ['considerations_66',['Security Considerations',['../index.html#rtx_security',1,'']]],
  ['context_20management_67',['RTOS Context Management',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__context__trustzone__functions.html',0,'']]],
  ['control_68',['Control',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__compiler__conntrol__gr.html',0,'Compiler Control'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__KernelCtrl.html',0,'Kernel Information and Control'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__version__control__gr.html',0,'Version Control']]],
  ['control_20block_20sizes_69',['Control Block Sizes',['../rtx_system_reqs.html#pControlBlockSizes',1,'']]],
  ['control_20blocks_70',['control blocks',['../misraCompliance5.html#MISRA_3',1,'[MISRA Note 3]: Conversion to unified object control blocks'],['../misraCompliance5.html#MISRA_4',1,'[MISRA Note 4]: Conversion from unified object control blocks']]],
  ['control_5ftype_71',['CONTROL_Type',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/unionCONTROL__Type.html',0,'']]],
  ['conversion_20from_20unified_20object_20control_20blocks_72',['[MISRA Note 4]: Conversion from unified object control blocks',['../misraCompliance5.html#MISRA_4',1,'']]],
  ['conversion_20from_20user_20provided_20storage_73',['[MISRA Note 6]: Conversion from user provided storage',['../misraCompliance5.html#MISRA_6',1,'']]],
  ['conversion_20to_20object_20types_74',['[MISRA Note 5]: Conversion to object types',['../misraCompliance5.html#MISRA_5',1,'']]],
  ['conversion_20to_20unified_20object_20control_20blocks_75',['[MISRA Note 3]: Conversion to unified object control blocks',['../misraCompliance5.html#MISRA_3',1,'']]],
  ['conversions_20for_20register_20access_76',['[MISRA Note 9]: Pointer conversions for register access',['../misraCompliance5.html#MISRA_9',1,'']]],
  ['copy_20mailbox_77',['Exercise 18 - Zero Copy Mailbox',['../rtos2_tutorial.html#rtos2_tutorial_ex18',1,'']]],
  ['core_78',['Using CMSIS-Core',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/using_pg.html',0,'']]],
  ['core_20device_20files_79',['CMSIS-Core Device Files',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/cmsis_device_files.html',0,'']]],
  ['core_20files_80',['CMSIS-Core Files',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/cmsis_core_files.html',0,'']]],
  ['core_20register_20access_81',['Core Register Access',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__Core__Register__gr.html',0,'']]],
  ['core_20register_20access_20functions_82',['Core Register Access Functions',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__coreregister__trustzone__functions.html',0,'']]],
  ['core_5fdevice_5ffiles_2emd_83',['core_device_files.md',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/core__device__files_8md.html',0,'']]],
  ['core_5fdevice_5fh_2emd_84',['core_device_h.md',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/core__device__h_8md.html',0,'']]],
  ['core_5ffiles_5fin_5fpacks_2emd_85',['core_files_in_packs.md',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/core__files__in__packs_8md.html',0,'']]],
  ['core_5flinker_5fsct_2emd_86',['core_linker_sct.md',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/core__linker__sct_8md.html',0,'']]],
  ['core_5fpartition_5fdevice_5fh_2emd_87',['core_partition_device_h.md',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/core__partition__device__h_8md.html',0,'']]],
  ['core_5fstartup_5fc_2emd_88',['core_startup_c.md',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/core__startup__c_8md.html',0,'']]],
  ['core_5fstd_5ffiles_2emd_89',['core_std_files.md',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/core__std__files_8md.html',0,'']]],
  ['core_5fsystem_5ffiles_2emd_90',['core_system_files.md',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/core__system__files_8md.html',0,'']]],
  ['coredebug_5ftype_91',['CoreDebug_Type',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structCoreDebug__Type.html',0,'']]],
  ['cortex_20a_92',['Additional requirements for RTX on Cortex-A',['../cre_rtx_proj.html#cre_rtx_cortexa',1,'']]],
  ['cortex_20a5_20a7_20a9_20target_20processor_93',['Cortex-A5/A7/A9 target processor',['../rtx_system_reqs.html#tpCortexA5_A7_A9',1,'']]],
  ['cortex_20m_94',['Using Interrupts on Cortex-M',['../theory_of_operation.html#cre_UsingIRQs',1,'']]],
  ['cortex_20m0_20m0_20m23_20device_95',['Cortex-M0/M0+/M23 device',['../rtx_system_reqs.html#tpCortexM0_M0P_M23',1,'']]],
  ['cortex_20m3_20m4_20m7_20m33_20m35p_20m55_20m85_20device_96',['Cortex-M3/M4/M7/M33/M35P/M55/M85 device',['../rtx_system_reqs.html#tpCortexM3_M4_M7_M33_M35P',1,'']]],
  ['cortex_20m55_97',['PMU Events for Cortex-M55',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__events__armcm55.html',0,'']]],
  ['cortex_20m85_98',['PMU Events for Cortex-M85',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__events__armcm85.html',0,'']]],
  ['count_20and_20stack_20space_99',['Configuration of Thread Count and Stack Space',['../config_rtx5.html#threadConfig_countstack',1,'']]],
  ['counters_100',['Object Memory Usage Counters',['../config_rtx5.html#systemConfig_usage_counters',1,'']]],
  ['cpacr_101',['CPACR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structSCB__Type.html#ac6a860c1b8d8154a1f00d99d23b67764',0,'SCB_Type']]],
  ['cpicnt_102',['CPICNT',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#a2c08096c82abe245c0fa97badc458154',0,'DWT_Type']]],
  ['cppwr_103',['CPPWR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structICB__Type.html#ae81003a1446544876fc9c9eccffddab7',0,'ICB_Type::CPPWR'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structSCnSCB__Type.html#a356efebfcbdaecaf1176e6cd86a60bf1',0,'SCnSCB_Type::CPPWR']]],
  ['cpu_20instructions_104',['Intrinsic Functions for CPU Instructions',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__intrinsic__CPU__gr.html',0,'']]],
  ['cpuid_105',['CPUID',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structSCB__Type.html#a21e08d546d8b641bee298a459ea73e46',0,'SCB_Type']]],
  ['create_20an_20rtx5_20project_106',['Create an RTX5 Project',['../cre_rtx_proj.html',1,'']]],
  ['creating_20and_20managing_20threads_107',['Exercise 2 - Creating and Managing Threads',['../rtos2_tutorial.html#rtos2_tutorial_ex2',1,'']]],
  ['creating_20threads_108',['Creating Threads',['../rtos2_tutorial.html#rtos2_tutorial_thread_create',1,'']]],
  ['cspsr_109',['CSPSR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structTPI__Type.html#a8826aa84e5806053395a742d38d59d0f',0,'TPI_Type']]],
  ['ctrl_110',['CTRL',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#add790c53410023b3b581919bb681fe2a',0,'DWT_Type::CTRL'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structMPU__Type.html#a769178ef949f0d5d8f18ddbd9e4e926f',0,'MPU_Type::CTRL'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structPMU__Type.html#aba9bddd6b49c88e38f4bb79d32002c3c',0,'PMU_Type::CTRL'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structSysTick__Type.html#a875e7afa5c4fd43997fb544a4ac6e37e',0,'SysTick_Type::CTRL']]],
  ['curr_111',['curr',['../structosRtxInfo__t_8thread_8run.html#a09c2a312ca0311b5e24340fe8f827077',1,'osRtxInfo_t.thread.run']]],
  ['cyccnt_112',['CYCCNT',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structDWT__Type.html#a102eaa529d9098242851cb57c52b42d9',0,'DWT_Type']]]
];
