/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire [15:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [9:0] celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_52z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire [4:0] celloutsig_0_77z;
  wire [21:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_85z;
  wire [4:0] celloutsig_0_86z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~(_00_ & celloutsig_0_17z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[5] | celloutsig_0_0z[2]);
  assign celloutsig_1_5z = ~in_data[172];
  assign celloutsig_0_18z = ~celloutsig_0_0z[6];
  assign celloutsig_0_76z = ~(celloutsig_0_39z[6] ^ celloutsig_0_7z[0]);
  assign celloutsig_0_10z = ~(celloutsig_0_5z[0] ^ celloutsig_0_0z[2]);
  assign celloutsig_1_19z = ~(celloutsig_1_9z[0] ^ celloutsig_1_2z);
  assign celloutsig_0_14z = ~(celloutsig_0_6z ^ celloutsig_0_5z[3]);
  reg [6:0] _10_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 7'h00;
    else _10_ <= celloutsig_0_25z[6:0];
  assign { _01_[6], _00_, _01_[4:0] } = _10_;
  assign celloutsig_0_13z = { celloutsig_0_0z[3], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_12z } & celloutsig_0_7z[14:1];
  assign celloutsig_0_46z = { celloutsig_0_39z[2:0], celloutsig_0_9z } / { 1'h1, celloutsig_0_16z, celloutsig_0_36z, celloutsig_0_1z };
  assign celloutsig_0_19z = { in_data[88:85], celloutsig_0_15z, celloutsig_0_15z } / { 1'h1, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_24z = { celloutsig_0_12z[4:3], celloutsig_0_10z } / { 1'h1, celloutsig_0_19z[2:1] };
  assign celloutsig_0_4z = { celloutsig_0_0z[2:0], celloutsig_0_1z } <= celloutsig_0_3z[5:2];
  assign celloutsig_0_47z = in_data[53:10] <= { celloutsig_0_3z[6:5], celloutsig_0_9z, celloutsig_0_45z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_34z, celloutsig_0_43z, celloutsig_0_45z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_35z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_37z, celloutsig_0_30z, celloutsig_0_34z };
  assign celloutsig_0_6z = { celloutsig_0_3z[6:5], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z } <= { in_data[30:25], celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_0z[3:0] <= celloutsig_1_9z[8:5];
  assign celloutsig_0_36z = { celloutsig_0_19z[2:0], celloutsig_0_22z, celloutsig_0_35z, celloutsig_0_14z, celloutsig_0_10z } && { celloutsig_0_34z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_30z };
  assign celloutsig_0_37z = { celloutsig_0_7z[16:5], _01_[6], _00_, _01_[4:0], celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_34z } && 1'h1;
  assign celloutsig_1_2z = { celloutsig_1_1z[9:3], celloutsig_1_1z } && { in_data[144:138], celloutsig_1_1z };
  assign celloutsig_0_34z = { celloutsig_0_28z[9], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_18z } || { in_data[16:14], celloutsig_0_10z };
  assign celloutsig_0_64z = { celloutsig_0_46z[1], celloutsig_0_47z, celloutsig_0_15z } || { celloutsig_0_28z[2], celloutsig_0_45z, celloutsig_0_43z };
  assign celloutsig_0_43z = celloutsig_0_13z[10:8] < celloutsig_0_12z[4:2];
  assign celloutsig_0_45z = { celloutsig_0_39z[4], celloutsig_0_10z, celloutsig_0_36z, celloutsig_0_34z } < { celloutsig_0_8z[3:2], celloutsig_0_9z, celloutsig_0_18z };
  assign celloutsig_1_4z = in_data[117:114] < { celloutsig_1_0z[4:2], celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_7z[16:15], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_8z[3:1], 1'h1 } < { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_8z[3:1], 1'h1, celloutsig_0_6z };
  assign celloutsig_0_20z = { celloutsig_0_5z[1:0], celloutsig_0_1z, celloutsig_0_8z[3:1], 1'h1, celloutsig_0_15z, celloutsig_0_19z } < { celloutsig_0_5z[3:1], celloutsig_0_15z, celloutsig_0_8z[3:1], 1'h1, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_16z = celloutsig_0_0z[5] & ~(celloutsig_0_12z[5]);
  assign celloutsig_0_17z = celloutsig_0_7z[18] & ~(celloutsig_0_12z[5]);
  assign celloutsig_0_26z = celloutsig_0_7z[9:1] % { 1'h1, celloutsig_0_19z[4], celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_3z[3:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z } % { 1'h1, in_data[56:37], celloutsig_0_1z };
  assign celloutsig_0_85z = { celloutsig_0_3z[6:3], celloutsig_0_45z, celloutsig_0_30z } % { 1'h1, _01_[4:0] };
  assign celloutsig_0_86z = celloutsig_0_77z % { 1'h1, celloutsig_0_2z, celloutsig_0_52z };
  assign celloutsig_0_25z = celloutsig_0_24z[2] ? { in_data[74:66], celloutsig_0_9z } : { celloutsig_0_13z[13:5], celloutsig_0_15z };
  assign celloutsig_0_77z = { celloutsig_0_0z[6:5], celloutsig_0_18z, celloutsig_0_33z, celloutsig_0_76z } | { celloutsig_0_25z[6:3], celloutsig_0_64z };
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z } | in_data[109:100];
  assign celloutsig_0_3z = { celloutsig_0_0z[6:1], celloutsig_0_1z } | { in_data[19:14], celloutsig_0_2z };
  assign celloutsig_0_15z = | { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z[5:0] };
  assign celloutsig_0_23z = | { celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_12z[1:0], celloutsig_0_9z, in_data[91:83] };
  assign celloutsig_0_2z = | in_data[91:83];
  assign celloutsig_0_0z = in_data[50:44] << in_data[19:13];
  assign celloutsig_1_1z = in_data[174:162] << in_data[158:146];
  assign celloutsig_0_12z = { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_8z[3:1], 1'h1 } << { celloutsig_0_5z[2:0], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_39z = { celloutsig_0_13z[2:0], _01_[6], _00_, _01_[4:0] } >> { celloutsig_0_18z, celloutsig_0_26z };
  assign celloutsig_0_22z = celloutsig_0_19z[4:1] >>> { celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_28z = { celloutsig_0_19z[3:0], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_25z } - { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_22z };
  assign celloutsig_0_5z = { celloutsig_0_0z[6:4], celloutsig_0_2z } ^ celloutsig_0_0z[4:1];
  assign celloutsig_0_52z = celloutsig_0_26z[2:0] ^ celloutsig_0_46z[2:0];
  assign celloutsig_1_0z = in_data[139:132] ^ in_data[160:153];
  assign celloutsig_0_35z = ~((celloutsig_0_16z & celloutsig_0_16z) | celloutsig_0_15z);
  assign celloutsig_0_9z = ~((celloutsig_0_0z[1] & celloutsig_0_0z[3]) | celloutsig_0_2z);
  assign celloutsig_0_30z = ~((celloutsig_0_1z & celloutsig_0_26z[1]) | celloutsig_0_11z);
  assign { celloutsig_0_8z[1], celloutsig_0_8z[2], celloutsig_0_8z[3] } = { celloutsig_0_4z, celloutsig_0_1z, in_data[72] } ~^ { celloutsig_0_3z[4], celloutsig_0_3z[5], celloutsig_0_3z[6] };
  assign _01_[5] = _00_;
  assign celloutsig_0_8z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[37:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
