Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jul 31 15:18:26 2020
| Host         : DESKTOP-52TN4RU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file smg_timing_summary_routed.rpt -pb smg_timing_summary_routed.pb -rpx smg_timing_summary_routed.rpx -warn_on_violation
| Design       : smg
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 37 register/latch pins with no clock driven by root clock pin: U3/clk_10Hz_reg/Q (HIGH)

 There are 485 register/latch pins with no clock driven by root clock pin: U7/clk_system_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1397 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.991        0.000                      0                   65        0.104        0.000                      0                   65        2.878        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk_10/inst/clk_in1          {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 3.378}        6.757           148.000         
    U7/rgb2dvi/U0/SerialClk  {0.000 0.676}        1.351           740.000         
  clkfbout_clk_wiz_0         {0.000 25.000}       50.000          20.000          
sys_clk_pin                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_10/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.567        0.000                      0                    1        0.280        0.000                      0                    1        2.878        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  
sys_clk_pin                 4.991        0.000                      0                   64        0.104        0.000                      0                   64        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_10/inst/clk_in1
  To Clock:  clk_10/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.878ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 U7/clk_system_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.378ns period=6.757ns})
  Destination:            U7/clk_system_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.378ns period=6.757ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.757ns  (clk_out1_clk_wiz_0 rise@6.757ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.644%)  route 0.522ns (47.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 8.200 - 6.757 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.571     1.571    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=1, routed)           1.562     1.562    U7/clk_out1
    SLICE_X16Y46         FDRE                                         r  U7/clk_system_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  U7/clk_system_reg/Q
                         net (fo=2, routed)           0.522     2.540    U7/clk_system_reg_0
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.664 r  U7/clk_system_i_1/O
                         net (fo=1, routed)           0.000     2.664    U7/clk_system_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  U7/clk_system_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.757     6.757 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.757 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.453     8.210    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     5.088 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     6.666    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     6.757 r  clk_10/inst/clkout1_buf/O
                         net (fo=1, routed)           1.443     8.200    U7/clk_out1
    SLICE_X16Y46         FDRE                                         r  U7/clk_system_reg/C
                         clock pessimism              0.119     8.319    
                         clock uncertainty           -0.117     8.202    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.029     8.231    U7/clk_system_reg
  -------------------------------------------------------------------
                         required time                          8.231    
                         arrival time                          -2.664    
  -------------------------------------------------------------------
                         slack                                  5.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U7/clk_system_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.378ns period=6.757ns})
  Destination:            U7/clk_system_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.378ns period=6.757ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.547     0.547    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=1, routed)           0.560     0.560    U7/clk_out1
    SLICE_X16Y46         FDRE                                         r  U7/clk_system_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  U7/clk_system_reg/Q
                         net (fo=2, routed)           0.185     0.885    U7/clk_system_reg_0
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.930 r  U7/clk_system_i_1/O
                         net (fo=1, routed)           0.000     0.930    U7/clk_system_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  U7/clk_system_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.815     0.815    clk_10/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_10/inst/clkout1_buf/O
                         net (fo=1, routed)           0.831     0.831    U7/clk_out1
    SLICE_X16Y46         FDRE                                         r  U7/clk_system_reg/C
                         clock pessimism             -0.271     0.560    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.091     0.651    U7/clk_system_reg
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.378 }
Period(ns):         6.757
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.757       4.602      BUFGCTRL_X0Y6    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.757       5.508      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.757       5.757      SLICE_X16Y46     U7/clk_system_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.757       206.603    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.378       2.878      SLICE_X16Y46     U7/clk_system_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.378       2.878      SLICE_X16Y46     U7/clk_system_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.378       2.878      SLICE_X16Y46     U7/clk_system_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.378       2.878      SLICE_X16Y46     U7/clk_system_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.058ns (23.404%)  route 3.463ns (76.596%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.501 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.062    U3/clk_100MHz
    SLICE_X15Y43         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.351    U3/clk_10Hz_cnt[4]
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.594     7.070    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.220 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           0.948     8.168    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X14Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.496 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          1.087     9.583    U3/clk_10Hz
    SLICE_X15Y49         FDRE                                         r  U3/clk_10Hz_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.443    14.766    U3/clk_100MHz
    SLICE_X15Y49         FDRE                                         r  U3/clk_10Hz_cnt_reg[25]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X15Y49         FDRE (Setup_fdre_C_R)       -0.429    14.574    U3/clk_10Hz_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.058ns (23.404%)  route 3.463ns (76.596%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.501 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.062    U3/clk_100MHz
    SLICE_X15Y43         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.351    U3/clk_10Hz_cnt[4]
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.594     7.070    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.220 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           0.948     8.168    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X14Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.496 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          1.087     9.583    U3/clk_10Hz
    SLICE_X15Y49         FDRE                                         r  U3/clk_10Hz_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.443    14.766    U3/clk_100MHz
    SLICE_X15Y49         FDRE                                         r  U3/clk_10Hz_cnt_reg[26]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X15Y49         FDRE (Setup_fdre_C_R)       -0.429    14.574    U3/clk_10Hz_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.058ns (23.404%)  route 3.463ns (76.596%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.501 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.062    U3/clk_100MHz
    SLICE_X15Y43         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.351    U3/clk_10Hz_cnt[4]
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.594     7.070    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.220 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           0.948     8.168    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X14Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.496 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          1.087     9.583    U3/clk_10Hz
    SLICE_X15Y49         FDRE                                         r  U3/clk_10Hz_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.443    14.766    U3/clk_100MHz
    SLICE_X15Y49         FDRE                                         r  U3/clk_10Hz_cnt_reg[27]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X15Y49         FDRE (Setup_fdre_C_R)       -0.429    14.574    U3/clk_10Hz_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.058ns (23.404%)  route 3.463ns (76.596%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.501 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.062    U3/clk_100MHz
    SLICE_X15Y43         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.351    U3/clk_10Hz_cnt[4]
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.594     7.070    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.220 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           0.948     8.168    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X14Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.496 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          1.087     9.583    U3/clk_10Hz
    SLICE_X15Y49         FDRE                                         r  U3/clk_10Hz_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.443    14.766    U3/clk_100MHz
    SLICE_X15Y49         FDRE                                         r  U3/clk_10Hz_cnt_reg[28]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X15Y49         FDRE (Setup_fdre_C_R)       -0.429    14.574    U3/clk_10Hz_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.058ns (25.484%)  route 3.094ns (74.516%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 14.756 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.501 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.062    U3/clk_100MHz
    SLICE_X15Y43         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.351    U3/clk_10Hz_cnt[4]
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.594     7.070    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.220 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           0.948     8.168    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X14Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.496 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          0.718     9.214    U3/clk_10Hz
    SLICE_X15Y50         FDRE                                         r  U3/clk_10Hz_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.433    14.756    U3/clk_100MHz
    SLICE_X15Y50         FDRE                                         r  U3/clk_10Hz_cnt_reg[29]/C
                         clock pessimism              0.178    14.933    
                         clock uncertainty           -0.035    14.898    
    SLICE_X15Y50         FDRE (Setup_fdre_C_R)       -0.429    14.469    U3/clk_10Hz_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.058ns (25.484%)  route 3.094ns (74.516%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 14.756 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.501 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.062    U3/clk_100MHz
    SLICE_X15Y43         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.351    U3/clk_10Hz_cnt[4]
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.594     7.070    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.220 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           0.948     8.168    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X14Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.496 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          0.718     9.214    U3/clk_10Hz
    SLICE_X15Y50         FDRE                                         r  U3/clk_10Hz_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.433    14.756    U3/clk_100MHz
    SLICE_X15Y50         FDRE                                         r  U3/clk_10Hz_cnt_reg[30]/C
                         clock pessimism              0.178    14.933    
                         clock uncertainty           -0.035    14.898    
    SLICE_X15Y50         FDRE (Setup_fdre_C_R)       -0.429    14.469    U3/clk_10Hz_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.058ns (25.484%)  route 3.094ns (74.516%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 14.756 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.501 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.062    U3/clk_100MHz
    SLICE_X15Y43         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.351    U3/clk_10Hz_cnt[4]
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.594     7.070    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.220 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           0.948     8.168    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X14Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.496 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          0.718     9.214    U3/clk_10Hz
    SLICE_X15Y50         FDRE                                         r  U3/clk_10Hz_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.433    14.756    U3/clk_100MHz
    SLICE_X15Y50         FDRE                                         r  U3/clk_10Hz_cnt_reg[31]/C
                         clock pessimism              0.178    14.933    
                         clock uncertainty           -0.035    14.898    
    SLICE_X15Y50         FDRE (Setup_fdre_C_R)       -0.429    14.469    U3/clk_10Hz_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.058ns (24.946%)  route 3.183ns (75.054%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.501 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.062    U3/clk_100MHz
    SLICE_X15Y43         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.351    U3/clk_10Hz_cnt[4]
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.594     7.070    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.220 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           0.948     8.168    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X14Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.496 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          0.808     9.303    U3/clk_10Hz
    SLICE_X15Y47         FDRE                                         r  U3/clk_10Hz_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.443    14.766    U3/clk_100MHz
    SLICE_X15Y47         FDRE                                         r  U3/clk_10Hz_cnt_reg[17]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X15Y47         FDRE (Setup_fdre_C_R)       -0.429    14.574    U3/clk_10Hz_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.058ns (24.946%)  route 3.183ns (75.054%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.501 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.062    U3/clk_100MHz
    SLICE_X15Y43         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.351    U3/clk_10Hz_cnt[4]
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.594     7.070    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.220 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           0.948     8.168    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X14Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.496 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          0.808     9.303    U3/clk_10Hz
    SLICE_X15Y47         FDRE                                         r  U3/clk_10Hz_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.443    14.766    U3/clk_100MHz
    SLICE_X15Y47         FDRE                                         r  U3/clk_10Hz_cnt_reg[18]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X15Y47         FDRE (Setup_fdre_C_R)       -0.429    14.574    U3/clk_10Hz_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 1.058ns (24.946%)  route 3.183ns (75.054%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.405    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.501 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561     5.062    U3/clk_100MHz
    SLICE_X15Y43         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.833     6.351    U3/clk_10Hz_cnt[4]
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.475 f  U3/clk_10Hz_cnt[31]_i_8/O
                         net (fo=1, routed)           0.594     7.070    U3/clk_10Hz_cnt[31]_i_8_n_0
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.220 f  U3/clk_10Hz_cnt[31]_i_4/O
                         net (fo=2, routed)           0.948     8.168    U3/clk_10Hz_cnt[31]_i_4_n_0
    SLICE_X14Y46         LUT4 (Prop_lut4_I1_O)        0.328     8.496 r  U3/clk_10Hz_cnt[31]_i_1/O
                         net (fo=31, routed)          0.808     9.303    U3/clk_10Hz
    SLICE_X15Y47         FDRE                                         r  U3/clk_10Hz_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.373    11.373 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.232    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.323 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.443    14.766    U3/clk_100MHz
    SLICE_X15Y47         FDRE                                         r  U3/clk_10Hz_cnt_reg[19]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X15Y47         FDRE (Setup_fdre_C_R)       -0.429    14.574    U3/clk_10Hz_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.564     1.431    U3/clk_100MHz
    SLICE_X15Y49         FDRE                                         r  U3/clk_10Hz_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  U3/clk_10Hz_cnt_reg[28]/Q
                         net (fo=2, routed)           0.120     1.692    U3/clk_10Hz_cnt[28]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.852 r  U3/clk_10Hz_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.853    U3/clk_10Hz_cnt_reg[28]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.907 r  U3/clk_10Hz_cnt_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.907    U3/clk_10Hz_cnt_reg[31]_i_2_n_7
    SLICE_X15Y50         FDRE                                         r  U3/clk_10Hz_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.830     1.941    U3/clk_100MHz
    SLICE_X15Y50         FDRE                                         r  U3/clk_10Hz_cnt_reg[29]/C
                         clock pessimism             -0.243     1.698    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.803    U3/clk_10Hz_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.564     1.431    U3/clk_100MHz
    SLICE_X15Y49         FDRE                                         r  U3/clk_10Hz_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  U3/clk_10Hz_cnt_reg[28]/Q
                         net (fo=2, routed)           0.120     1.692    U3/clk_10Hz_cnt[28]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.852 r  U3/clk_10Hz_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.853    U3/clk_10Hz_cnt_reg[28]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.918 r  U3/clk_10Hz_cnt_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.918    U3/clk_10Hz_cnt_reg[31]_i_2_n_5
    SLICE_X15Y50         FDRE                                         r  U3/clk_10Hz_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.830     1.941    U3/clk_100MHz
    SLICE_X15Y50         FDRE                                         r  U3/clk_10Hz_cnt_reg[31]/C
                         clock pessimism             -0.243     1.698    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.803    U3/clk_10Hz_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.564     1.431    U3/clk_100MHz
    SLICE_X15Y49         FDRE                                         r  U3/clk_10Hz_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  U3/clk_10Hz_cnt_reg[28]/Q
                         net (fo=2, routed)           0.120     1.692    U3/clk_10Hz_cnt[28]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.852 r  U3/clk_10Hz_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.853    U3/clk_10Hz_cnt_reg[28]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.943 r  U3/clk_10Hz_cnt_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.943    U3/clk_10Hz_cnt_reg[31]_i_2_n_6
    SLICE_X15Y50         FDRE                                         r  U3/clk_10Hz_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.830     1.941    U3/clk_100MHz
    SLICE_X15Y50         FDRE                                         r  U3/clk_10Hz_cnt_reg[30]/C
                         clock pessimism             -0.243     1.698    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.803    U3/clk_10Hz_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.563     1.430    U3/clk_100MHz
    SLICE_X14Y46         FDRE                                         r  U3/clk_10Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  U3/clk_10Hz_reg/Q
                         net (fo=2, routed)           0.175     1.769    U3/clk_10Hz_reg_0
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.814 r  U3/clk_10Hz_i_1/O
                         net (fo=1, routed)           0.000     1.814    U3/clk_10Hz_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  U3/clk_10Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.832     1.942    U3/clk_100MHz
    SLICE_X14Y46         FDRE                                         r  U3/clk_10Hz_reg/C
                         clock pessimism             -0.512     1.430    
    SLICE_X14Y46         FDRE (Hold_fdre_C_D)         0.120     1.550    U3/clk_10Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.563     1.430    U3/clk_100MHz
    SLICE_X15Y45         FDRE                                         r  U3/clk_10Hz_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  U3/clk_10Hz_cnt_reg[12]/Q
                         net (fo=2, routed)           0.120     1.691    U3/clk_10Hz_cnt[12]
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  U3/clk_10Hz_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    U3/clk_10Hz_cnt_reg[12]_i_1_n_4
    SLICE_X15Y45         FDRE                                         r  U3/clk_10Hz_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.832     1.942    U3/clk_100MHz
    SLICE_X15Y45         FDRE                                         r  U3/clk_10Hz_cnt_reg[12]/C
                         clock pessimism             -0.512     1.430    
    SLICE_X15Y45         FDRE (Hold_fdre_C_D)         0.105     1.535    U3/clk_10Hz_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.563     1.430    U3/clk_100MHz
    SLICE_X15Y46         FDRE                                         r  U3/clk_10Hz_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  U3/clk_10Hz_cnt_reg[16]/Q
                         net (fo=2, routed)           0.120     1.691    U3/clk_10Hz_cnt[16]
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  U3/clk_10Hz_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    U3/clk_10Hz_cnt_reg[16]_i_1_n_4
    SLICE_X15Y46         FDRE                                         r  U3/clk_10Hz_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.832     1.942    U3/clk_100MHz
    SLICE_X15Y46         FDRE                                         r  U3/clk_10Hz_cnt_reg[16]/C
                         clock pessimism             -0.512     1.430    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.105     1.535    U3/clk_10Hz_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.563     1.430    U3/clk_100MHz
    SLICE_X15Y43         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  U3/clk_10Hz_cnt_reg[4]/Q
                         net (fo=2, routed)           0.120     1.691    U3/clk_10Hz_cnt[4]
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  U3/clk_10Hz_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    U3/clk_10Hz_cnt_reg[4]_i_1_n_4
    SLICE_X15Y43         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.832     1.942    U3/clk_100MHz
    SLICE_X15Y43         FDRE                                         r  U3/clk_10Hz_cnt_reg[4]/C
                         clock pessimism             -0.512     1.430    
    SLICE_X15Y43         FDRE (Hold_fdre_C_D)         0.105     1.535    U3/clk_10Hz_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.563     1.430    U3/clk_100MHz
    SLICE_X15Y44         FDRE                                         r  U3/clk_10Hz_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  U3/clk_10Hz_cnt_reg[8]/Q
                         net (fo=2, routed)           0.120     1.691    U3/clk_10Hz_cnt[8]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  U3/clk_10Hz_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    U3/clk_10Hz_cnt_reg[8]_i_1_n_4
    SLICE_X15Y44         FDRE                                         r  U3/clk_10Hz_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.832     1.942    U3/clk_100MHz
    SLICE_X15Y44         FDRE                                         r  U3/clk_10Hz_cnt_reg[8]/C
                         clock pessimism             -0.512     1.430    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.105     1.535    U3/clk_10Hz_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.564     1.431    U3/clk_100MHz
    SLICE_X15Y47         FDRE                                         r  U3/clk_10Hz_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  U3/clk_10Hz_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.692    U3/clk_10Hz_cnt[20]
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  U3/clk_10Hz_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    U3/clk_10Hz_cnt_reg[20]_i_1_n_4
    SLICE_X15Y47         FDRE                                         r  U3/clk_10Hz_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.833     1.943    U3/clk_100MHz
    SLICE_X15Y47         FDRE                                         r  U3/clk_10Hz_cnt_reg[20]/C
                         clock pessimism             -0.512     1.431    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.105     1.536    U3/clk_10Hz_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/clk_10Hz_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/clk_10Hz_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.842    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.564     1.431    U3/clk_100MHz
    SLICE_X15Y48         FDRE                                         r  U3/clk_10Hz_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  U3/clk_10Hz_cnt_reg[24]/Q
                         net (fo=2, routed)           0.120     1.692    U3/clk_10Hz_cnt[24]
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  U3/clk_10Hz_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    U3/clk_10Hz_cnt_reg[24]_i_1_n_4
    SLICE_X15Y48         FDRE                                         r  U3/clk_10Hz_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.082    clk_100MHz_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.833     1.943    U3/clk_100MHz
    SLICE_X15Y48         FDRE                                         r  U3/clk_10Hz_cnt_reg[24]/C
                         clock pessimism             -0.512     1.431    
    SLICE_X15Y48         FDRE (Hold_fdre_C_D)         0.105     1.536    U3/clk_10Hz_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y43   U3/clk_10Hz_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y45   U3/clk_10Hz_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y45   U3/clk_10Hz_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y45   U3/clk_10Hz_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y46   U3/clk_10Hz_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y46   U3/clk_10Hz_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y46   U3/clk_10Hz_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y46   U3/clk_10Hz_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y47   U3/clk_10Hz_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y47   U3/clk_10Hz_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y47   U3/clk_10Hz_cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y47   U3/clk_10Hz_cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y47   U3/clk_10Hz_cnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y48   U3/clk_10Hz_cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y48   U3/clk_10Hz_cnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y48   U3/clk_10Hz_cnt_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y48   U3/clk_10Hz_cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y49   U3/clk_10Hz_cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y49   U3/clk_10Hz_cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y43   U3/clk_10Hz_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y45   U3/clk_10Hz_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y45   U3/clk_10Hz_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y45   U3/clk_10Hz_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y46   U3/clk_10Hz_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y46   U3/clk_10Hz_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y46   U3/clk_10Hz_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y46   U3/clk_10Hz_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y43   U3/clk_10Hz_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y43   U3/clk_10Hz_cnt_reg[2]/C



