// Seed: 1052664480
module module_0 (
    output tri id_0
    , id_7,
    output wire id_1,
    output wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input wire id_5
);
  logic id_8 = -1;
  assign id_8 = id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd25
) (
    output supply1 id_0,
    input  supply1 _id_1,
    input  uwire   id_2
);
  assign id_0 = id_1;
  wire [1 : -1] id_4;
  logic id_5;
  ;
  assign id_0 = id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2
  );
  logic [-1 'b0 : id_1] id_6, id_7, id_8, id_9;
  parameter id_10 = !1;
endmodule
