

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Tue Aug 11 15:12:57 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls_proj_v2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1                         |        ?|        ?|  35 ~ 53 |          -|          -|      ?|    no    |
        | + Loop 1.1                      |       33|       51|  11 ~ 17 |          -|          -|      3|    no    |
        |  ++ Loop 1.1.1                  |        9|       15|   3 ~ 5  |          -|          -|      3|    no    |
        |   +++ Loop 1.1.1.1              |        1|        3|         1|          -|          -| 1 ~ 3 |    no    |
        |- Loop 2                         |        ?|        ?|         ?|          -|          -|      ?|    no    |
        | + Loop 2.1                      |        ?|        ?|         ?|          -|          -|      3|    no    |
        |  ++ Loop 2.1.1                  |        ?|        ?|         ?|          -|          -|      ?|    no    |
        |   +++ Loop 2.1.1.1              |        ?|        ?|         1|          -|          -|      ?|    no    |
        |- Loop 3                         |        ?|        ?|         ?|          -|          -|      ?|    no    |
        | + Loop 3.1                      |        ?|        ?|         ?|          -|          -|      ?|    no    |
        |  ++ Loop 3.1.1                  |        ?|        ?|         ?|          -|          -|      ?|    no    |
        |   +++ Loop 3.1.1.1              |        ?|        ?|       336|          -|          -|      ?|    no    |
        |    ++++ Loop 3.1.1.1.1          |      333|      333|       111|          -|          -|      3|    no    |
        |     +++++ Loop 3.1.1.1.1.1      |      105|      105|        35|          -|          -|      3|    no    |
        |      ++++++ Loop 3.1.1.1.1.1.1  |       33|       33|        11|          -|          -|      3|    no    |
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1235|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      5|     492|    943|    -|
|Memory           |       33|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    403|    -|
|Register         |        -|      -|    1083|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       33|      5|    1575|   2581|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|      2|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |conv2d_AXILiteS_s_axi_U  |conv2d_AXILiteS_s_axi  |        0|      0|  144|  232|    0|
    |conv2d_fadd_32ns_bkb_U1  |conv2d_fadd_32ns_bkb   |        0|      2|  205|  390|    0|
    |conv2d_fmul_32ns_cud_U2  |conv2d_fmul_32ns_cud   |        0|      3|  143|  321|    0|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |Total                    |                       |        0|      5|  492|  943|    0|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |     Module     | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+----------------+---------+---+----+-----+-------+-----+------+-------------+
    |filter_U   |conv2d_filter   |        1|  0|   0|    0|     81|   32|     1|         2592|
    |input_0_U  |conv2d_input_0  |       32|  0|   0|    0|  12288|   32|     1|       393216|
    +-----------+----------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |                |       33|  0|   0|    0|  12369|   64|     2|       395808|
    +-----------+----------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |add_ln32_1_fu_526_p2            |     +    |      0|  0|  71|          64|          64|
    |add_ln32_2_fu_578_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln32_fu_483_p2              |     +    |      0|  0|  42|          35|          35|
    |add_ln44_1_fu_693_p2            |     +    |      0|  0|  21|          15|          15|
    |add_ln44_fu_655_p2              |     +    |      0|  0|  15|           9|           9|
    |add_ln67_1_fu_869_p2            |     +    |      0|  0|  15|           9|           9|
    |add_ln67_2_fu_875_p2            |     +    |      0|  0|  15|           9|           9|
    |add_ln67_3_fu_892_p2            |     +    |      0|  0|  71|          64|          64|
    |add_ln67_4_fu_939_p2            |     +    |      0|  0|  15|          15|          15|
    |add_ln67_5_fu_945_p2            |     +    |      0|  0|  15|          15|          15|
    |add_ln67_6_fu_959_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln67_fu_818_p2              |     +    |      0|  0|  42|          35|          35|
    |channel_3_fu_619_p2             |     +    |      0|  0|  10|           2|           1|
    |channel_4_fu_796_p2             |     +    |      0|  0|  10|           2|           1|
    |channel_fu_473_p2               |     +    |      0|  0|  10|           2|           1|
    |col_3_fu_674_p2                 |     +    |      0|  0|  39|          32|           1|
    |col_4_fu_784_p2                 |     +    |      0|  0|  39|          32|           1|
    |col_fu_559_p2                   |     +    |      0|  0|  10|           2|           1|
    |count_2_fu_602_p2               |     +    |      0|  0|  38|          31|           1|
    |count_fu_430_p2                 |     +    |      0|  0|  38|          31|           1|
    |filter_count_fu_732_p2          |     +    |      0|  0|  38|          31|           1|
    |input_count_fu_717_p2           |     +    |      0|  0|  38|          31|           1|
    |m_fu_855_p2                     |     +    |      0|  0|  10|           2|           1|
    |map_boundary_fu_608_p2          |     +    |      0|  0|  39|          32|           3|
    |n_fu_925_p2                     |     +    |      0|  0|  10|           2|           1|
    |row_3_fu_773_p2                 |     +    |      0|  0|  38|          31|           1|
    |row_4_fu_642_p2                 |     +    |      0|  0|  38|          31|           1|
    |row_fu_516_p2                   |     +    |      0|  0|  10|           2|           1|
    |sub_ln32_1_fu_504_p2            |     -    |      0|  0|  71|          64|          64|
    |sub_ln32_2_fu_547_p2            |     -    |      0|  0|  15|           8|           8|
    |sub_ln32_fu_452_p2              |     -    |      0|  0|  41|          34|          34|
    |sub_ln67_1_fu_839_p2            |     -    |      0|  0|  71|          64|          64|
    |sub_ln67_2_fu_913_p2            |     -    |      0|  0|  15|           8|           8|
    |sub_ln67_fu_754_p2              |     -    |      0|  0|  41|          34|          34|
    |ap_block_state14_io             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9                 |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op104_read_state5  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op148_read_state9  |    and   |      0|  0|   2|           1|           1|
    |tmp_1_nbreadreq_fu_136_p4       |    and   |      0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_118_p4         |    and   |      0|  0|   2|           1|           0|
    |icmp_ln27_fu_425_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln28_fu_467_p2             |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln29_fu_510_p2             |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln30_fu_553_p2             |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln39_fu_597_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln40_fu_613_p2             |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln41_fu_637_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln42_fu_669_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln56_fu_712_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln57_fu_727_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln60_fu_768_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln61_fu_779_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln63_fu_790_p2             |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln65_fu_849_p2             |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln66_fu_919_p2             |   icmp   |      0|  0|   8|           2|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|1235|        1071|         791|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  145|         32|    1|         32|
    |axi_tmp_data_reg_347       |    9|          2|   32|         64|
    |channel_0_reg_213          |    9|          2|    2|          4|
    |channel_1_reg_257          |    9|          2|    2|          4|
    |channel_2_reg_336          |    9|          2|    2|          4|
    |col_0_reg_235              |    9|          2|    2|          4|
    |col_1_reg_279              |    9|          2|   32|         64|
    |col_2_reg_324              |    9|          2|   32|         64|
    |count_0_reg_202            |    9|          2|   31|         62|
    |count_1_reg_246            |    9|          2|   31|         62|
    |filter_address0            |   15|          3|    7|         21|
    |filter_count_0_reg_301     |    9|          2|   31|         62|
    |grp_fu_407_p0              |   15|          3|   32|         96|
    |grp_fu_407_p1              |   15|          3|   32|         96|
    |input_0_address0           |   15|          3|   14|         42|
    |input_count_0_reg_290      |    9|          2|   31|         62|
    |m_0_reg_361                |    9|          2|    2|          4|
    |n_0_reg_384                |    9|          2|    2|          4|
    |row_0_reg_224              |    9|          2|    2|          4|
    |row_1_reg_268              |    9|          2|   31|         62|
    |row_2_reg_312              |    9|          2|   31|         62|
    |stream_filter_TDATA_blk_n  |    9|          2|    1|          2|
    |stream_input_TDATA_blk_n   |    9|          2|    1|          2|
    |stream_output_TDATA_blk_n  |    9|          2|    1|          2|
    |tmp_last_1_fu_96           |    9|          2|    1|          2|
    |x_0_reg_372                |    9|          2|   32|         64|
    |x_1_reg_395                |    9|          2|   32|         64|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  403|         88|  450|       1015|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  31|   0|   31|          0|
    |axi_tmp_data_reg_347        |  32|   0|   32|          0|
    |channel_0_reg_213           |   2|   0|    2|          0|
    |channel_1_reg_257           |   2|   0|    2|          0|
    |channel_2_reg_336           |   2|   0|    2|          0|
    |channel_3_reg_1068          |   2|   0|    2|          0|
    |channel_4_reg_1142          |   2|   0|    2|          0|
    |channel_reg_1017            |   2|   0|    2|          0|
    |col_0_reg_235               |   2|   0|    2|          0|
    |col_1_reg_279               |  32|   0|   32|          0|
    |col_2_reg_324               |  32|   0|   32|          0|
    |col_4_reg_1134              |  32|   0|   32|          0|
    |count_0_reg_202             |  31|   0|   31|          0|
    |count_1_reg_246             |  31|   0|   31|          0|
    |count_2_reg_1054            |  31|   0|   31|          0|
    |count_reg_997               |  31|   0|   31|          0|
    |filter_count_0_reg_301      |  31|   0|   31|          0|
    |filter_count_reg_1113       |  31|   0|   31|          0|
    |filter_load_reg_1203        |  32|   0|   32|          0|
    |filter_number_read_reg_975  |  32|   0|   32|          0|
    |input_0_load_reg_1198       |  32|   0|   32|          0|
    |input_count_0_reg_290       |  31|   0|   31|          0|
    |input_count_reg_1105        |  31|   0|   31|          0|
    |input_number_read_reg_981   |  32|   0|   32|          0|
    |input_size_read_reg_987     |  32|   0|   32|          0|
    |m_0_reg_361                 |   2|   0|    2|          0|
    |m_reg_1165                  |   2|   0|    2|          0|
    |map_boundary_reg_1059       |  32|   0|   32|          0|
    |n_0_reg_384                 |   2|   0|    2|          0|
    |n_reg_1183                  |   2|   0|    2|          0|
    |row_0_reg_224               |   2|   0|    2|          0|
    |row_1_reg_268               |  31|   0|   31|          0|
    |row_2_reg_312               |  31|   0|   31|          0|
    |row_3_reg_1126              |  31|   0|   31|          0|
    |row_4_reg_1081              |  31|   0|   31|          0|
    |row_reg_1030                |   2|   0|    2|          0|
    |sext_ln32_reg_1002          |  35|   0|   35|          0|
    |sext_ln67_reg_1118          |  35|   0|   35|          0|
    |sub_ln32_1_reg_1022         |  64|   0|   64|          0|
    |sub_ln32_2_reg_1035         |   8|   0|    8|          0|
    |sub_ln67_1_reg_1152         |  64|   0|   64|          0|
    |sub_ln67_2_reg_1175         |   8|   0|    8|          0|
    |tmp_13_cast_reg_1170        |   9|   0|   15|          6|
    |tmp_5_reg_1073              |   2|   0|    8|          6|
    |tmp_6_reg_1208              |  32|   0|   32|          0|
    |tmp_8_cast_reg_1086         |   9|   0|   15|          6|
    |tmp_last_1_fu_96            |   1|   0|    1|          0|
    |tmp_last_fu_84              |   1|   0|    1|          0|
    |x_0_reg_372                 |  32|   0|   32|          0|
    |x_1_reg_395                 |  32|   0|   32|          0|
    |zext_ln67_4_reg_1147        |   2|   0|    9|          7|
    +----------------------------+----+----+-----+-----------+
    |Total                       |1083|   0| 1108|         25|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+------------------------+-----+-----+--------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |        conv2d        | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |        conv2d        | return value |
|stream_filter_TDATA     |  in |   32|     axis     | stream_filter_V_data |    pointer   |
|stream_filter_TVALID    |  in |    1|     axis     | stream_filter_V_last |    pointer   |
|stream_filter_TREADY    | out |    1|     axis     | stream_filter_V_last |    pointer   |
|stream_filter_TLAST     |  in |    1|     axis     | stream_filter_V_last |    pointer   |
|stream_input_TDATA      |  in |   32|     axis     |  stream_input_V_data |    pointer   |
|stream_input_TVALID     |  in |    1|     axis     |  stream_input_V_last |    pointer   |
|stream_input_TREADY     | out |    1|     axis     |  stream_input_V_last |    pointer   |
|stream_input_TLAST      |  in |    1|     axis     |  stream_input_V_last |    pointer   |
|stream_output_TDATA     | out |   32|     axis     | stream_output_V_data |    pointer   |
|stream_output_TVALID    | out |    1|     axis     | stream_output_V_last |    pointer   |
|stream_output_TREADY    |  in |    1|     axis     | stream_output_V_last |    pointer   |
|stream_output_TLAST     | out |    1|     axis     | stream_output_V_last |    pointer   |
+------------------------+-----+-----+--------------+----------------------+--------------+

