Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Feb 10 14:14:09 2022
| Host         : trevormax-precision5550 running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file structural_incrementer_timing_summary_routed.rpt -pb structural_incrementer_timing_summary_routed.pb -rpx structural_incrementer_timing_summary_routed.rpx -warn_on_violation
| Design       : structural_incrementer
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.125ns  (logic 3.426ns (55.936%)  route 2.699ns (44.064%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=5, routed)           1.304     2.106    A_IBUF[0]
    SLICE_X0Y4           LUT4 (Prop_lut4_I1_O)        0.068     2.174 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.395     3.569    out_OBUF[3]
    R17                  OBUF (Prop_obuf_I_O)         2.557     6.125 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.125    out[3]
    R17                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.012ns  (logic 3.442ns (57.260%)  route 2.569ns (42.740%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=5, routed)           1.308     2.110    A_IBUF[0]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.063     2.173 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.261     3.434    out_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         2.578     6.012 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.012    out[1]
    M19                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.003ns  (logic 3.299ns (54.949%)  route 2.704ns (45.051%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=5, routed)           1.304     2.106    A_IBUF[0]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.053     2.159 r  out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.400     3.559    out_OBUF[4]
    R16                  OBUF (Prop_obuf_I_O)         2.444     6.003 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.003    out[4]
    R16                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.876ns  (logic 3.315ns (56.415%)  route 2.561ns (43.585%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=5, routed)           1.308     2.110    A_IBUF[0]
    SLICE_X0Y4           LUT3 (Prop_lut3_I0_O)        0.053     2.163 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.252     3.415    out_OBUF[2]
    N18                  OBUF (Prop_obuf_I_O)         2.460     5.876 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.876    out[2]
    N18                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.508ns  (logic 3.272ns (59.402%)  route 2.236ns (40.598%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 f  A_IBUF[0]_inst/O
                         net (fo=5, routed)           0.994     1.796    A_IBUF[0]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.053     1.849 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.242     3.091    out_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         2.417     5.508 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.508    out[0]
    U17                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.395ns (67.395%)  route 0.675ns (32.605%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.078     0.078 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.359     0.437    A_IBUF[2]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.028     0.465 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.316     0.781    out_OBUF[2]
    N18                  OBUF (Prop_obuf_I_O)         1.289     2.071 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.071    out[2]
    N18                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.341ns (64.276%)  route 0.745ns (35.724%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.066     0.066 f  A_IBUF[0]_inst/O
                         net (fo=5, routed)           0.438     0.504    A_IBUF[0]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.028     0.532 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.307     0.839    out_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         1.247     2.086 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.086    out[0]
    U17                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.379ns (64.786%)  route 0.750ns (35.214%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.078     0.078 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.360     0.438    A_IBUF[2]
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.028     0.466 r  out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.390     0.856    out_OBUF[4]
    R16                  OBUF (Prop_obuf_I_O)         1.273     2.129 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.129    out[4]
    R16                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.422ns (65.549%)  route 0.747ns (34.451%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.078     0.078 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.360     0.438    A_IBUF[2]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.033     0.471 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.388     0.859    out_OBUF[3]
    R17                  OBUF (Prop_obuf_I_O)         1.311     2.170 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.170    out[3]
    R17                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.443ns (65.687%)  route 0.754ns (34.313%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           0.433     0.515    A_IBUF[1]
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.029     0.544 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.321     0.865    out_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.331     2.196 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.196    out[1]
    M19                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------





