# Set paths (modify if necessary)
export QUESTASIM_PATH="/home/pconst/intelFPGA_pro/24.2/questa_fse/bin"  # Adjust if your installation is different
export PATH="$QUESTASIM_PATH:$PATH"
export LIBRARY_NAME="work"
export TOP_MODULE="comb_div_24_tb"  # Change to your top-level testbench module
export SRC_FILES="comb_div_24_tb.sv comb_div_24.sv"  # Add all source files here

# Clean previous work
rm -rf $LIBRARY_NAME
vlib $LIBRARY_NAME   # Create the work library

# Compile Verilog/SystemVerilog files
vlog -work $LIBRARY_NAME +acc $SRC_FILES
if [[ $? -ne 0 ]]; then
    echo "Compilation failed!"
    exit 1
fi

# Launch QuestaSim GUI
vsim -gui -voptargs="+acc=rtl" -work $LIBRARY_NAME $TOP_MODULE
