<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: llvm::MachineRegisterInfo Class Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d8/db4/classllvm_1_1MachineRegisterInfo.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-static-methods">Static Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="#friends">Friends</a>  </div>
  <div class="headertitle">
<div class="title">llvm::MachineRegisterInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d73/classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/de4/classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a28e38d1205413931f2c42e2dec7caafb"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="../../d4/d73/classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <br class="typebreak"/>
<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a></td></tr>
<tr class="separator:a28e38d1205413931f2c42e2dec7caafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfd82fed0bfd64acef3dacfcb9bed147"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a></td></tr>
<tr class="separator:acfd82fed0bfd64acef3dacfcb9bed147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285e3b676f381da995269d05cbf6b4aa"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a></td></tr>
<tr class="separator:a285e3b676f381da995269d05cbf6b4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4117eefba8533b8dfdf642f35aec787"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="../../d4/d73/classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <br class="typebreak"/>
<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a></td></tr>
<tr class="separator:ab4117eefba8533b8dfdf642f35aec787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2284f8da6a5a1880a11a271a3531fd11"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a></td></tr>
<tr class="separator:a2284f8da6a5a1880a11a271a3531fd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d5a97aa1a3b1dfe45beb6d309549c0"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a></td></tr>
<tr class="separator:a88d5a97aa1a3b1dfe45beb6d309549c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bcdee9013cf2ec4dd7ad9fb0005220c"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="../../d4/d73/classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <br class="typebreak"/>
<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a></td></tr>
<tr class="memdesc:a2bcdee9013cf2ec4dd7ad9fb0005220c"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_iterator/def_begin/def_end - Walk all defs of the specified register.  <a href="#a2bcdee9013cf2ec4dd7ad9fb0005220c">More...</a><br/></td></tr>
<tr class="separator:a2bcdee9013cf2ec4dd7ad9fb0005220c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e4156df9cad83c4a8d6fb761bab8d7"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a></td></tr>
<tr class="separator:a95e4156df9cad83c4a8d6fb761bab8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42c580d6ba4565cbc7f74cc799f24b9"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a></td></tr>
<tr class="separator:ae42c580d6ba4565cbc7f74cc799f24b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7708cae9acd5d31606e279e7e4f55350"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="../../d4/d73/classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <br class="typebreak"/>
<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a></td></tr>
<tr class="memdesc:a7708cae9acd5d31606e279e7e4f55350"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_iterator/use_begin/use_end - Walk all uses of the specified register.  <a href="#a7708cae9acd5d31606e279e7e4f55350">More...</a><br/></td></tr>
<tr class="separator:a7708cae9acd5d31606e279e7e4f55350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd4104f2564c9c51658e97b3cbdd559"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a></td></tr>
<tr class="separator:afcd4104f2564c9c51658e97b3cbdd559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af886b53642af05705b4739a09c0df060"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a></td></tr>
<tr class="separator:af886b53642af05705b4739a09c0df060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a103d3a425ed7310ef95852986e0c53c0"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="../../d4/d73/classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <br class="typebreak"/>
<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a></td></tr>
<tr class="separator:a103d3a425ed7310ef95852986e0c53c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f160390506f68f58660551f28d47b04"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a></td></tr>
<tr class="separator:a9f160390506f68f58660551f28d47b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b694a43b928e7332b7381abb258bdc4"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>, <a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a></td></tr>
<tr class="separator:a9b694a43b928e7332b7381abb258bdc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b58d5afb19164c6199077bf8f8ea1a"><td class="memItemLeft" align="right" valign="top">typedef std::vector&lt; std::pair<br class="typebreak"/>
&lt; unsigned, unsigned &gt;<br class="typebreak"/>
 &gt;::const_iterator&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a></td></tr>
<tr class="separator:a80b58d5afb19164c6199077bf8f8ea1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ae2d5af02b82f2c8e3f5c53e086c3846c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae2d5af02b82f2c8e3f5c53e086c3846c">MachineRegisterInfo</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d77/classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7b1a5eafebcc62fcac1fb48706d181a5">TM</a>)</td></tr>
<tr class="separator:ae2d5af02b82f2c8e3f5c53e086c3846c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc2f9fbeb9a75e650dee6657afc49bb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aebc2f9fbeb9a75e650dee6657afc49bb">~MachineRegisterInfo</a> ()</td></tr>
<tr class="separator:aebc2f9fbeb9a75e650dee6657afc49bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2356140507d825b629c3866b8c75b3ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a2356140507d825b629c3866b8c75b3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6208e23829aa84a5e95a1034c68c2fd6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6208e23829aa84a5e95a1034c68c2fd6">resetDelegate</a> (<a class="el" href="../../d9/de4/classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate)</td></tr>
<tr class="separator:a6208e23829aa84a5e95a1034c68c2fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d788d22cfaad654abf383f817e12add"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a8d788d22cfaad654abf383f817e12add">setDelegate</a> (<a class="el" href="../../d9/de4/classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate)</td></tr>
<tr class="separator:a8d788d22cfaad654abf383f817e12add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506447dd6402590e58fe1492fa824c01"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a506447dd6402590e58fe1492fa824c01">isSSA</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a506447dd6402590e58fe1492fa824c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035f850aa2492716906dbb0610e98c90"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a035f850aa2492716906dbb0610e98c90">leaveSSA</a> ()</td></tr>
<tr class="separator:a035f850aa2492716906dbb0610e98c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab02e22a5eb05431890303cdeb8d0479"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aab02e22a5eb05431890303cdeb8d0479">tracksLiveness</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aab02e22a5eb05431890303cdeb8d0479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721b3ae1a20e295cc4f1143958ad3884"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">invalidateLiveness</a> ()</td></tr>
<tr class="separator:a721b3ae1a20e295cc4f1143958ad3884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">addRegOperandToUseList</a> (<a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr class="memdesc:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add MO to the linked list of operands for its register.  <a href="#af7f7e5eb5b55add81ed8fe39ac83b9c2">More...</a><br/></td></tr>
<tr class="separator:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">removeRegOperandFromUseList</a> (<a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr class="memdesc:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove MO from its use-def list.  <a href="#aea6bca2d194dea4aa5634cf5c394ebdc">More...</a><br/></td></tr>
<tr class="separator:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a557ce2bfb3c946e43d65d750b2537987"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">moveOperands</a> (<a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *Dst, <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *Src, unsigned NumOps)</td></tr>
<tr class="separator:a557ce2bfb3c946e43d65d750b2537987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56d6df38730dbdfc54792b291b05254"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa56d6df38730dbdfc54792b291b05254">verifyUseList</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:aa56d6df38730dbdfc54792b291b05254"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the sanity of the use list for Reg.  <a href="#aa56d6df38730dbdfc54792b291b05254">More...</a><br/></td></tr>
<tr class="separator:aa56d6df38730dbdfc54792b291b05254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd372555283b71cb5be32c4fcb68921"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aedd372555283b71cb5be32c4fcb68921">verifyUseLists</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:aedd372555283b71cb5be32c4fcb68921"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the use list of all registers.  <a href="#aedd372555283b71cb5be32c4fcb68921">More...</a><br/></td></tr>
<tr class="separator:aedd372555283b71cb5be32c4fcb68921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfeaea4e5c82dea47ff9aa1f8367104c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adfeaea4e5c82dea47ff9aa1f8367104c">reg_begin</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:adfeaea4e5c82dea47ff9aa1f8367104c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390895edd6f21cf4138dcb8d0ffa7895"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a390895edd6f21cf4138dcb8d0ffa7895">reg_operands</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a390895edd6f21cf4138dcb8d0ffa7895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6edbec96fae61bd020d36bcbf5aa1bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa6edbec96fae61bd020d36bcbf5aa1bb">reg_instr_begin</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aa6edbec96fae61bd020d36bcbf5aa1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe0f62aad4e0fe8505e59d160ecfb77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6fe0f62aad4e0fe8505e59d160ecfb77">reg_instructions</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a6fe0f62aad4e0fe8505e59d160ecfb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7fec3bc29d4eb6c1a55729585662e13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae7fec3bc29d4eb6c1a55729585662e13">reg_bundle_begin</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ae7fec3bc29d4eb6c1a55729585662e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd6234203063482cc4a1e605d43944d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aefd6234203063482cc4a1e605d43944d">reg_bundles</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aefd6234203063482cc4a1e605d43944d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9164d2a330b1f92627fd5fc66fb00af"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ad9164d2a330b1f92627fd5fc66fb00af">reg_empty</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ad9164d2a330b1f92627fd5fc66fb00af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ccf3c33d602c228a2d76b31c732628d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5ccf3c33d602c228a2d76b31c732628d">reg_nodbg_begin</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a5ccf3c33d602c228a2d76b31c732628d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8592976b8784e984c597e1ba2f24d78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af8592976b8784e984c597e1ba2f24d78">reg_nodbg_operands</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:af8592976b8784e984c597e1ba2f24d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03f99b905030a0d2ed2b731345308dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af03f99b905030a0d2ed2b731345308dc">reg_instr_nodbg_begin</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:af03f99b905030a0d2ed2b731345308dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d74145bff4e6032e418d960ff36aff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ad4d74145bff4e6032e418d960ff36aff">reg_nodbg_instructions</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ad4d74145bff4e6032e418d960ff36aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ce423361f6d455d7488666c9cb2b35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af9ce423361f6d455d7488666c9cb2b35">reg_bundle_nodbg_begin</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:af9ce423361f6d455d7488666c9cb2b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37f1637f079360f30f52f729c6e9be58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a37f1637f079360f30f52f729c6e9be58">reg_nodbg_bundles</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a37f1637f079360f30f52f729c6e9be58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab81d87ea1face18fab38091303d87d2a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab81d87ea1face18fab38091303d87d2a">reg_nodbg_empty</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ab81d87ea1face18fab38091303d87d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66efe5c5561969cd4506c421daaf9bf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">def_begin</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a66efe5c5561969cd4506c421daaf9bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54e49115842b336626727a9a84276d88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a54e49115842b336626727a9a84276d88">def_operands</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a54e49115842b336626727a9a84276d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0621a1959ffa120d8825420a988b6f0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0621a1959ffa120d8825420a988b6f0c">def_instr_begin</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a0621a1959ffa120d8825420a988b6f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716d3ac577857a2ab0d1dd1e010273e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a716d3ac577857a2ab0d1dd1e010273e9">def_instructions</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a716d3ac577857a2ab0d1dd1e010273e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1714f68bb778e65e447b8e88166fa071"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1714f68bb778e65e447b8e88166fa071">def_bundle_begin</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a1714f68bb778e65e447b8e88166fa071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2895425ea12b3cd3554ad7d5408e00c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2895425ea12b3cd3554ad7d5408e00c7">def_bundles</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a2895425ea12b3cd3554ad7d5408e00c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef4b73d23e882692f002b5e85f1edcb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afef4b73d23e882692f002b5e85f1edcb">def_empty</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:afef4b73d23e882692f002b5e85f1edcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac1aac8509b299918a6cae29ead3cdb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adac1aac8509b299918a6cae29ead3cdb">hasOneDef</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:adac1aac8509b299918a6cae29ead3cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9819f230628888e3e68de292ecd602"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">use_begin</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a2f9819f230628888e3e68de292ecd602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f5c7fed970916c79dc0933018582ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab6f5c7fed970916c79dc0933018582ce">use_operands</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ab6f5c7fed970916c79dc0933018582ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac27bb82372cb5944e239f3dd6ec56b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aac27bb82372cb5944e239f3dd6ec56b2">use_instr_begin</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aac27bb82372cb5944e239f3dd6ec56b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb154b8d6f8482a2673bf5c2b848c9a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#abb154b8d6f8482a2673bf5c2b848c9a9">use_instructions</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:abb154b8d6f8482a2673bf5c2b848c9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ef09dce53fd9b98c2d4b6da1b0c3f55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1ef09dce53fd9b98c2d4b6da1b0c3f55">use_bundle_begin</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a1ef09dce53fd9b98c2d4b6da1b0c3f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6185450abe7ac4e551006abfbe6b6898"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6185450abe7ac4e551006abfbe6b6898">use_bundles</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a6185450abe7ac4e551006abfbe6b6898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be07e313486cf812c3bab6cfc1da620"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0be07e313486cf812c3bab6cfc1da620">use_empty</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a0be07e313486cf812c3bab6cfc1da620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b43b880d693311e4375195ab5a95596"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a8b43b880d693311e4375195ab5a95596">hasOneUse</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a8b43b880d693311e4375195ab5a95596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad684f050965249161650dcdf5a58fa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aad684f050965249161650dcdf5a58fa4">use_nodbg_begin</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aad684f050965249161650dcdf5a58fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad76c4246449fce2d0a2e8d49c931bc4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ad76c4246449fce2d0a2e8d49c931bc4d">use_nodbg_operands</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ad76c4246449fce2d0a2e8d49c931bc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7d0713b62a49afc9f5f5c9eae42aa66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae7d0713b62a49afc9f5f5c9eae42aa66">use_instr_nodbg_begin</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ae7d0713b62a49afc9f5f5c9eae42aa66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f34a369ae1a5ba170791a72ff2dff7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a60f34a369ae1a5ba170791a72ff2dff7">use_nodbg_instructions</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a60f34a369ae1a5ba170791a72ff2dff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360189725a4982c6222dd6034cbd9c74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a360189725a4982c6222dd6034cbd9c74">use_bundle_nodbg_begin</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a360189725a4982c6222dd6034cbd9c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9434ef3c68ae97bdd29fbafeadf0098e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9434ef3c68ae97bdd29fbafeadf0098e">use_nodbg_bundles</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a9434ef3c68ae97bdd29fbafeadf0098e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02c0424a7e7a4021fd9efc0a71d7473"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ac02c0424a7e7a4021fd9efc0a71d7473">use_nodbg_empty</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ac02c0424a7e7a4021fd9efc0a71d7473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be4959abd44b6fbd158dba0d7c315bc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a8be4959abd44b6fbd158dba0d7c315bc">hasOneNonDBGUse</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a8be4959abd44b6fbd158dba0d7c315bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb653bae4f5a11b4b19a6247fd0021c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a> (unsigned FromReg, unsigned ToReg)</td></tr>
<tr class="separator:a0eb653bae4f5a11b4b19a6247fd0021c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf69f92f1977440a4e443a26baeb73c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#abf69f92f1977440a4e443a26baeb73c0">getVRegDef</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:abf69f92f1977440a4e443a26baeb73c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8e37a5bdd95e6bc921cc0855a3dbf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a3a8e37a5bdd95e6bc921cc0855a3dbf1">getUniqueVRegDef</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a3a8e37a5bdd95e6bc921cc0855a3dbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d3a48b807d71fd89867d73988b08fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a94d3a48b807d71fd89867d73988b08fb">clearKillFlags</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a94d3a48b807d71fd89867d73988b08fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df1bfa4ea667aa1e2accb650b62187b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9df1bfa4ea667aa1e2accb650b62187b">dumpUses</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a9df1bfa4ea667aa1e2accb650b62187b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d7134fb4c7b07bd2fab941063bea585"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9d7134fb4c7b07bd2fab941063bea585">isConstantPhysReg</a> (unsigned PhysReg, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a9d7134fb4c7b07bd2fab941063bea585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c29744c3bf19d281c32726176892c02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/df6/classllvm_1_1PSetIterator.html">PSetIterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0c29744c3bf19d281c32726176892c02">getPressureSets</a> (unsigned <a class="el" href="../../d8/da8/structllvm_1_1RegUnit.html">RegUnit</a>) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a0c29744c3bf19d281c32726176892c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3904d3601dbe52865d5f2e33a06d80d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ab3904d3601dbe52865d5f2e33a06d80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2f27ea446a79159a27f3fb39840847"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a> (unsigned Reg, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:abc2f27ea446a79159a27f3fb39840847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4312b4757ac75bf9be905acfeefd6838"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a> (unsigned Reg, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, unsigned MinNumRegs=0)</td></tr>
<tr class="separator:a4312b4757ac75bf9be905acfeefd6838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad947cc307feb5c01e3c23b28f9fb1f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2ad947cc307feb5c01e3c23b28f9fb1f">recomputeRegClass</a> (unsigned Reg, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d77/classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;)</td></tr>
<tr class="separator:a2ad947cc307feb5c01e3c23b28f9fb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c3c7e3d4f11b4cfad37fc0449c9635"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass)</td></tr>
<tr class="separator:a76c3c7e3d4f11b4cfad37fc0449c9635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78278263fc4c2deaf913ec1bbf98a8d2"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">getNumVirtRegs</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a78278263fc4c2deaf913ec1bbf98a8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2e403e3e1f758b87c25302090c96c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">clearVirtRegs</a> ()</td></tr>
<tr class="memdesc:a7e2e403e3e1f758b87c25302090c96c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">clearVirtRegs - Remove all virtual registers (after physreg assignment).  <a href="#a7e2e403e3e1f758b87c25302090c96c2">More...</a><br/></td></tr>
<tr class="separator:a7e2e403e3e1f758b87c25302090c96c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e2447414c8ad02b53135e85b26ebac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a84e2447414c8ad02b53135e85b26ebac">setRegAllocationHint</a> (unsigned Reg, unsigned <a class="el" href="../../db/d53/classllvm_1_1Type.html">Type</a>, unsigned PrefReg)</td></tr>
<tr class="separator:a84e2447414c8ad02b53135e85b26ebac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf576836c018b7d4a484110a1920815"><td class="memItemLeft" align="right" valign="top">std::pair&lt; unsigned, unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">getRegAllocationHint</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aacf576836c018b7d4a484110a1920815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b7aa7f27b6bc25e4b5a180ad95c4988"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0b7aa7f27b6bc25e4b5a180ad95c4988">getSimpleHint</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a0b7aa7f27b6bc25e4b5a180ad95c4988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2889f06819a18c5bc57aba62e121dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aca2889f06819a18c5bc57aba62e121dd">markUsesInDebugValueAsUndef</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aca2889f06819a18c5bc57aba62e121dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3c98b9803fa6a21eca279173c27b12"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#abe3c98b9803fa6a21eca279173c27b12">isPhysRegUsed</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:abe3c98b9803fa6a21eca279173c27b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332a199272a80afabcfd9e79c9c97d00"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a332a199272a80afabcfd9e79c9c97d00">setRegUnitUsed</a> (unsigned <a class="el" href="../../d8/da8/structllvm_1_1RegUnit.html">RegUnit</a>)</td></tr>
<tr class="separator:a332a199272a80afabcfd9e79c9c97d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8102e337f77143271ef8ccd4ea2546b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a8102e337f77143271ef8ccd4ea2546b3">setPhysRegUsed</a> (unsigned Reg)</td></tr>
<tr class="separator:a8102e337f77143271ef8ccd4ea2546b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac386aa863d0dc665f4b7da757f60054b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">addPhysRegsUsedFromRegMask</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> uint32_t *RegMask)</td></tr>
<tr class="separator:ac386aa863d0dc665f4b7da757f60054b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22fda1d7656257f4d73bdd3ad5341474"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a22fda1d7656257f4d73bdd3ad5341474">setPhysRegUnused</a> (unsigned Reg)</td></tr>
<tr class="separator:a22fda1d7656257f4d73bdd3ad5341474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32d5b4fe86449641427a131c27c03f7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)</td></tr>
<tr class="separator:ad32d5b4fe86449641427a131c27c03f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8676cfdbb137a8492c020c50bae218"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a3d8676cfdbb137a8492c020c50bae218">reservedRegsFrozen</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a3d8676cfdbb137a8492c020c50bae218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83ac2b4f9a72254806bbb4b9958ddb43"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a83ac2b4f9a72254806bbb4b9958ddb43">canReserveReg</a> (unsigned PhysReg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a83ac2b4f9a72254806bbb4b9958ddb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7601a4f2f42c043d01b6921b2b3b00b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7601a4f2f42c043d01b6921b2b3b00b0">getReservedRegs</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a7601a4f2f42c043d01b6921b2b3b00b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a008f499ae277e4936b5b897ddb4bcb7e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">isReserved</a> (unsigned PhysReg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a008f499ae277e4936b5b897ddb4bcb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017c4ebe5112a2521ee37dfe1e78236c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a017c4ebe5112a2521ee37dfe1e78236c">isAllocatable</a> (unsigned PhysReg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a017c4ebe5112a2521ee37dfe1e78236c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741035a378541c4f5b78ba3b73d86633"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a> (unsigned Reg, unsigned vreg=0)</td></tr>
<tr class="separator:a741035a378541c4f5b78ba3b73d86633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8e83c4e03a80fa7d24357b522e25ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">livein_begin</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:adb8e83c4e03a80fa7d24357b522e25ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e18d247091e29fe2c2c3f5bd59843fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">livein_end</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a0e18d247091e29fe2c2c3f5bd59843fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc3fbc2c69e7a73deb6dcaa7081cf558"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afc3fbc2c69e7a73deb6dcaa7081cf558">livein_empty</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:afc3fbc2c69e7a73deb6dcaa7081cf558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e4b09e8d0f31b43fd5a912ed288bccb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5e4b09e8d0f31b43fd5a912ed288bccb">isLiveIn</a> (unsigned Reg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a5e4b09e8d0f31b43fd5a912ed288bccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5df7952ff9c1e97b9ee98c2a3f74037f"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5df7952ff9c1e97b9ee98c2a3f74037f">getLiveInPhysReg</a> (unsigned VReg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a5df7952ff9c1e97b9ee98c2a3f74037f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957027d4e9d0442f3bf1a0d7db0ba253"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a957027d4e9d0442f3bf1a0d7db0ba253">getLiveInVirtReg</a> (unsigned PReg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a957027d4e9d0442f3bf1a0d7db0ba253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">EmitLiveInCopies</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EntryMBB, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a1d8edf72c1d3e14e4d2396b98e07ad72"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a> ()</td></tr>
<tr class="separator:a1d8edf72c1d3e14e4d2396b98e07ad72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45911f3aacb9b7ea62d1fa8fc8180039"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">reg_instr_end</a> ()</td></tr>
<tr class="separator:a45911f3aacb9b7ea62d1fa8fc8180039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05bea8bf7513acba82ca339c74de2de"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab05bea8bf7513acba82ca339c74de2de">reg_bundle_end</a> ()</td></tr>
<tr class="separator:ab05bea8bf7513acba82ca339c74de2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a728707da8d5c6832316ff91231f3c2ef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">reg_nodbg_end</a> ()</td></tr>
<tr class="separator:a728707da8d5c6832316ff91231f3c2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a1144eb9d753b6b682a933aa3f8f9f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a29a1144eb9d753b6b682a933aa3f8f9f">reg_instr_nodbg_end</a> ()</td></tr>
<tr class="separator:a29a1144eb9d753b6b682a933aa3f8f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94275a1edd38ff90ce524665a268d71e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a94275a1edd38ff90ce524665a268d71e">reg_bundle_nodbg_end</a> ()</td></tr>
<tr class="separator:a94275a1edd38ff90ce524665a268d71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21b132afc12ed3cead7a879506f277a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a> ()</td></tr>
<tr class="separator:aa21b132afc12ed3cead7a879506f277a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54dd0a5ebf7dbe5aab5fe51979356645"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a> ()</td></tr>
<tr class="separator:a54dd0a5ebf7dbe5aab5fe51979356645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a595a7a24c293a79d1f19a3ae2337bb49"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a595a7a24c293a79d1f19a3ae2337bb49">def_bundle_end</a> ()</td></tr>
<tr class="separator:a595a7a24c293a79d1f19a3ae2337bb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8347c6938efe4d9a4426b92ef57851e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a> ()</td></tr>
<tr class="separator:ac8347c6938efe4d9a4426b92ef57851e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a73104304bf1f9d344ad495283561b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">use_instr_end</a> ()</td></tr>
<tr class="separator:a7a73104304bf1f9d344ad495283561b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9cb3eb3b146477bb4a708a246607be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6d9cb3eb3b146477bb4a708a246607be">use_bundle_end</a> ()</td></tr>
<tr class="separator:a6d9cb3eb3b146477bb4a708a246607be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355ba266da19094cc0948311c431768e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a> ()</td></tr>
<tr class="separator:a355ba266da19094cc0948311c431768e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb1fd76e39ba4dfa2c428df88bbc82c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">use_instr_nodbg_end</a> ()</td></tr>
<tr class="separator:afb1fd76e39ba4dfa2c428df88bbc82c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc6af82327a6f208f586e90cc48dbed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aacc6af82327a6f208f586e90cc48dbed">use_bundle_nodbg_end</a> ()</td></tr>
<tr class="separator:aacc6af82327a6f208f586e90cc48dbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a1eaae935f45a7bd836298a9da2851368"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a> (unsigned RegNo)</td></tr>
<tr class="separator:a1eaae935f45a7bd836298a9da2851368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbd184ba12b0af77af77421ebe874b3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#acbd184ba12b0af77af77421ebe874b3f">getRegUseDefListHead</a> (unsigned RegNo) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:acbd184ba12b0af77af77421ebe874b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61873ec4d82d13ece00390f66b7154bb"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a61873ec4d82d13ece00390f66b7154bb">MachineRegisterInfo</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;) <a class="el" href="../../d3/d2c/Compiler_8h.html#aacca75352b8e153274310c374564eb01">LLVM_DELETED_FUNCTION</a></td></tr>
<tr class="separator:a61873ec4d82d13ece00390f66b7154bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e2ae7a00af3f74b571773db25a5dd06"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1e2ae7a00af3f74b571773db25a5dd06">operator=</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;) <a class="el" href="../../d3/d2c/Compiler_8h.html#aacca75352b8e153274310c374564eb01">LLVM_DELETED_FUNCTION</a></td></tr>
<tr class="separator:a1e2ae7a00af3f74b571773db25a5dd06"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-static-methods"></a>
Static Private Member Functions</h2></td></tr>
<tr class="memitem:a8ada3f4be43cfb16daa1d5c638d9c545"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a8ada3f4be43cfb16daa1d5c638d9c545">getNextOperandForReg</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr class="memdesc:a8ada3f4be43cfb16daa1d5c638d9c545"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the next element in the use-def chain.  <a href="#a8ada3f4be43cfb16daa1d5c638d9c545">More...</a><br/></td></tr>
<tr class="separator:a8ada3f4be43cfb16daa1d5c638d9c545"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a7b1a5eafebcc62fcac1fb48706d181a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d77/classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7b1a5eafebcc62fcac1fb48706d181a5">TM</a></td></tr>
<tr class="separator:a7b1a5eafebcc62fcac1fb48706d181a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18e2c82643c2b35cd4f22d9cfb3744e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/de4/classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae18e2c82643c2b35cd4f22d9cfb3744e">TheDelegate</a></td></tr>
<tr class="separator:ae18e2c82643c2b35cd4f22d9cfb3744e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930ee5080b3b91f4421602fa498ace1a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a930ee5080b3b91f4421602fa498ace1a">IsSSA</a></td></tr>
<tr class="separator:a930ee5080b3b91f4421602fa498ace1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5697f389d503a07559cb3c9c163dcb5a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5697f389d503a07559cb3c9c163dcb5a">TracksLiveness</a></td></tr>
<tr class="separator:a5697f389d503a07559cb3c9c163dcb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0af590c4e368d84f4b0c0455d89ee47a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d06/classllvm_1_1IndexedMap.html">IndexedMap</a>&lt; std::pair&lt; <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <br class="typebreak"/>
<a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> <br class="typebreak"/>
*, <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;<br class="typebreak"/>
, <a class="el" href="../../d7/d8b/structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">VRegInfo</a></td></tr>
<tr class="separator:a0af590c4e368d84f4b0c0455d89ee47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137151a6b2245171d16ed536b9f4f4e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d06/classllvm_1_1IndexedMap.html">IndexedMap</a>&lt; std::pair<br class="typebreak"/>
&lt; unsigned, unsigned &gt;<br class="typebreak"/>
, <a class="el" href="../../d7/d8b/structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a137151a6b2245171d16ed536b9f4f4e8">RegAllocHints</a></td></tr>
<tr class="separator:a137151a6b2245171d16ed536b9f4f4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeeffe8125c22d74fc2030f12434751c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> **&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aaeeffe8125c22d74fc2030f12434751c">PhysRegUseDefLists</a></td></tr>
<tr class="separator:aaeeffe8125c22d74fc2030f12434751c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc8952036641b4cb5d8bec3e7a5de16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6cc8952036641b4cb5d8bec3e7a5de16">UsedRegUnits</a></td></tr>
<tr class="separator:a6cc8952036641b4cb5d8bec3e7a5de16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90c694e699d61413b7206005a63d2134"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a90c694e699d61413b7206005a63d2134">UsedPhysRegMask</a></td></tr>
<tr class="separator:a90c694e699d61413b7206005a63d2134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875f5fc41819ee3a88e6ac8097f030ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a875f5fc41819ee3a88e6ac8097f030ee">ReservedRegs</a></td></tr>
<tr class="separator:a875f5fc41819ee3a88e6ac8097f030ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f94177b97073d24db0fa09ad49c674f"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::pair<br class="typebreak"/>
&lt; unsigned, unsigned &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">LiveIns</a></td></tr>
<tr class="separator:a5f94177b97073d24db0fa09ad49c674f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memTemplParams" colspan="2">template&lt;bool , bool , bool , bool , bool , bool &gt; </td></tr>
<tr class="memitem:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memTemplItemLeft" align="right" valign="top">class&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6aee9b8f6b0a4a4c26901e271fa6dfa7">defusechain_iterator</a></td></tr>
<tr class="separator:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b000c853733de927f22652f954eca68"><td class="memTemplParams" colspan="2">template&lt;bool , bool , bool , bool , bool , bool &gt; </td></tr>
<tr class="memitem:a3b000c853733de927f22652f954eca68"><td class="memTemplItemLeft" align="right" valign="top">class&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a3b000c853733de927f22652f954eca68">defusechain_instr_iterator</a></td></tr>
<tr class="separator:a3b000c853733de927f22652f954eca68"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">31</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="ae42c580d6ba4565cbc7f74cc799f24b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>&gt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">llvm::MachineRegisterInfo::def_bundle_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>def_bundle_iterator/def_bundle_begin/def_bundle_end - Walk all defs of the specified register, stepping by bundle. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00360">360</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95e4156df9cad83c4a8d6fb761bab8d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">llvm::MachineRegisterInfo::def_instr_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>def_instr_iterator/def_instr_begin/def_instr_end - Walk all defs of the specified register, stepping by MachineInst. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00343">343</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2bcdee9013cf2ec4dd7ad9fb0005220c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d4/d73/classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">llvm::MachineRegisterInfo::def_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>def_iterator/def_begin/def_end - Walk all defs of the specified register. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00330">330</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a80b58d5afb19164c6199077bf8f8ea1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::vector&lt;std::pair&lt;unsigned,unsigned&gt; &gt;::const_iterator <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">llvm::MachineRegisterInfo::livein_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00746">746</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a285e3b676f381da995269d05cbf6b4aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>&gt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">llvm::MachineRegisterInfo::reg_bundle_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reg_bundle_iterator/reg_bundle_begin/reg_bundle_end - Walk all defs and uses of the specified register, stepping by bundle. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00252">252</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a88d5a97aa1a3b1dfe45beb6d309549c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>&gt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reg_bundle_nodbg_iterator/reg_bundle_nodbg_begin/reg_bundle_nodbg_end - Walk all defs and uses of the specified register, stepping by bundle, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00308">308</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="acfd82fed0bfd64acef3dacfcb9bed147"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">llvm::MachineRegisterInfo::reg_instr_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reg_instr_iterator/reg_instr_begin/reg_instr_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00235">235</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2284f8da6a5a1880a11a271a3531fd11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">llvm::MachineRegisterInfo::reg_instr_nodbg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reg_instr_nodbg_iterator/reg_instr_nodbg_begin/reg_instr_nodbg_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00290">290</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a28e38d1205413931f2c42e2dec7caafb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d4/d73/classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">llvm::MachineRegisterInfo::reg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified register. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00222">222</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab4117eefba8533b8dfdf642f35aec787"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d4/d73/classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">llvm::MachineRegisterInfo::reg_nodbg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses of the specified register, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00272">272</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="af886b53642af05705b4739a09c0df060"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>&gt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">llvm::MachineRegisterInfo::use_bundle_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>use_bundle_iterator/use_bundle_begin/use_bundle_end - Walk all uses of the specified register, stepping by bundle. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00418">418</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b694a43b928e7332b7381abb258bdc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>&gt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">llvm::MachineRegisterInfo::use_bundle_nodbg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>use_bundle_nodbg_iterator/use_bundle_nodbg_begin/use_bundle_nodbg_end - Walk all uses of the specified register, stepping by bundle, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00483">483</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="afcd4104f2564c9c51658e97b3cbdd559"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">llvm::MachineRegisterInfo::use_instr_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>use_instr_iterator/use_instr_begin/use_instr_end - Walk all uses of the specified register, stepping by <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00401">401</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9f160390506f68f58660551f28d47b04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">llvm::MachineRegisterInfo::use_instr_nodbg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>use_instr_nodbg_iterator/use_instr_nodbg_begin/use_instr_nodbg_end - Walk all uses of the specified register, stepping by <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00465">465</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7708cae9acd5d31606e279e7e4f55350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d4/d73/classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">llvm::MachineRegisterInfo::use_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_iterator/use_begin/use_end - Walk all uses of the specified register. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00388">388</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a103d3a425ed7310ef95852986e0c53c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d4/d73/classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d6/d0d/LoopSimplify_8cpp.html#a13f020c6a40eb04f1b4f9ddfbb004ce0">true</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">llvm::MachineRegisterInfo::use_nodbg_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the specified register, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00447">447</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a61873ec4d82d13ece00390f66b7154bb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::MachineRegisterInfo::MachineRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae2d5af02b82f2c8e3f5c53e086c3846c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">MachineRegisterInfo::MachineRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d77/classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00025">25</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  : <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7b1a5eafebcc62fcac1fb48706d181a5">TM</a>(TM), <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae18e2c82643c2b35cd4f22d9cfb3744e">TheDelegate</a>(<span class="keyword">nullptr</span>), <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a930ee5080b3b91f4421602fa498ace1a">IsSSA</a>(<span class="keyword">true</span>), <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5697f389d503a07559cb3c9c163dcb5a">TracksLiveness</a>(<span class="keyword">true</span>) {</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">VRegInfo</a>.reserve(256);</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a137151a6b2245171d16ed536b9f4f4e8">RegAllocHints</a>.reserve(256);</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6cc8952036641b4cb5d8bec3e7a5de16">UsedRegUnits</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">resize</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>()-&gt;getNumRegUnits());</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a90c694e699d61413b7206005a63d2134">UsedPhysRegMask</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">resize</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>()-&gt;getNumRegs());</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="comment">// Create the physreg use/def lists.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aaeeffe8125c22d74fc2030f12434751c">PhysRegUseDefLists</a> =</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="keyword">new</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a>*[<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>()-&gt;<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">getNumRegs</a>()];</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa9f7f1b6be1144152902121f2463d0368">memset</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aaeeffe8125c22d74fc2030f12434751c">PhysRegUseDefLists</a>, 0,</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;         <span class="keyword">sizeof</span>(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a>*)*<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>()-&gt;getNumRegs());</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1BitVector_html_a32859a24aa7a3be269855b989d92a4b4"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">llvm::BitVector::resize</a></div><div class="ttdeci">void resize(unsigned N, bool t=false)</div><div class="ttdoc">resize - Grow or shrink the bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00209">BitVector.h:209</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae18e2c82643c2b35cd4f22d9cfb3744e"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae18e2c82643c2b35cd4f22d9cfb3744e">llvm::MachineRegisterInfo::TheDelegate</a></div><div class="ttdeci">Delegate * TheDelegate</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00043">MachineRegisterInfo.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a930ee5080b3b91f4421602fa498ace1a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a930ee5080b3b91f4421602fa498ace1a">llvm::MachineRegisterInfo::IsSSA</a></div><div class="ttdeci">bool IsSSA</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00047">MachineRegisterInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2356140507d825b629c3866b8c75b3ab"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00128">MachineRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0af590c4e368d84f4b0c0455d89ee47a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">llvm::MachineRegisterInfo::VRegInfo</a></div><div class="ttdeci">IndexedMap&lt; std::pair&lt; const TargetRegisterClass *, MachineOperand * &gt;, VirtReg2IndexFunctor &gt; VRegInfo</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00059">MachineRegisterInfo.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a56e9a625f708912164f16c178ceb97d7"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00359">MCRegisterInfo.h:359</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a137151a6b2245171d16ed536b9f4f4e8"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a137151a6b2245171d16ed536b9f4f4e8">llvm::MachineRegisterInfo::RegAllocHints</a></div><div class="ttdeci">IndexedMap&lt; std::pair&lt; unsigned, unsigned &gt;, VirtReg2IndexFunctor &gt; RegAllocHints</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00068">MachineRegisterInfo.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6cc8952036641b4cb5d8bec3e7a5de16"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6cc8952036641b4cb5d8bec3e7a5de16">llvm::MachineRegisterInfo::UsedRegUnits</a></div><div class="ttdeci">BitVector UsedRegUnits</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00102">MachineRegisterInfo.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aaeeffe8125c22d74fc2030f12434751c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aaeeffe8125c22d74fc2030f12434751c">llvm::MachineRegisterInfo::PhysRegUseDefLists</a></div><div class="ttdeci">MachineOperand ** PhysRegUseDefLists</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00072">MachineRegisterInfo.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a90c694e699d61413b7206005a63d2134"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a90c694e699d61413b7206005a63d2134">llvm::MachineRegisterInfo::UsedPhysRegMask</a></div><div class="ttdeci">BitVector UsedPhysRegMask</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00108">MachineRegisterInfo.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5697f389d503a07559cb3c9c163dcb5a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5697f389d503a07559cb3c9c163dcb5a">llvm::MachineRegisterInfo::TracksLiveness</a></div><div class="ttdeci">bool TracksLiveness</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fa9f7f1b6be1144152902121f2463d0368"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa9f7f1b6be1144152902121f2463d0368">llvm::LibFunc::memset</a></div><div class="ttdoc">void *memset(void *b, int c, size_t len); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00414">TargetLibraryInfo.h:414</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7b1a5eafebcc62fcac1fb48706d181a5"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7b1a5eafebcc62fcac1fb48706d181a5">llvm::MachineRegisterInfo::TM</a></div><div class="ttdeci">const TargetMachine &amp; TM</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00042">MachineRegisterInfo.h:42</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aebc2f9fbeb9a75e650dee6657afc49bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">MachineRegisterInfo::~MachineRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00039">39</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                                          {</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keyword">delete</span> [] <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aaeeffe8125c22d74fc2030f12434751c">PhysRegUseDefLists</a>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aaeeffe8125c22d74fc2030f12434751c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aaeeffe8125c22d74fc2030f12434751c">llvm::MachineRegisterInfo::PhysRegUseDefLists</a></div><div class="ttdeci">MachineOperand ** PhysRegUseDefLists</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00072">MachineRegisterInfo.h:72</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a741035a378541c4f5b78ba3b73d86633"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addLiveIn </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>vreg</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>addLiveIn - Add the specified register as a live-in. Note that it is an error to add the same register to the same set more than once. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00739">739</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                                                  {</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">LiveIns</a>.push_back(std::make_pair(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, vreg));</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5f94177b97073d24db0fa09ad49c674f"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">llvm::MachineRegisterInfo::LiveIns</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; unsigned, unsigned &gt; &gt; LiveIns</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00120">MachineRegisterInfo.h:120</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac386aa863d0dc665f4b7da757f60054b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addPhysRegsUsedFromRegMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> uint32_t *&#160;</td>
          <td class="paramname"><em>RegMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used. This corresponds to the bit mask attached to register mask operands. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00660">660</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;                                                           {</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a90c694e699d61413b7206005a63d2134">UsedPhysRegMask</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a8ed8d6c8b5f2e6f8afbabdcfaf40d6ff">setBitsNotInMask</a>(RegMask);</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1BitVector_html_a8ed8d6c8b5f2e6f8afbabdcfaf40d6ff"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a8ed8d6c8b5f2e6f8afbabdcfaf40d6ff">llvm::BitVector::setBitsNotInMask</a></div><div class="ttdeci">void setBitsNotInMask(const uint32_t *Mask, unsigned MaskWords=~0u)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00508">BitVector.h:508</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a90c694e699d61413b7206005a63d2134"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a90c694e699d61413b7206005a63d2134">llvm::MachineRegisterInfo::UsedPhysRegMask</a></div><div class="ttdeci">BitVector UsedPhysRegMask</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00108">MachineRegisterInfo.h:108</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af7f7e5eb5b55add81ed8fe39ac83b9c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::addRegOperandToUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add MO to the linked list of operands for its register. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00173">173</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                                                   {</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a848bf111402854a2243fd26a8e3b6bed">isOnRegUseList</a>() &amp;&amp; <span class="stringliteral">&quot;Already on list&quot;</span>);</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;HeadRef = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *<span class="keyword">const</span> Head = HeadRef;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="comment">// Head points to the first list element.</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="comment">// Next is NULL on the last list element.</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">// Prev pointers are circular, so Head-&gt;Prev == Last.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="comment">// Head is NULL for an empty list.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">if</span> (!Head) {</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ac35e00b153d3c00e6e1c3ed85e62fc85">Contents</a>.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">Reg</a>.Prev = MO;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ac35e00b153d3c00e6e1c3ed85e62fc85">Contents</a>.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">Reg</a>.Next = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    HeadRef = MO;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  }</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == Head-&gt;getReg() &amp;&amp; <span class="stringliteral">&quot;Different regs on the same list!&quot;</span>);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">// Insert MO between Last and Head in the circular Prev chain.</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="../../d8/d43/namespacellvm_1_1IndexedInstrProf.html#a87b93ba3c91ae466954c5ea99df40f8bad55b30607c2a9a2616347d6edb789f6b">Last</a> = Head-&gt;Contents.Reg.Prev;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Last &amp;&amp; <span class="stringliteral">&quot;Inconsistent use list&quot;</span>);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == Last-&gt;getReg() &amp;&amp; <span class="stringliteral">&quot;Different regs on the same list!&quot;</span>);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  Head-&gt;Contents.Reg.Prev = MO;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ac35e00b153d3c00e6e1c3ed85e62fc85">Contents</a>.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">Reg</a>.Prev = Last;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="comment">// Def operands always precede uses. This allows def_iterator to stop early.</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="comment">// Insert def operands at the front, and use operands at the back.</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>()) {</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="comment">// Insert def at the front.</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ac35e00b153d3c00e6e1c3ed85e62fc85">Contents</a>.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">Reg</a>.Next = Head;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    HeadRef = MO;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="comment">// Insert use at the end.</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ac35e00b153d3c00e6e1c3ed85e62fc85">Contents</a>.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">Reg</a>.Next = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    Last-&gt;Contents.Reg.Next = MO;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  }</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1IndexedInstrProf_html_a87b93ba3c91ae466954c5ea99df40f8bad55b30607c2a9a2616347d6edb789f6b"><div class="ttname"><a href="../../d8/d43/namespacellvm_1_1IndexedInstrProf.html#a87b93ba3c91ae466954c5ea99df40f8bad55b30607c2a9a2616347d6edb789f6b">llvm::IndexedInstrProf::HashT::Last</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a848bf111402854a2243fd26a8e3b6bed"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a848bf111402854a2243fd26a8e3b6bed">llvm::MachineOperand::isOnRegUseList</a></div><div class="ttdeci">bool isOnRegUseList() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00712">MachineOperand.h:712</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a39d692ae880944b8211b1f260130c111"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">llvm::MachineOperand::Reg</a></div><div class="ttdeci">struct llvm::MachineOperand::@33::@34 Reg</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8de7d5cf38939044471c6ee60a01a3df"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00279">MachineOperand.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac35e00b153d3c00e6e1c3ed85e62fc85"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ac35e00b153d3c00e6e1c3ed85e62fc85">llvm::MachineOperand::Contents</a></div><div class="ttdeci">union llvm::MachineOperand::@33 Contents</div><div class="ttdoc">Contents union - This contains the payload for the various operand types. </div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a83ac2b4f9a72254806bbb4b9958ddb43"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::canReserveReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>canReserveReg - Returns true if PhysReg can be used as a reserved register. Any register can be reserved before <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs()</a> is called. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00699">699</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;                                             {</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a3d8676cfdbb137a8492c020c50bae218">reservedRegsFrozen</a>() || <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a875f5fc41819ee3a88e6ac8097f030ee">ReservedRegs</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">test</a>(PhysReg);</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a3d8676cfdbb137a8492c020c50bae218"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a3d8676cfdbb137a8492c020c50bae218">llvm::MachineRegisterInfo::reservedRegsFrozen</a></div><div class="ttdeci">bool reservedRegsFrozen() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00692">MachineRegisterInfo.h:692</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a20b6ba858cb2bb6d8d7fa553025c1f61"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00338">BitVector.h:338</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a875f5fc41819ee3a88e6ac8097f030ee"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a875f5fc41819ee3a88e6ac8097f030ee">llvm::MachineRegisterInfo::ReservedRegs</a></div><div class="ttdeci">BitVector ReservedRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00114">MachineRegisterInfo.h:114</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a94d3a48b807d71fd89867d73988b08fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearKillFlags </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a>. This function is used by optimization passes which extend register lifetimes and need only preserve conservative kill flag information. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00331">331</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                                                           {</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab6f5c7fed970916c79dc0933018582ce">use_operands</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    MO.setIsKill(<span class="keyword">false</span>);</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab6f5c7fed970916c79dc0933018582ce"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab6f5c7fed970916c79dc0933018582ce">llvm::MachineRegisterInfo::use_operands</a></div><div class="ttdeci">iterator_range&lt; use_iterator &gt; use_operands(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00394">MachineRegisterInfo.h:394</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7e2e403e3e1f758b87c25302090c96c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearVirtRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clearVirtRegs - Remove all virtual registers (after physreg assignment). </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00113">113</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                        {</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">getNumVirtRegs</a>(); i != e; ++i) {</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">TargetRegisterInfo::index2VirtReg</a>(i);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">VRegInfo</a>[Reg].second)</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa56d6df38730dbdfc54792b291b05254">verifyUseList</a>(Reg);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Remaining virtual register operands&quot;</span>);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  }</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span>  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">VRegInfo</a>.clear();</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a70cd177cd3198c912817a21f373b5651"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">llvm::TargetRegisterInfo::index2VirtReg</a></div><div class="ttdeci">static unsigned index2VirtReg(unsigned Index)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00301">TargetRegisterInfo.h:301</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a78278263fc4c2deaf913ec1bbf98a8d2"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">llvm::MachineRegisterInfo::getNumVirtRegs</a></div><div class="ttdeci">unsigned getNumVirtRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00592">MachineRegisterInfo.h:592</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0af590c4e368d84f4b0c0455d89ee47a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">llvm::MachineRegisterInfo::VRegInfo</a></div><div class="ttdeci">IndexedMap&lt; std::pair&lt; const TargetRegisterClass *, MachineOperand * &gt;, VirtReg2IndexFunctor &gt; VRegInfo</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00059">MachineRegisterInfo.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa56d6df38730dbdfc54792b291b05254"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa56d6df38730dbdfc54792b291b05254">llvm::MachineRegisterInfo::verifyUseList</a></div><div class="ttdeci">void verifyUseList(unsigned Reg) const </div><div class="ttdoc">Verify the sanity of the use list for Reg. </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00126">MachineRegisterInfo.cpp:126</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4312b4757ac75bf9be905acfeefd6838"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * MachineRegisterInfo::constrainRegClass </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>MinNumRegs</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>constrainRegClass - Constrain the register class of the specified virtual register to be a common subclass of RC and the current register class, but only if the new class has at least MinNumRegs registers. Return the new register class, or NULL if no such class exists. This should only be used when the constraint is known to be trivial, like GR32 -&gt; GR32_NOSP. Beware of increasing register pressure. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00052">52</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                                            {</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OldRC = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordflow">if</span> (OldRC == RC)</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordflow">return</span> RC;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC =</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>()-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a97605349dfd657633ef8afb8c1afa9a6">getCommonSubClass</a>(OldRC, RC);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keywordflow">if</span> (!NewRC || NewRC == OldRC)</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keywordflow">return</span> NewRC;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordflow">if</span> (NewRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">getNumRegs</a>() &lt; MinNumRegs)</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, NewRC);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordflow">return</span> NewRC;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a97605349dfd657633ef8afb8c1afa9a6"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a97605349dfd657633ef8afb8c1afa9a6">llvm::TargetRegisterInfo::getCommonSubClass</a></div><div class="ttdeci">const TargetRegisterClass * getCommonSubClass(const TargetRegisterClass *A, const TargetRegisterClass *B) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d43/TargetRegisterInfo_8cpp_source.html#l00171">TargetRegisterInfo.cpp:171</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2356140507d825b629c3866b8c75b3ab"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00128">MachineRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab3904d3601dbe52865d5f2e33a06d80d"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00556">MachineRegisterInfo.h:556</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_afca05003ab96838dace0b075e176f731"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">llvm::TargetRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00066">TargetRegisterInfo.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abc2f27ea446a79159a27f3fb39840847"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">llvm::MachineRegisterInfo::setRegClass</a></div><div class="ttdeci">void setRegClass(unsigned Reg, const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00046">MachineRegisterInfo.cpp:46</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a76c3c7e3d4f11b4cfad37fc0449c9635"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned MachineRegisterInfo::createVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RegClass</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>createVirtualRegister - Create and return a new virtual register in the function with the specified register class. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00097">97</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                                                             {</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(RegClass &amp;&amp; <span class="stringliteral">&quot;Cannot create register without RegClass!&quot;</span>);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(RegClass-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">isAllocatable</a>() &amp;&amp;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;         <span class="stringliteral">&quot;Virtual register RegClass must be allocatable.&quot;</span>);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">// New virtual register number.</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">TargetRegisterInfo::index2VirtReg</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">getNumVirtRegs</a>());</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">VRegInfo</a>.grow(Reg);</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">VRegInfo</a>[<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>].first = RegClass;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a137151a6b2245171d16ed536b9f4f4e8">RegAllocHints</a>.grow(Reg);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae18e2c82643c2b35cd4f22d9cfb3744e">TheDelegate</a>)</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae18e2c82643c2b35cd4f22d9cfb3744e">TheDelegate</a>-&gt;<a class="code" href="../../d9/de4/classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">MRI_NoteNewVirtualRegister</a>(Reg);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a70cd177cd3198c912817a21f373b5651"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">llvm::TargetRegisterInfo::index2VirtReg</a></div><div class="ttdeci">static unsigned index2VirtReg(unsigned Index)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00301">TargetRegisterInfo.h:301</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae18e2c82643c2b35cd4f22d9cfb3744e"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae18e2c82643c2b35cd4f22d9cfb3744e">llvm::MachineRegisterInfo::TheDelegate</a></div><div class="ttdeci">Delegate * TheDelegate</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00043">MachineRegisterInfo.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a78278263fc4c2deaf913ec1bbf98a8d2"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">llvm::MachineRegisterInfo::getNumVirtRegs</a></div><div class="ttdeci">unsigned getNumVirtRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00592">MachineRegisterInfo.h:592</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0af590c4e368d84f4b0c0455d89ee47a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">llvm::MachineRegisterInfo::VRegInfo</a></div><div class="ttdeci">IndexedMap&lt; std::pair&lt; const TargetRegisterClass *, MachineOperand * &gt;, VirtReg2IndexFunctor &gt; VRegInfo</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00059">MachineRegisterInfo.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a137151a6b2245171d16ed536b9f4f4e8"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a137151a6b2245171d16ed536b9f4f4e8">llvm::MachineRegisterInfo::RegAllocHints</a></div><div class="ttdeci">IndexedMap&lt; std::pair&lt; unsigned, unsigned &gt;, VirtReg2IndexFunctor &gt; RegAllocHints</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00068">MachineRegisterInfo.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ac6b4a5be0d283b9346b6053f03c511d8"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">llvm::TargetRegisterClass::isAllocatable</a></div><div class="ttdeci">bool isAllocatable() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00100">TargetRegisterInfo.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1Delegate_html_a3da97de747916863d0b55bfdffd5f290"><div class="ttname"><a href="../../d9/de4/classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister</a></div><div class="ttdeci">virtual void MRI_NoteNewVirtualRegister(unsigned Reg)=0</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a66efe5c5561969cd4506c421daaf9bf3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a> llvm::MachineRegisterInfo::def_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00331">331</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                                               {</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(RegNo));</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2bcdee9013cf2ec4dd7ad9fb0005220c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">llvm::MachineRegisterInfo::def_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; false, true, false, true, false, false &gt; def_iterator</div><div class="ttdoc">def_iterator/def_begin/def_end - Walk all defs of the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00330">MachineRegisterInfo.h:330</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1714f68bb778e65e447b8e88166fa071"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a> llvm::MachineRegisterInfo::def_bundle_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00361">361</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                                                             {</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(RegNo));</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae42c580d6ba4565cbc7f74cc799f24b9"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">llvm::MachineRegisterInfo::def_bundle_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; false, true, false, false, false, true &gt; def_bundle_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00360">MachineRegisterInfo.h:360</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a595a7a24c293a79d1f19a3ae2337bb49"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a> llvm::MachineRegisterInfo::def_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00364">364</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                                              {</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a>(<span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae42c580d6ba4565cbc7f74cc799f24b9"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">llvm::MachineRegisterInfo::def_bundle_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; false, true, false, false, false, true &gt; def_bundle_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00360">MachineRegisterInfo.h:360</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2895425ea12b3cd3554ad7d5408e00c7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a>&gt; llvm::MachineRegisterInfo::def_bundles </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00368">368</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                                                                             {</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordflow">return</span> iterator_range&lt;def_bundle_iterator&gt;(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1714f68bb778e65e447b8e88166fa071">def_bundle_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>),</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                                               <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a595a7a24c293a79d1f19a3ae2337bb49">def_bundle_end</a>());</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1714f68bb778e65e447b8e88166fa071"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1714f68bb778e65e447b8e88166fa071">llvm::MachineRegisterInfo::def_bundle_begin</a></div><div class="ttdeci">def_bundle_iterator def_bundle_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00361">MachineRegisterInfo.h:361</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a595a7a24c293a79d1f19a3ae2337bb49"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a595a7a24c293a79d1f19a3ae2337bb49">llvm::MachineRegisterInfo::def_bundle_end</a></div><div class="ttdeci">static def_bundle_iterator def_bundle_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00364">MachineRegisterInfo.h:364</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="afef4b73d23e882692f002b5e85f1edcb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::def_empty </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>def_empty - Return true if there are no instructions defining the specified register (it may be live-in). </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00375">375</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">def_begin</a>(RegNo) == <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>(); }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a66efe5c5561969cd4506c421daaf9bf3"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">llvm::MachineRegisterInfo::def_begin</a></div><div class="ttdeci">def_iterator def_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00331">MachineRegisterInfo.h:331</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa21b132afc12ed3cead7a879506f277a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">llvm::MachineRegisterInfo::def_end</a></div><div class="ttdeci">static def_iterator def_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00334">MachineRegisterInfo.h:334</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa21b132afc12ed3cead7a879506f277a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a> llvm::MachineRegisterInfo::def_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00334">334</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a>(<span class="keyword">nullptr</span>); }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2bcdee9013cf2ec4dd7ad9fb0005220c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">llvm::MachineRegisterInfo::def_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; false, true, false, true, false, false &gt; def_iterator</div><div class="ttdoc">def_iterator/def_begin/def_end - Walk all defs of the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00330">MachineRegisterInfo.h:330</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0621a1959ffa120d8825420a988b6f0c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a> llvm::MachineRegisterInfo::def_instr_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00344">344</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                                                           {</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(RegNo));</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a95e4156df9cad83c4a8d6fb761bab8d7"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">llvm::MachineRegisterInfo::def_instr_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; false, true, false, false, true, false &gt; def_instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00343">MachineRegisterInfo.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a54dd0a5ebf7dbe5aab5fe51979356645"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a> llvm::MachineRegisterInfo::def_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00347">347</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                                            {</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a>(<span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a95e4156df9cad83c4a8d6fb761bab8d7"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">llvm::MachineRegisterInfo::def_instr_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; false, true, false, false, true, false &gt; def_instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00343">MachineRegisterInfo.h:343</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a716d3ac577857a2ab0d1dd1e010273e9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a>&gt; llvm::MachineRegisterInfo::def_instructions </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00352">352</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                                       {</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordflow">return</span> iterator_range&lt;def_instr_iterator&gt;(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0621a1959ffa120d8825420a988b6f0c">def_instr_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>),</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                                              <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a>());</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a54dd0a5ebf7dbe5aab5fe51979356645"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">llvm::MachineRegisterInfo::def_instr_end</a></div><div class="ttdeci">static def_instr_iterator def_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00347">MachineRegisterInfo.h:347</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0621a1959ffa120d8825420a988b6f0c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0621a1959ffa120d8825420a988b6f0c">llvm::MachineRegisterInfo::def_instr_begin</a></div><div class="ttdeci">def_instr_iterator def_instr_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00344">MachineRegisterInfo.h:344</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a54e49115842b336626727a9a84276d88"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a>&gt; llvm::MachineRegisterInfo::def_operands </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00336">336</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                                                                       {</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="keywordflow">return</span> iterator_range&lt;def_iterator&gt;(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">def_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>), <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>());</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a66efe5c5561969cd4506c421daaf9bf3"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">llvm::MachineRegisterInfo::def_begin</a></div><div class="ttdeci">def_iterator def_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00331">MachineRegisterInfo.h:331</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa21b132afc12ed3cead7a879506f277a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">llvm::MachineRegisterInfo::def_end</a></div><div class="ttdeci">static def_iterator def_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00334">MachineRegisterInfo.h:334</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9df1bfa4ea667aa1e2accb650b62187b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::dumpUses </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00394">394</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                                                     {</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#abb154b8d6f8482a2673bf5c2b848c9a9">use_instructions</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.dump();</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abb154b8d6f8482a2673bf5c2b848c9a9"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#abb154b8d6f8482a2673bf5c2b848c9a9">llvm::MachineRegisterInfo::use_instructions</a></div><div class="ttdeci">iterator_range&lt; use_instr_iterator &gt; use_instructions(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00410">MachineRegisterInfo.h:410</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a44ddc08d3e0ee02a2a8fb36fb4c8ac18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::EmitLiveInCopies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>EntryMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EmitLiveInCopies - Emit copies to initialize livein virtual registers into the given entry block. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00364">364</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                                                                  {</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="comment">// Emit the copies into the top of the block.</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">LiveIns</a>.size(); i != e; ++i)</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">LiveIns</a>[i].second) {</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0be07e313486cf812c3bab6cfc1da620">use_empty</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">LiveIns</a>[i].second)) {</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        <span class="comment">// The livein has no uses. Drop it.</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        <span class="comment">//</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        <span class="comment">// It would be preferable to have isel avoid creating live-in</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        <span class="comment">// records for unused arguments in the first place, but it&#39;s</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        <span class="comment">// complicated by the debug info code for arguments.</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">LiveIns</a>.erase(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">LiveIns</a>.begin() + i);</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        --i; --e;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        <span class="comment">// Emit a copy.</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*EntryMBB, EntryMBB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a>(),</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                TII.<a class="code" href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(<a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">TargetOpcode::COPY</a>), <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">LiveIns</a>[i].second)</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;          .addReg(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">LiveIns</a>[i].first);</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <span class="comment">// Add the register to the entry block live-in set.</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        EntryMBB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ae26efdb76d5c56388c65dc5b02a2ae6f">addLiveIn</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">LiveIns</a>[i].first);</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;      }</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      <span class="comment">// Add the register to the entry block live-in set.</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      EntryMBB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ae26efdb76d5c56388c65dc5b02a2ae6f">addLiveIn</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">LiveIns</a>[i].first);</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    }</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ae26efdb76d5c56388c65dc5b02a2ae6f"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ae26efdb76d5c56388c65dc5b02a2ae6f">llvm::MachineBasicBlock::addLiveIn</a></div><div class="ttdeci">void addLiveIn(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00320">MachineBasicBlock.h:320</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5f94177b97073d24db0fa09ad49c674f"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">llvm::MachineRegisterInfo::LiveIns</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; unsigned, unsigned &gt; &gt; LiveIns</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00120">MachineRegisterInfo.h:120</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_ab16f5a81fccfe4b7f645ba5a74ffad02"><div class="ttname"><a href="../../d3/da4/classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d74/MCInstrInfo_8h_source.html#l00048">MCInstrInfo.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">llvm::TargetOpcode::COPY</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00086">TargetOpcodes.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00241">MachineBasicBlock.h:241</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0be07e313486cf812c3bab6cfc1da620"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0be07e313486cf812c3bab6cfc1da620">llvm::MachineRegisterInfo::use_empty</a></div><div class="ttdeci">bool use_empty(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00433">MachineRegisterInfo.h:433</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad32d5b4fe86449641427a131c27c03f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::freezeReservedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before allocation begins. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00400">400</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                                                                      {</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a875f5fc41819ee3a88e6ac8097f030ee">ReservedRegs</a> = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>()-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">getReservedRegs</a>(MF);</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a875f5fc41819ee3a88e6ac8097f030ee">ReservedRegs</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#abd21a71e183229ee01e75c70ed642ed8">size</a>() == <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>()-&gt;<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">getNumRegs</a>() &amp;&amp;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;         <span class="stringliteral">&quot;Invalid ReservedRegs vector from target&quot;</span>);</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1BitVector_html_abd21a71e183229ee01e75c70ed642ed8"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#abd21a71e183229ee01e75c70ed642ed8">llvm::BitVector::size</a></div><div class="ttdeci">size_type size() const </div><div class="ttdoc">size - Returns the number of bits in this bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00115">BitVector.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2356140507d825b629c3866b8c75b3ab"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00128">MachineRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a56e9a625f708912164f16c178ceb97d7"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00359">MCRegisterInfo.h:359</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a82390447c4d818e9ba87147186f2bc9a"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">llvm::TargetRegisterInfo::getReservedRegs</a></div><div class="ttdeci">virtual BitVector getReservedRegs(const MachineFunction &amp;MF) const =0</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a875f5fc41819ee3a88e6ac8097f030ee"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a875f5fc41819ee3a88e6ac8097f030ee">llvm::MachineRegisterInfo::ReservedRegs</a></div><div class="ttdeci">BitVector ReservedRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00114">MachineRegisterInfo.h:114</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5df7952ff9c1e97b9ee98c2a3f74037f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned MachineRegisterInfo::getLiveInPhysReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getLiveInPhysReg - If VReg is a live-in virtual register, return the corresponding live-in physical register. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00345">345</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                                                                  {</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">livein_begin</a>(), E = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">livein_end</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second == VReg)</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;first;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0e18d247091e29fe2c2c3f5bd59843fb"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">llvm::MachineRegisterInfo::livein_end</a></div><div class="ttdeci">livein_iterator livein_end() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00748">MachineRegisterInfo.h:748</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_adb8e83c4e03a80fa7d24357b522e25ff"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">llvm::MachineRegisterInfo::livein_begin</a></div><div class="ttdeci">livein_iterator livein_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00747">MachineRegisterInfo.h:747</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a80b58d5afb19164c6199077bf8f8ea1a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">llvm::MachineRegisterInfo::livein_iterator</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; unsigned, unsigned &gt; &gt;::const_iterator livein_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00746">MachineRegisterInfo.h:746</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a957027d4e9d0442f3bf1a0d7db0ba253"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned MachineRegisterInfo::getLiveInVirtReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in physical register. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00354">354</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                                                                  {</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">livein_begin</a>(), E = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">livein_end</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;first == PReg)</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0e18d247091e29fe2c2c3f5bd59843fb"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">llvm::MachineRegisterInfo::livein_end</a></div><div class="ttdeci">livein_iterator livein_end() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00748">MachineRegisterInfo.h:748</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_adb8e83c4e03a80fa7d24357b522e25ff"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">llvm::MachineRegisterInfo::livein_begin</a></div><div class="ttdeci">livein_iterator livein_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00747">MachineRegisterInfo.h:747</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a80b58d5afb19164c6199077bf8f8ea1a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">llvm::MachineRegisterInfo::livein_iterator</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; unsigned, unsigned &gt; &gt;::const_iterator livein_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00746">MachineRegisterInfo.h:746</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8ada3f4be43cfb16daa1d5c638d9c545"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a>* llvm::MachineRegisterInfo::getNextOperandForReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the next element in the use-def chain. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00089">89</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                                                        {</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(MO &amp;&amp; MO-&gt;isReg() &amp;&amp; <span class="stringliteral">&quot;This is not a register operand!&quot;</span>);</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">return</span> MO-&gt;Contents.Reg.Next;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  }</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a78278263fc4c2deaf913ec1bbf98a8d2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MachineRegisterInfo::getNumVirtRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getNumVirtRegs - Return the number of virtual registers created. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00592">592</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">VRegInfo</a>.size(); }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0af590c4e368d84f4b0c0455d89ee47a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">llvm::MachineRegisterInfo::VRegInfo</a></div><div class="ttdeci">IndexedMap&lt; std::pair&lt; const TargetRegisterClass *, MachineOperand * &gt;, VirtReg2IndexFunctor &gt; VRegInfo</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00059">MachineRegisterInfo.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0c29744c3bf19d281c32726176892c02"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/df6/classllvm_1_1PSetIterator.html">PSetIterator</a> llvm::MachineRegisterInfo::getPressureSets </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get an iterator over the pressure sets affected by the given physical or virtual register. If <a class="el" href="../../d8/da8/structllvm_1_1RegUnit.html">RegUnit</a> is physical, it must be a register unit (from <a class="el" href="../../dd/dab/classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>). </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l01006">1006</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;                                        {</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="keywordflow">return</span> PSetIterator(RegUnit, <span class="keyword">this</span>);</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aacf576836c018b7d4a484110a1920815"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt;unsigned, unsigned&gt; llvm::MachineRegisterInfo::getRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getRegAllocationHint - Return the register allocation hint for the specified virtual register. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00607">607</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                                           {</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a137151a6b2245171d16ed536b9f4f4e8">RegAllocHints</a>[<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>];</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a137151a6b2245171d16ed536b9f4f4e8"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a137151a6b2245171d16ed536b9f4f4e8">llvm::MachineRegisterInfo::RegAllocHints</a></div><div class="ttdeci">IndexedMap&lt; std::pair&lt; unsigned, unsigned &gt;, VirtReg2IndexFunctor &gt; RegAllocHints</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00068">MachineRegisterInfo.h:68</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab3904d3601dbe52865d5f2e33a06d80d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::MachineRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getRegClass - Return the register class of the specified virtual register. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00556">556</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                                                             {</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">VRegInfo</a>[<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>].first;</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0af590c4e368d84f4b0c0455d89ee47a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">llvm::MachineRegisterInfo::VRegInfo</a></div><div class="ttdeci">IndexedMap&lt; std::pair&lt; const TargetRegisterClass *, MachineOperand * &gt;, VirtReg2IndexFunctor &gt; VRegInfo</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00059">MachineRegisterInfo.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1eaae935f45a7bd836298a9da2851368"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a>*&amp; llvm::MachineRegisterInfo::getRegUseDefListHead </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getRegUseDefListHead - Return the head pointer for the register use/def list for the specified virtual or physical register. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">76</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                                        {</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(RegNo))</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">VRegInfo</a>[RegNo].second;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aaeeffe8125c22d74fc2030f12434751c">PhysRegUseDefLists</a>[RegNo];</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0af590c4e368d84f4b0c0455d89ee47a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">llvm::MachineRegisterInfo::VRegInfo</a></div><div class="ttdeci">IndexedMap&lt; std::pair&lt; const TargetRegisterClass *, MachineOperand * &gt;, VirtReg2IndexFunctor &gt; VRegInfo</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00059">MachineRegisterInfo.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aaeeffe8125c22d74fc2030f12434751c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aaeeffe8125c22d74fc2030f12434751c">llvm::MachineRegisterInfo::PhysRegUseDefLists</a></div><div class="ttdeci">MachineOperand ** PhysRegUseDefLists</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00072">MachineRegisterInfo.h:72</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="acbd184ba12b0af77af77421ebe874b3f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a>* llvm::MachineRegisterInfo::getRegUseDefListHead </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00082">82</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                                             {</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(RegNo))</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">VRegInfo</a>[RegNo].second;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aaeeffe8125c22d74fc2030f12434751c">PhysRegUseDefLists</a>[RegNo];</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0af590c4e368d84f4b0c0455d89ee47a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">llvm::MachineRegisterInfo::VRegInfo</a></div><div class="ttdeci">IndexedMap&lt; std::pair&lt; const TargetRegisterClass *, MachineOperand * &gt;, VirtReg2IndexFunctor &gt; VRegInfo</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00059">MachineRegisterInfo.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aaeeffe8125c22d74fc2030f12434751c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aaeeffe8125c22d74fc2030f12434751c">llvm::MachineRegisterInfo::PhysRegUseDefLists</a></div><div class="ttdeci">MachineOperand ** PhysRegUseDefLists</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00072">MachineRegisterInfo.h:72</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7601a4f2f42c043d01b6921b2b3b00b0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a>&amp; llvm::MachineRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getReservedRegs - Returns a reference to the frozen set of reserved registers. This method should always be preferred to calling TRI::getReservedRegs() when possible. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00706">706</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                                           {</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a3d8676cfdbb137a8492c020c50bae218">reservedRegsFrozen</a>() &amp;&amp;</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;           <span class="stringliteral">&quot;Reserved registers haven&#39;t been frozen yet. &quot;</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;           <span class="stringliteral">&quot;Use TRI::getReservedRegs().&quot;</span>);</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a875f5fc41819ee3a88e6ac8097f030ee">ReservedRegs</a>;</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a3d8676cfdbb137a8492c020c50bae218"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a3d8676cfdbb137a8492c020c50bae218">llvm::MachineRegisterInfo::reservedRegsFrozen</a></div><div class="ttdeci">bool reservedRegsFrozen() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00692">MachineRegisterInfo.h:692</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a875f5fc41819ee3a88e6ac8097f030ee"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a875f5fc41819ee3a88e6ac8097f030ee">llvm::MachineRegisterInfo::ReservedRegs</a></div><div class="ttdeci">BitVector ReservedRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00114">MachineRegisterInfo.h:114</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0b7aa7f27b6bc25e4b5a180ad95c4988"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::MachineRegisterInfo::getSimpleHint </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSimpleHint - Return the preferred register allocation hint, or 0 if a standard simple hint (<a class="el" href="../../db/d53/classllvm_1_1Type.html">Type</a> == 0) is not set. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00613">613</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;                                             {</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    std::pair&lt;unsigned, unsigned&gt; <a class="code" href="../../dc/d3a/AArch64CollectLOH_8cpp.html#ad8a36316b060bb8da08ad49a4a1b421e">Hint</a> = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">getRegAllocationHint</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <span class="keywordflow">return</span> Hint.first ? 0 : Hint.second;</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  }</div>
<div class="ttc" id="AArch64CollectLOH_8cpp_html_ad8a36316b060bb8da08ad49a4a1b421e"><div class="ttname"><a href="../../dc/d3a/AArch64CollectLOH_8cpp.html#ad8a36316b060bb8da08ad49a4a1b421e">Hint</a></div><div class="ttdeci">aarch64 collect AArch64 Collect Linker Optimization Hint(LOH)&quot;</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aacf576836c018b7d4a484110a1920815"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">llvm::MachineRegisterInfo::getRegAllocationHint</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getRegAllocationHint(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00607">MachineRegisterInfo.h:607</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2356140507d825b629c3866b8c75b3ab"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>* llvm::MachineRegisterInfo::getTargetRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00128">128</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                                          {</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7b1a5eafebcc62fcac1fb48706d181a5">TM</a>.<a class="code" href="../../d9/d77/classllvm_1_1TargetMachine.html#a70b47eca6a99c87b81f4c1b1455dc090">getRegisterInfo</a>();</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7b1a5eafebcc62fcac1fb48706d181a5"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7b1a5eafebcc62fcac1fb48706d181a5">llvm::MachineRegisterInfo::TM</a></div><div class="ttdeci">const TargetMachine &amp; TM</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00042">MachineRegisterInfo.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a70b47eca6a99c87b81f4c1b1455dc090"><div class="ttname"><a href="../../d9/d77/classllvm_1_1TargetMachine.html#a70b47eca6a99c87b81f4c1b1455dc090">llvm::TargetMachine::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d21/Target_2TargetMachine_8h_source.html#l00143">Target/TargetMachine.h:143</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3a8e37a5bdd95e6bc921cc0855a3dbf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * MachineRegisterInfo::getUniqueVRegDef </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or null if none is found. If there are multiple definitions or no definition, return null. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00312">312</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                                                                      {</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afef4b73d23e882692f002b5e85f1edcb">def_empty</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)) <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0621a1959ffa120d8825420a988b6f0c">def_instr_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d9/d2c/namespacebranch-range-01.html#a02ead9d2b33486f3c82bfae74da33a5a">std::next</a>(I) != <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a>())</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">return</span> &amp;*<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a54dd0a5ebf7dbe5aab5fe51979356645"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">llvm::MachineRegisterInfo::def_instr_end</a></div><div class="ttdeci">static def_instr_iterator def_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00347">MachineRegisterInfo.h:347</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a95e4156df9cad83c4a8d6fb761bab8d7"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">llvm::MachineRegisterInfo::def_instr_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; false, true, false, false, true, false &gt; def_instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00343">MachineRegisterInfo.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0621a1959ffa120d8825420a988b6f0c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0621a1959ffa120d8825420a988b6f0c">llvm::MachineRegisterInfo::def_instr_begin</a></div><div class="ttdeci">def_instr_iterator def_instr_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00344">MachineRegisterInfo.h:344</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afef4b73d23e882692f002b5e85f1edcb"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afef4b73d23e882692f002b5e85f1edcb">llvm::MachineRegisterInfo::def_empty</a></div><div class="ttdeci">bool def_empty(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00375">MachineRegisterInfo.h:375</a></div></div>
<div class="ttc" id="namespacebranch-range-01_html_a02ead9d2b33486f3c82bfae74da33a5a"><div class="ttname"><a href="../../d9/d2c/namespacebranch-range-01.html#a02ead9d2b33486f3c82bfae74da33a5a">branch-range-01.next</a></div><div class="ttdeci">string next</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d37/branch-range-01_8py_source.html#l00079">branch-range-01.py:79</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="abf69f92f1977440a4e443a26baeb73c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * MachineRegisterInfo::getVRegDef </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>getVRegDef - Return the machine instr that defines the specified virtual register or null if none is found. This assumes that the code is in SSA form, so there should only be one definition. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00301">301</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                                                                {</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="comment">// Since we are in SSA form, we can use the first definition.</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0621a1959ffa120d8825420a988b6f0c">def_instr_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>((I.atEnd() || <a class="code" href="../../d9/d2c/namespacebranch-range-01.html#a02ead9d2b33486f3c82bfae74da33a5a">std::next</a>(I) == <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a>()) &amp;&amp;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;         <span class="stringliteral">&quot;getVRegDef assumes a single definition or no definition&quot;</span>);</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordflow">return</span> !I.atEnd() ? &amp;*I : <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a54dd0a5ebf7dbe5aab5fe51979356645"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">llvm::MachineRegisterInfo::def_instr_end</a></div><div class="ttdeci">static def_instr_iterator def_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00347">MachineRegisterInfo.h:347</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a95e4156df9cad83c4a8d6fb761bab8d7"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">llvm::MachineRegisterInfo::def_instr_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; false, true, false, false, true, false &gt; def_instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00343">MachineRegisterInfo.h:343</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0621a1959ffa120d8825420a988b6f0c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0621a1959ffa120d8825420a988b6f0c">llvm::MachineRegisterInfo::def_instr_begin</a></div><div class="ttdeci">def_instr_iterator def_instr_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00344">MachineRegisterInfo.h:344</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="namespacebranch-range-01_html_a02ead9d2b33486f3c82bfae74da33a5a"><div class="ttname"><a href="../../d9/d2c/namespacebranch-range-01.html#a02ead9d2b33486f3c82bfae74da33a5a">branch-range-01.next</a></div><div class="ttdeci">string next</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d37/branch-range-01_8py_source.html#l00079">branch-range-01.py:79</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="adac1aac8509b299918a6cae29ead3cdb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::hasOneDef </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasOneDef - Return true if there is exactly one instruction defining the specified register. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00379">379</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                                       {</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a> DI = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">def_begin</a>(RegNo);</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordflow">if</span> (DI == <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>())</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordflow">return</span> ++DI == <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>();</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2bcdee9013cf2ec4dd7ad9fb0005220c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">llvm::MachineRegisterInfo::def_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; false, true, false, true, false, false &gt; def_iterator</div><div class="ttdoc">def_iterator/def_begin/def_end - Walk all defs of the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00330">MachineRegisterInfo.h:330</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a66efe5c5561969cd4506c421daaf9bf3"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">llvm::MachineRegisterInfo::def_begin</a></div><div class="ttdeci">def_iterator def_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00331">MachineRegisterInfo.h:331</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa21b132afc12ed3cead7a879506f277a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">llvm::MachineRegisterInfo::def_end</a></div><div class="ttdeci">static def_iterator def_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00334">MachineRegisterInfo.h:334</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8be4959abd44b6fbd158dba0d7c315bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::hasOneNonDBGUse </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>hasOneNonDBGUse - Return true if there is exactly one non-Debug instruction using the specified register. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00320">320</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                                                              {</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a> UI = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aad684f050965249161650dcdf5a58fa4">use_nodbg_begin</a>(RegNo);</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordflow">if</span> (UI == <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a>())</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keywordflow">return</span> ++UI == <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a>();</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a355ba266da19094cc0948311c431768e"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">llvm::MachineRegisterInfo::use_nodbg_end</a></div><div class="ttdeci">static use_nodbg_iterator use_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00451">MachineRegisterInfo.h:451</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a103d3a425ed7310ef95852986e0c53c0"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">llvm::MachineRegisterInfo::use_nodbg_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, false, true, true, false, false &gt; use_nodbg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00447">MachineRegisterInfo.h:447</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aad684f050965249161650dcdf5a58fa4"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aad684f050965249161650dcdf5a58fa4">llvm::MachineRegisterInfo::use_nodbg_begin</a></div><div class="ttdeci">use_nodbg_iterator use_nodbg_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00448">MachineRegisterInfo.h:448</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8b43b880d693311e4375195ab5a95596"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::hasOneUse </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasOneUse - Return true if there is exactly one instruction using the specified register. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00437">437</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                                       {</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a> UI = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">use_begin</a>(RegNo);</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="keywordflow">if</span> (UI == <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>())</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="keywordflow">return</span> ++UI == <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>();</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac8347c6938efe4d9a4426b92ef57851e"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">llvm::MachineRegisterInfo::use_end</a></div><div class="ttdeci">static use_iterator use_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00392">MachineRegisterInfo.h:392</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7708cae9acd5d31606e279e7e4f55350"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">llvm::MachineRegisterInfo::use_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, false, false, true, false, false &gt; use_iterator</div><div class="ttdoc">use_iterator/use_begin/use_end - Walk all uses of the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00388">MachineRegisterInfo.h:388</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2f9819f230628888e3e68de292ecd602"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">llvm::MachineRegisterInfo::use_begin</a></div><div class="ttdeci">use_iterator use_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00389">MachineRegisterInfo.h:389</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a721b3ae1a20e295cc4f1143958ad3884"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::invalidateLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>invalidateLiveness - Indicates that register liveness is no longer being tracked accurately.</p>
<p>This should be called by late passes that invalidate the liveness information. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00180">180</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;{ <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5697f389d503a07559cb3c9c163dcb5a">TracksLiveness</a> = <span class="keyword">false</span>; }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5697f389d503a07559cb3c9c163dcb5a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5697f389d503a07559cb3c9c163dcb5a">llvm::MachineRegisterInfo::TracksLiveness</a></div><div class="ttdeci">bool TracksLiveness</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a017c4ebe5112a2521ee37dfe1e78236c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::isAllocatable </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn't been reserved.</p>
<p>Allocatable registers may show up in the allocation order of some virtual register, so a register allocator needs to track its liveness and availability. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00728">728</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                                             {</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>()-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#aa3adf149b595b297d3acb46f7e3aa8ed">isInAllocatableClass</a>(PhysReg) &amp;&amp;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;      !<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">isReserved</a>(PhysReg);</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2356140507d825b629c3866b8c75b3ab"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00128">MachineRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aa3adf149b595b297d3acb46f7e3aa8ed"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#aa3adf149b595b297d3acb46f7e3aa8ed">llvm::TargetRegisterInfo::isInAllocatableClass</a></div><div class="ttdeci">bool isInAllocatableClass(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00330">TargetRegisterInfo.h:330</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a008f499ae277e4936b5b897ddb4bcb7e"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">llvm::MachineRegisterInfo::isReserved</a></div><div class="ttdeci">bool isReserved(unsigned PhysReg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00718">MachineRegisterInfo.h:718</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9d7134fb4c7b07bd2fab941063bea585"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::isConstantPhysReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PhysReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>isConstantPhysReg - Returns true if PhysReg is unallocatable and constant throughout the function. It is safe to move instructions that read such a physreg. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00406">406</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                                                                             {</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(PhysReg));</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="comment">// Check if any overlapping register is modified, or allocatable so it may be</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="comment">// used later.</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d8/dfb/classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(PhysReg, <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>(), <span class="keyword">true</span>);</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;       AI.<a class="code" href="../../d8/dfb/classllvm_1_1MCRegAliasIterator.html#abf2eadac3ea84e2e2739444c40421eac">isValid</a>(); ++AI)</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afef4b73d23e882692f002b5e85f1edcb">def_empty</a>(*AI) || <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a017c4ebe5112a2521ee37dfe1e78236c">isAllocatable</a>(*AI))</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2356140507d825b629c3866b8c75b3ab"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00128">MachineRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_abf2eadac3ea84e2e2739444c40421eac"><div class="ttname"><a href="../../d8/dfb/classllvm_1_1MCRegAliasIterator.html#abf2eadac3ea84e2e2739444c40421eac">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00580">MCRegisterInfo.h:580</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="../../d8/dfb/classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00555">MCRegisterInfo.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a017c4ebe5112a2521ee37dfe1e78236c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a017c4ebe5112a2521ee37dfe1e78236c">llvm::MachineRegisterInfo::isAllocatable</a></div><div class="ttdeci">bool isAllocatable(unsigned PhysReg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00728">MachineRegisterInfo.h:728</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a055858b14215864ed367a8db6c19d6f6"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">llvm::TargetRegisterInfo::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00280">TargetRegisterInfo.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afef4b73d23e882692f002b5e85f1edcb"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afef4b73d23e882692f002b5e85f1edcb">llvm::MachineRegisterInfo::def_empty</a></div><div class="ttdeci">bool def_empty(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00375">MachineRegisterInfo.h:375</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5e4b09e8d0f31b43fd5a912ed288bccb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::isLiveIn </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00336">336</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                                                     {</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">livein_begin</a>(), E = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">livein_end</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;first == <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> || <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second == <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0e18d247091e29fe2c2c3f5bd59843fb"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">llvm::MachineRegisterInfo::livein_end</a></div><div class="ttdeci">livein_iterator livein_end() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00748">MachineRegisterInfo.h:748</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_adb8e83c4e03a80fa7d24357b522e25ff"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">llvm::MachineRegisterInfo::livein_begin</a></div><div class="ttdeci">livein_iterator livein_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00747">MachineRegisterInfo.h:747</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a80b58d5afb19164c6199077bf8f8ea1a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">llvm::MachineRegisterInfo::livein_iterator</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; unsigned, unsigned &gt; &gt;::const_iterator livein_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00746">MachineRegisterInfo.h:746</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="abe3c98b9803fa6a21eca279173c27b12"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::isPhysRegUsed </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isPhysRegUsed - Return true if the specified register is used in this function. Also check for clobbered aliases and registers clobbered by function calls with register mask operands.</p>
<p>This only works after register allocation. It is primarily used by PrologEpilogInserter to determine which callee-saved registers need spilling. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00634">634</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;                                         {</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a90c694e699d61413b7206005a63d2134">UsedPhysRegMask</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">test</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>))</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <span class="keywordflow">for</span> (MCRegUnitIterator Units(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>());</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;         Units.isValid(); ++Units)</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6cc8952036641b4cb5d8bec3e7a5de16">UsedRegUnits</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">test</a>(*Units))</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2356140507d825b629c3866b8c75b3ab"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00128">MachineRegisterInfo.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6cc8952036641b4cb5d8bec3e7a5de16"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6cc8952036641b4cb5d8bec3e7a5de16">llvm::MachineRegisterInfo::UsedRegUnits</a></div><div class="ttdeci">BitVector UsedRegUnits</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00102">MachineRegisterInfo.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a90c694e699d61413b7206005a63d2134"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a90c694e699d61413b7206005a63d2134">llvm::MachineRegisterInfo::UsedPhysRegMask</a></div><div class="ttdeci">BitVector UsedPhysRegMask</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00108">MachineRegisterInfo.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a20b6ba858cb2bb6d8d7fa553025c1f61"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00338">BitVector.h:338</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a008f499ae277e4936b5b897ddb4bcb7e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::isReserved </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isReserved - Returns true when PhysReg is a reserved register.</p>
<p>Reserved registers may belong to an allocatable register class, but the target has explicitly requested that they are not used. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00718">718</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                                          {</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7601a4f2f42c043d01b6921b2b3b00b0">getReservedRegs</a>().<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">test</a>(PhysReg);</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7601a4f2f42c043d01b6921b2b3b00b0"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7601a4f2f42c043d01b6921b2b3b00b0">llvm::MachineRegisterInfo::getReservedRegs</a></div><div class="ttdeci">const BitVector &amp; getReservedRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00706">MachineRegisterInfo.h:706</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a20b6ba858cb2bb6d8d7fa553025c1f61"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00338">BitVector.h:338</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a506447dd6402590e58fe1492fa824c01"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::isSSA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00160">160</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a930ee5080b3b91f4421602fa498ace1a">IsSSA</a>; }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a930ee5080b3b91f4421602fa498ace1a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a930ee5080b3b91f4421602fa498ace1a">llvm::MachineRegisterInfo::IsSSA</a></div><div class="ttdeci">bool IsSSA</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00047">MachineRegisterInfo.h:47</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a035f850aa2492716906dbb0610e98c90"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::leaveSSA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00163">163</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;{ <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a930ee5080b3b91f4421602fa498ace1a">IsSSA</a> = <span class="keyword">false</span>; }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a930ee5080b3b91f4421602fa498ace1a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a930ee5080b3b91f4421602fa498ace1a">llvm::MachineRegisterInfo::IsSSA</a></div><div class="ttdeci">bool IsSSA</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00047">MachineRegisterInfo.h:47</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="adb8e83c4e03a80fa7d24357b522e25ff"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a> llvm::MachineRegisterInfo::livein_begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00747">747</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">LiveIns</a>.begin(); }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5f94177b97073d24db0fa09ad49c674f"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">llvm::MachineRegisterInfo::LiveIns</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; unsigned, unsigned &gt; &gt; LiveIns</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00120">MachineRegisterInfo.h:120</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="afc3fbc2c69e7a73deb6dcaa7081cf558"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::livein_empty </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00749">749</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">LiveIns</a>.empty(); }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5f94177b97073d24db0fa09ad49c674f"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">llvm::MachineRegisterInfo::LiveIns</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; unsigned, unsigned &gt; &gt; LiveIns</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00120">MachineRegisterInfo.h:120</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0e18d247091e29fe2c2c3f5bd59843fb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a> llvm::MachineRegisterInfo::livein_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00748">748</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">LiveIns</a>.end(); }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5f94177b97073d24db0fa09ad49c674f"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5f94177b97073d24db0fa09ad49c674f">llvm::MachineRegisterInfo::LiveIns</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; unsigned, unsigned &gt; &gt; LiveIns</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00120">MachineRegisterInfo.h:120</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aca2889f06819a18c5bc57aba62e121dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::markUsesInDebugValueAsUndef </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the specified register as undefined which causes the DBG_VALUE to be deleted during <a class="el" href="../../de/dd4/classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a> analysis. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00422">422</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                                                                        {</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="comment">// Mark any DBG_VALUE that uses Reg as undef (but don&#39;t delete it.)</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <a class="code" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">MachineRegisterInfo::use_instr_iterator</a> nextI;</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aac27bb82372cb5944e239f3dd6ec56b2">use_instr_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>), E = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">use_instr_end</a>();</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;       <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = nextI) {</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    nextI = <a class="code" href="../../d9/d2c/namespacebranch-range-01.html#a02ead9d2b33486f3c82bfae74da33a5a">std::next</a>(<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);  <span class="comment">// I is invalidated by the setReg</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI = &amp;*<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="keywordflow">if</span> (UseMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a1e1d26226c627cf3dcf3c191b85e7d7d">isDebugValue</a>())</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      UseMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(0U);</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  }</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afcd4104f2564c9c51658e97b3cbdd559"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">llvm::MachineRegisterInfo::use_instr_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, false, false, false, true, false &gt; use_instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00401">MachineRegisterInfo.h:401</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aac27bb82372cb5944e239f3dd6ec56b2"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aac27bb82372cb5944e239f3dd6ec56b2">llvm::MachineRegisterInfo::use_instr_begin</a></div><div class="ttdeci">use_instr_iterator use_instr_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00402">MachineRegisterInfo.h:402</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html"><div class="ttname"><a href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">llvm::MachineRegisterInfo::defusechain_instr_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00209">MachineRegisterInfo.h:209</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1e1d26226c627cf3dcf3c191b85e7d7d"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a1e1d26226c627cf3dcf3c191b85e7d7d">llvm::MachineInstr::isDebugValue</a></div><div class="ttdeci">bool isDebugValue() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00694">MachineInstr.h:694</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a624a062754a09d3787614d8627096705"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00048">MachineInstr.cpp:48</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7a73104304bf1f9d344ad495283561b5"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">llvm::MachineRegisterInfo::use_instr_end</a></div><div class="ttdeci">static use_instr_iterator use_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00405">MachineRegisterInfo.h:405</a></div></div>
<div class="ttc" id="namespacebranch-range-01_html_a02ead9d2b33486f3c82bfae74da33a5a"><div class="ttname"><a href="../../d9/d2c/namespacebranch-range-01.html#a02ead9d2b33486f3c82bfae74da33a5a">branch-range-01.next</a></div><div class="ttdeci">string next</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d37/branch-range-01_8py_source.html#l00079">branch-range-01.py:79</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a557ce2bfb3c946e43d65d750b2537987"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::moveOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumOps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Move NumOps operands from Src to Dst, updating use-def lists as needed.</p>
<p>The Dst range is assumed to be uninitialized memory. (Or it may contain operands that won't be destroyed, which is OK because the MO destructor is trivial anyway).</p>
<p>The Src and Dst ranges may overlap. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00241">241</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                                        {</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Src != Dst &amp;&amp; NumOps &amp;&amp; <span class="stringliteral">&quot;Noop moveOperands&quot;</span>);</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="comment">// Copy backwards if Dst is within the Src range.</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordtype">int</span> Stride = 1;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">if</span> (Dst &gt;= Src &amp;&amp; Dst &lt; Src + NumOps) {</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    Stride = -1;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    Dst += NumOps - 1;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    Src += NumOps - 1;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  }</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="comment">// Copy one operand at a time.</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keyword">new</span> (Dst) <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a>(*Src);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="comment">// Dst takes Src&#39;s place in the use-def chain.</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keywordflow">if</span> (Src-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) {</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;      <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;Head = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(Src-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;      <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *Prev = Src-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ac35e00b153d3c00e6e1c3ed85e62fc85">Contents</a>.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">Reg</a>.Prev;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *Next = Src-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ac35e00b153d3c00e6e1c3ed85e62fc85">Contents</a>.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">Reg</a>.Next;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Head &amp;&amp; <span class="stringliteral">&quot;List empty, but operand is chained&quot;</span>);</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Prev &amp;&amp; <span class="stringliteral">&quot;Operand was not on use-def list&quot;</span>);</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;      <span class="comment">// Prev links are circular, next link is NULL instead of looping back to</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      <span class="comment">// Head.</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      <span class="keywordflow">if</span> (Src == Head)</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        Head = Dst;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        Prev-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ac35e00b153d3c00e6e1c3ed85e62fc85">Contents</a>.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">Reg</a>.Next = Dst;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <span class="comment">// Update Prev pointer. This also works when Src was pointing to itself</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      <span class="comment">// in a 1-element list. In that case Head == Dst.</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      (Next ? Next : Head)-&gt;Contents.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">Reg</a>.Prev = Dst;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    }</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    Dst += Stride;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    Src += Stride;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  } <span class="keywordflow">while</span> (--NumOps);</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a39d692ae880944b8211b1f260130c111"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">llvm::MachineOperand::Reg</a></div><div class="ttdeci">struct llvm::MachineOperand::@33::@34 Reg</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac35e00b153d3c00e6e1c3ed85e62fc85"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ac35e00b153d3c00e6e1c3ed85e62fc85">llvm::MachineOperand::Contents</a></div><div class="ttdeci">union llvm::MachineOperand::@33 Contents</div><div class="ttdoc">Contents union - This contains the payload for the various operand types. </div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1e2ae7a00af3f74b571773db25a5dd06"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::operator= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ad947cc307feb5c01e3c23b28f9fb1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::recomputeRegClass </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d77/classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>recomputeRegClass - Try to find a legal super-class of Reg's register class that still satisfies the constraints from the instructions using Reg. Returns true if Reg was upgraded.</p>
<p>This method can be used after constraints have been removed from a virtual register, for example after removing instructions or splitting the live range. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00069">69</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                                                            {</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = TM.<a class="code" href="../../d9/d77/classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">getInstrInfo</a>();</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *OldRC = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC =</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>()-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ac8f9853531f52b368572f9933ebd6de6">getLargestLegalSuperClass</a>(OldRC);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="comment">// Stop early if there is no room to grow.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordflow">if</span> (NewRC == OldRC)</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">// Accumulate constraints from all uses.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af8592976b8784e984c597e1ba2f24d78">reg_nodbg_operands</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)) {</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">// Apply the effect of the given operand to NewRC.</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = MO.getParent();</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordtype">unsigned</span> OpNo = &amp;MO - &amp;MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    NewRC = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5f654b3c0af0f2296f32f6119478c32a">getRegClassConstraintEffect</a>(OpNo, NewRC, TII,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                            <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>());</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keywordflow">if</span> (!NewRC || NewRC == OldRC)</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  }</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, NewRC);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5f654b3c0af0f2296f32f6119478c32a"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5f654b3c0af0f2296f32f6119478c32a">llvm::MachineInstr::getRegClassConstraintEffect</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassConstraintEffect(unsigned OpIdx, const TargetRegisterClass *CurRC, const TargetInstrInfo *TII, const TargetRegisterInfo *TRI) const </div><div class="ttdoc">Applies the constraints (def/use) implied by the OpIdx operand to the given CurRC. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l01034">MachineInstr.cpp:1034</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d6a/HexagonCopyToCombine_8cpp_source.html#l00114">HexagonCopyToCombine.cpp:114</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2356140507d825b629c3866b8c75b3ab"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00128">MachineRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab3904d3601dbe52865d5f2e33a06d80d"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00556">MachineRegisterInfo.h:556</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="../../de/d06/classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetInstrInfo_8h_source.html#l00049">TargetInstrInfo.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ac13d0f6f2c915757013b101ef6e8afbc"><div class="ttname"><a href="../../d9/d77/classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">llvm::TargetMachine::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d21/Target_2TargetMachine_8h_source.html#l00118">Target/TargetMachine.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af8592976b8784e984c597e1ba2f24d78"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af8592976b8784e984c597e1ba2f24d78">llvm::MachineRegisterInfo::reg_nodbg_operands</a></div><div class="ttdeci">iterator_range&lt; reg_nodbg_iterator &gt; reg_nodbg_operands(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00281">MachineRegisterInfo.h:281</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac8f9853531f52b368572f9933ebd6de6"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ac8f9853531f52b368572f9933ebd6de6">llvm::TargetRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00593">TargetRegisterInfo.h:593</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abc2f27ea446a79159a27f3fb39840847"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">llvm::MachineRegisterInfo::setRegClass</a></div><div class="ttdeci">void setRegClass(unsigned Reg, const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00046">MachineRegisterInfo.cpp:46</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="adfeaea4e5c82dea47ff9aa1f8367104c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a> llvm::MachineRegisterInfo::reg_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00223">223</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                               {</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(RegNo));</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a28e38d1205413931f2c42e2dec7caafb"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">llvm::MachineRegisterInfo::reg_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, true, false, true, false, false &gt; reg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00222">MachineRegisterInfo.h:222</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae7fec3bc29d4eb6c1a55729585662e13"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a> llvm::MachineRegisterInfo::reg_bundle_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00253">253</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                                             {</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(RegNo));</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a285e3b676f381da995269d05cbf6b4aa"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">llvm::MachineRegisterInfo::reg_bundle_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, true, false, false, false, true &gt; reg_bundle_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00252">MachineRegisterInfo.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab05bea8bf7513acba82ca339c74de2de"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a> llvm::MachineRegisterInfo::reg_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00256">256</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                              {</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a>(<span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a285e3b676f381da995269d05cbf6b4aa"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">llvm::MachineRegisterInfo::reg_bundle_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, true, false, false, false, true &gt; reg_bundle_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00252">MachineRegisterInfo.h:252</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af9ce423361f6d455d7488666c9cb2b35"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_bundle_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00309">309</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                                                                         {</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(RegNo));</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a88d5a97aa1a3b1dfe45beb6d309549c0"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, true, true, false, false, true &gt; reg_bundle_nodbg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00308">MachineRegisterInfo.h:308</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a94275a1edd38ff90ce524665a268d71e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_bundle_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00312">312</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                                                          {</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a>(<span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a88d5a97aa1a3b1dfe45beb6d309549c0"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, true, true, false, false, true &gt; reg_bundle_nodbg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00308">MachineRegisterInfo.h:308</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aefd6234203063482cc4a1e605d43944d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a>&gt; llvm::MachineRegisterInfo::reg_bundles </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00260">260</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                                                             {</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">return</span> iterator_range&lt;reg_bundle_iterator&gt;(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae7fec3bc29d4eb6c1a55729585662e13">reg_bundle_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>),</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                               <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab05bea8bf7513acba82ca339c74de2de">reg_bundle_end</a>());</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae7fec3bc29d4eb6c1a55729585662e13"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae7fec3bc29d4eb6c1a55729585662e13">llvm::MachineRegisterInfo::reg_bundle_begin</a></div><div class="ttdeci">reg_bundle_iterator reg_bundle_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00253">MachineRegisterInfo.h:253</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab05bea8bf7513acba82ca339c74de2de"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab05bea8bf7513acba82ca339c74de2de">llvm::MachineRegisterInfo::reg_bundle_end</a></div><div class="ttdeci">static reg_bundle_iterator reg_bundle_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00256">MachineRegisterInfo.h:256</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad9164d2a330b1f92627fd5fc66fb00af"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::reg_empty </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>reg_empty - Return true if there are no instructions using or defining the specified register (it may be live-in). </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00267">267</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adfeaea4e5c82dea47ff9aa1f8367104c">reg_begin</a>(RegNo) == <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a>(); }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_adfeaea4e5c82dea47ff9aa1f8367104c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adfeaea4e5c82dea47ff9aa1f8367104c">llvm::MachineRegisterInfo::reg_begin</a></div><div class="ttdeci">reg_iterator reg_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00223">MachineRegisterInfo.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1d8edf72c1d3e14e4d2396b98e07ad72"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">llvm::MachineRegisterInfo::reg_end</a></div><div class="ttdeci">static reg_iterator reg_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00226">MachineRegisterInfo.h:226</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1d8edf72c1d3e14e4d2396b98e07ad72"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a> llvm::MachineRegisterInfo::reg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00226">226</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a>(<span class="keyword">nullptr</span>); }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a28e38d1205413931f2c42e2dec7caafb"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">llvm::MachineRegisterInfo::reg_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, true, false, true, false, false &gt; reg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00222">MachineRegisterInfo.h:222</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa6edbec96fae61bd020d36bcbf5aa1bb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a> llvm::MachineRegisterInfo::reg_instr_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00236">236</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                                           {</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(RegNo));</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_acfd82fed0bfd64acef3dacfcb9bed147"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">llvm::MachineRegisterInfo::reg_instr_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, true, false, false, true, false &gt; reg_instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00235">MachineRegisterInfo.h:235</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a45911f3aacb9b7ea62d1fa8fc8180039"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a> llvm::MachineRegisterInfo::reg_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00239">239</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                            {</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a>(<span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_acfd82fed0bfd64acef3dacfcb9bed147"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">llvm::MachineRegisterInfo::reg_instr_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, true, false, false, true, false &gt; reg_instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00235">MachineRegisterInfo.h:235</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af03f99b905030a0d2ed2b731345308dc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_instr_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00291">291</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                                                       {</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(RegNo));</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2284f8da6a5a1880a11a271a3531fd11"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">llvm::MachineRegisterInfo::reg_instr_nodbg_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, true, true, false, true, false &gt; reg_instr_nodbg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00290">MachineRegisterInfo.h:290</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a29a1144eb9d753b6b682a933aa3f8f9f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_instr_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00294">294</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                                        {</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a>(<span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2284f8da6a5a1880a11a271a3531fd11"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">llvm::MachineRegisterInfo::reg_instr_nodbg_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, true, true, false, true, false &gt; reg_instr_nodbg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00290">MachineRegisterInfo.h:290</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6fe0f62aad4e0fe8505e59d160ecfb77"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a>&gt; llvm::MachineRegisterInfo::reg_instructions </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00244">244</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                       {</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">return</span> iterator_range&lt;reg_instr_iterator&gt;(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa6edbec96fae61bd020d36bcbf5aa1bb">reg_instr_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>),</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                              <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">reg_instr_end</a>());</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a45911f3aacb9b7ea62d1fa8fc8180039"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">llvm::MachineRegisterInfo::reg_instr_end</a></div><div class="ttdeci">static reg_instr_iterator reg_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00239">MachineRegisterInfo.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa6edbec96fae61bd020d36bcbf5aa1bb"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa6edbec96fae61bd020d36bcbf5aa1bb">llvm::MachineRegisterInfo::reg_instr_begin</a></div><div class="ttdeci">reg_instr_iterator reg_instr_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00236">MachineRegisterInfo.h:236</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5ccf3c33d602c228a2d76b31c732628d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00273">273</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                                           {</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(RegNo));</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab4117eefba8533b8dfdf642f35aec787"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">llvm::MachineRegisterInfo::reg_nodbg_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, true, true, true, false, false &gt; reg_nodbg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00272">MachineRegisterInfo.h:272</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a37f1637f079360f30f52f729c6e9be58"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::reg_nodbg_bundles </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00317">317</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                        {</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="keywordflow">return</span> iterator_range&lt;reg_bundle_nodbg_iterator&gt;(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af9ce423361f6d455d7488666c9cb2b35">reg_bundle_nodbg_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>),</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                                                     <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a94275a1edd38ff90ce524665a268d71e">reg_bundle_nodbg_end</a>());</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af9ce423361f6d455d7488666c9cb2b35"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af9ce423361f6d455d7488666c9cb2b35">llvm::MachineRegisterInfo::reg_bundle_nodbg_begin</a></div><div class="ttdeci">reg_bundle_nodbg_iterator reg_bundle_nodbg_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00309">MachineRegisterInfo.h:309</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a94275a1edd38ff90ce524665a268d71e"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a94275a1edd38ff90ce524665a268d71e">llvm::MachineRegisterInfo::reg_bundle_nodbg_end</a></div><div class="ttdeci">static reg_bundle_nodbg_iterator reg_bundle_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00312">MachineRegisterInfo.h:312</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab81d87ea1face18fab38091303d87d2a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::reg_nodbg_empty </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00324">324</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                                             {</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5ccf3c33d602c228a2d76b31c732628d">reg_nodbg_begin</a>(RegNo) == <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">reg_nodbg_end</a>();</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a728707da8d5c6832316ff91231f3c2ef"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">llvm::MachineRegisterInfo::reg_nodbg_end</a></div><div class="ttdeci">static reg_nodbg_iterator reg_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00276">MachineRegisterInfo.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5ccf3c33d602c228a2d76b31c732628d"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5ccf3c33d602c228a2d76b31c732628d">llvm::MachineRegisterInfo::reg_nodbg_begin</a></div><div class="ttdeci">reg_nodbg_iterator reg_nodbg_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00273">MachineRegisterInfo.h:273</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a728707da8d5c6832316ff91231f3c2ef"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00276">276</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                            {</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a>(<span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab4117eefba8533b8dfdf642f35aec787"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">llvm::MachineRegisterInfo::reg_nodbg_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, true, true, true, false, false &gt; reg_nodbg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00272">MachineRegisterInfo.h:272</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad4d74145bff4e6032e418d960ff36aff"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::reg_nodbg_instructions </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00299">299</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                                             {</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">return</span> iterator_range&lt;reg_instr_nodbg_iterator&gt;(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af03f99b905030a0d2ed2b731345308dc">reg_instr_nodbg_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>),</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                                                    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a29a1144eb9d753b6b682a933aa3f8f9f">reg_instr_nodbg_end</a>());</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af03f99b905030a0d2ed2b731345308dc"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af03f99b905030a0d2ed2b731345308dc">llvm::MachineRegisterInfo::reg_instr_nodbg_begin</a></div><div class="ttdeci">reg_instr_nodbg_iterator reg_instr_nodbg_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00291">MachineRegisterInfo.h:291</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a29a1144eb9d753b6b682a933aa3f8f9f"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a29a1144eb9d753b6b682a933aa3f8f9f">llvm::MachineRegisterInfo::reg_instr_nodbg_end</a></div><div class="ttdeci">static reg_instr_nodbg_iterator reg_instr_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00294">MachineRegisterInfo.h:294</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af8592976b8784e984c597e1ba2f24d78"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::reg_nodbg_operands </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00281">281</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                                         {</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordflow">return</span> iterator_range&lt;reg_nodbg_iterator&gt;(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5ccf3c33d602c228a2d76b31c732628d">reg_nodbg_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>),</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                                              <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">reg_nodbg_end</a>());</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a728707da8d5c6832316ff91231f3c2ef"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">llvm::MachineRegisterInfo::reg_nodbg_end</a></div><div class="ttdeci">static reg_nodbg_iterator reg_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00276">MachineRegisterInfo.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5ccf3c33d602c228a2d76b31c732628d"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5ccf3c33d602c228a2d76b31c732628d">llvm::MachineRegisterInfo::reg_nodbg_begin</a></div><div class="ttdeci">reg_nodbg_iterator reg_nodbg_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00273">MachineRegisterInfo.h:273</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a390895edd6f21cf4138dcb8d0ffa7895"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a>&gt; llvm::MachineRegisterInfo::reg_operands </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00228">228</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                                                                        {</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">return</span> iterator_range&lt;reg_iterator&gt;(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adfeaea4e5c82dea47ff9aa1f8367104c">reg_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>), <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a>());</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_adfeaea4e5c82dea47ff9aa1f8367104c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adfeaea4e5c82dea47ff9aa1f8367104c">llvm::MachineRegisterInfo::reg_begin</a></div><div class="ttdeci">reg_iterator reg_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00223">MachineRegisterInfo.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1d8edf72c1d3e14e4d2396b98e07ad72"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">llvm::MachineRegisterInfo::reg_end</a></div><div class="ttdeci">static reg_iterator reg_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00226">MachineRegisterInfo.h:226</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aea6bca2d194dea4aa5634cf5c394ebdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::removeRegOperandFromUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remove MO from its use-def list. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00212">212</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                                                        {</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a848bf111402854a2243fd26a8e3b6bed">isOnRegUseList</a>() &amp;&amp; <span class="stringliteral">&quot;Operand not on use list&quot;</span>);</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;HeadRef = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *<span class="keyword">const</span> Head = HeadRef;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Head &amp;&amp; <span class="stringliteral">&quot;List already empty&quot;</span>);</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="comment">// Unlink this from the doubly linked list of operands.</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *Next = MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ac35e00b153d3c00e6e1c3ed85e62fc85">Contents</a>.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">Reg</a>.Next;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *Prev = MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ac35e00b153d3c00e6e1c3ed85e62fc85">Contents</a>.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">Reg</a>.Prev;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="comment">// Prev links are circular, next link is NULL instead of looping back to Head.</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordflow">if</span> (MO == Head)</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    HeadRef = Next;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    Prev-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ac35e00b153d3c00e6e1c3ed85e62fc85">Contents</a>.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">Reg</a>.Next = Next;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  (Next ? Next : Head)-&gt;Contents.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">Reg</a>.Prev = Prev;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ac35e00b153d3c00e6e1c3ed85e62fc85">Contents</a>.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">Reg</a>.Prev = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ac35e00b153d3c00e6e1c3ed85e62fc85">Contents</a>.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">Reg</a>.Next = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a848bf111402854a2243fd26a8e3b6bed"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a848bf111402854a2243fd26a8e3b6bed">llvm::MachineOperand::isOnRegUseList</a></div><div class="ttdeci">bool isOnRegUseList() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00712">MachineOperand.h:712</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a39d692ae880944b8211b1f260130c111"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">llvm::MachineOperand::Reg</a></div><div class="ttdeci">struct llvm::MachineOperand::@33::@34 Reg</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac35e00b153d3c00e6e1c3ed85e62fc85"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ac35e00b153d3c00e6e1c3ed85e62fc85">llvm::MachineOperand::Contents</a></div><div class="ttdeci">union llvm::MachineOperand::@33 Contents</div><div class="ttdoc">Contents union - This contains the payload for the various operand types. </div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0eb653bae4f5a11b4b19a6247fd0021c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::replaceRegWith </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>FromReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ToReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well.</p>
<p>Note that it is usually necessary to first constrain ToReg's register class to match the FromReg constraints using:</p>
<p>constrainRegClass(ToReg, getRegClass(FromReg))</p>
<p>That function will return NULL if the virtual registers have incompatible constraints.</p>
<p>replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00286">286</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                                                                         {</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(FromReg != ToReg &amp;&amp; <span class="stringliteral">&quot;Cannot replace a reg with itself&quot;</span>);</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">// TODO: This could be more efficient by bulk changing the operands.</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adfeaea4e5c82dea47ff9aa1f8367104c">reg_begin</a>(FromReg), E = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ) {</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;O = *<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    O.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(ToReg);</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  }</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a28e38d1205413931f2c42e2dec7caafb"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">llvm::MachineRegisterInfo::reg_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, true, false, true, false, false &gt; reg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00222">MachineRegisterInfo.h:222</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a624a062754a09d3787614d8627096705"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00048">MachineInstr.cpp:48</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_adfeaea4e5c82dea47ff9aa1f8367104c"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adfeaea4e5c82dea47ff9aa1f8367104c">llvm::MachineRegisterInfo::reg_begin</a></div><div class="ttdeci">reg_iterator reg_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00223">MachineRegisterInfo.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1d8edf72c1d3e14e4d2396b98e07ad72"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">llvm::MachineRegisterInfo::reg_end</a></div><div class="ttdeci">static reg_iterator reg_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00226">MachineRegisterInfo.h:226</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3d8676cfdbb137a8492c020c50bae218"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::reservedRegsFrozen </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>reservedRegsFrozen - Returns true after <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs()</a> was called to ensure the set of reserved registers stays constant. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00692">692</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;                                  {</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a875f5fc41819ee3a88e6ac8097f030ee">ReservedRegs</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#ab98dc2f3e8a9cc96774d153f79527e9a">empty</a>();</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1BitVector_html_ab98dc2f3e8a9cc96774d153f79527e9a"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#ab98dc2f3e8a9cc96774d153f79527e9a">llvm::BitVector::empty</a></div><div class="ttdeci">bool empty() const </div><div class="ttdoc">empty - Tests whether there are no bits in this bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00112">BitVector.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a875f5fc41819ee3a88e6ac8097f030ee"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a875f5fc41819ee3a88e6ac8097f030ee">llvm::MachineRegisterInfo::ReservedRegs</a></div><div class="ttdeci">BitVector ReservedRegs</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00114">MachineRegisterInfo.h:114</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6208e23829aa84a5e95a1034c68c2fd6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::resetDelegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/de4/classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td>
          <td class="paramname"><em>delegate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00132">132</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                         {</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="comment">// Ensure another delegate does not take over unless the current</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="comment">// delegate first unattaches itself. If we ever need to multicast</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="comment">// notifications, we will need to change to using a list.</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae18e2c82643c2b35cd4f22d9cfb3744e">TheDelegate</a> == delegate &amp;&amp;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;           <span class="stringliteral">&quot;Only the current delegate can perform reset!&quot;</span>);</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae18e2c82643c2b35cd4f22d9cfb3744e">TheDelegate</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae18e2c82643c2b35cd4f22d9cfb3744e"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae18e2c82643c2b35cd4f22d9cfb3744e">llvm::MachineRegisterInfo::TheDelegate</a></div><div class="ttdeci">Delegate * TheDelegate</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00043">MachineRegisterInfo.h:43</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8d788d22cfaad654abf383f817e12add"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setDelegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/de4/classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td>
          <td class="paramname"><em>delegate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00141">141</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                       {</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(delegate &amp;&amp; !<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae18e2c82643c2b35cd4f22d9cfb3744e">TheDelegate</a> &amp;&amp;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;           <span class="stringliteral">&quot;Attempted to set delegate to null, or to change it without &quot;</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;           <span class="stringliteral">&quot;first resetting it!&quot;</span>);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae18e2c82643c2b35cd4f22d9cfb3744e">TheDelegate</a> = delegate;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae18e2c82643c2b35cd4f22d9cfb3744e"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae18e2c82643c2b35cd4f22d9cfb3744e">llvm::MachineRegisterInfo::TheDelegate</a></div><div class="ttdeci">Delegate * TheDelegate</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00043">MachineRegisterInfo.h:43</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a22fda1d7656257f4d73bdd3ad5341474"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setPhysRegUnused </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>setPhysRegUnused - Mark the specified register unused in this function. This should only be called during and after register allocation. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00666">666</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;                                      {</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a90c694e699d61413b7206005a63d2134">UsedPhysRegMask</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keywordflow">for</span> (MCRegUnitIterator Units(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>());</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;         Units.isValid(); ++Units)</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;      <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6cc8952036641b4cb5d8bec3e7a5de16">UsedRegUnits</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(*Units);</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2356140507d825b629c3866b8c75b3ab"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00128">MachineRegisterInfo.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a5109693c2cdda2a4118e7d588b51bfa6"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">llvm::BitVector::reset</a></div><div class="ttdeci">BitVector &amp; reset()</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00275">BitVector.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6cc8952036641b4cb5d8bec3e7a5de16"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6cc8952036641b4cb5d8bec3e7a5de16">llvm::MachineRegisterInfo::UsedRegUnits</a></div><div class="ttdeci">BitVector UsedRegUnits</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00102">MachineRegisterInfo.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a90c694e699d61413b7206005a63d2134"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a90c694e699d61413b7206005a63d2134">llvm::MachineRegisterInfo::UsedPhysRegMask</a></div><div class="ttdeci">BitVector UsedPhysRegMask</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00108">MachineRegisterInfo.h:108</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8102e337f77143271ef8ccd4ea2546b3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setPhysRegUsed </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>setPhysRegUsed - Mark the specified register used in this function. This should only be called during and after register allocation. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00652">652</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                                    {</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="keywordflow">for</span> (MCRegUnitIterator Units(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>());</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;         Units.isValid(); ++Units)</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;      <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6cc8952036641b4cb5d8bec3e7a5de16">UsedRegUnits</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*Units);</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00235">BitVector.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2356140507d825b629c3866b8c75b3ab"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00128">MachineRegisterInfo.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6cc8952036641b4cb5d8bec3e7a5de16"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6cc8952036641b4cb5d8bec3e7a5de16">llvm::MachineRegisterInfo::UsedRegUnits</a></div><div class="ttdeci">BitVector UsedRegUnits</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00102">MachineRegisterInfo.h:102</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a84e2447414c8ad02b53135e85b26ebac"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>PrefReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>setRegAllocationHint - Specify a register allocation hint for the specified virtual register. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00599">599</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                                                                           {</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a137151a6b2245171d16ed536b9f4f4e8">RegAllocHints</a>[<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>].first  = <a class="code" href="../../de/d18/COFFYAML_8cpp.html#aaee24fbaa9b8a1db722aa227c2635f0b">Type</a>;</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a137151a6b2245171d16ed536b9f4f4e8">RegAllocHints</a>[<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>].second = PrefReg;</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a137151a6b2245171d16ed536b9f4f4e8"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a137151a6b2245171d16ed536b9f4f4e8">llvm::MachineRegisterInfo::RegAllocHints</a></div><div class="ttdeci">IndexedMap&lt; std::pair&lt; unsigned, unsigned &gt;, VirtReg2IndexFunctor &gt; RegAllocHints</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00068">MachineRegisterInfo.h:68</a></div></div>
<div class="ttc" id="COFFYAML_8cpp_html_aaee24fbaa9b8a1db722aa227c2635f0b"><div class="ttname"><a href="../../de/d18/COFFYAML_8cpp.html#aaee24fbaa9b8a1db722aa227c2635f0b">Type</a></div><div class="ttdeci">RelocType Type</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d18/COFFYAML_8cpp_source.html#l00285">COFFYAML.cpp:285</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="abc2f27ea446a79159a27f3fb39840847"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setRegClass </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>setRegClass - Set the register class of the specified virtual register. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00046">46</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                                                                            {</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(RC &amp;&amp; RC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">isAllocatable</a>() &amp;&amp; <span class="stringliteral">&quot;Invalid RC for virtual register&quot;</span>);</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">VRegInfo</a>[<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>].first = RC;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0af590c4e368d84f4b0c0455d89ee47a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0af590c4e368d84f4b0c0455d89ee47a">llvm::MachineRegisterInfo::VRegInfo</a></div><div class="ttdeci">IndexedMap&lt; std::pair&lt; const TargetRegisterClass *, MachineOperand * &gt;, VirtReg2IndexFunctor &gt; VRegInfo</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00059">MachineRegisterInfo.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ac6b4a5be0d283b9346b6053f03c511d8"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">llvm::TargetRegisterClass::isAllocatable</a></div><div class="ttdeci">bool isAllocatable() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00100">TargetRegisterInfo.h:100</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a332a199272a80afabcfd9e79c9c97d00"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setRegUnitUsed </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Mark the specified register unit as used in this function. This should only be called during and after register allocation. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00646">646</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                                        {</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6cc8952036641b4cb5d8bec3e7a5de16">UsedRegUnits</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(RegUnit);</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00235">BitVector.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6cc8952036641b4cb5d8bec3e7a5de16"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6cc8952036641b4cb5d8bec3e7a5de16">llvm::MachineRegisterInfo::UsedRegUnits</a></div><div class="ttdeci">BitVector UsedRegUnits</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00102">MachineRegisterInfo.h:102</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aab02e22a5eb05431890303cdeb8d0479"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::tracksLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>tracksLiveness - Returns true when tracking register liveness accurately.</p>
<p>While this flag is true, register liveness information in basic block live-in lists and machine instruction operands is accurate. This means it can be used to change the code in ways that affect the values in registers, for example by the register scavenger.</p>
<p>When this flag is false, liveness is no longer reliable. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00173">173</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5697f389d503a07559cb3c9c163dcb5a">TracksLiveness</a>; }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5697f389d503a07559cb3c9c163dcb5a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a5697f389d503a07559cb3c9c163dcb5a">llvm::MachineRegisterInfo::TracksLiveness</a></div><div class="ttdeci">bool TracksLiveness</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2f9819f230628888e3e68de292ecd602"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a> llvm::MachineRegisterInfo::use_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00389">389</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                                               {</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(RegNo));</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7708cae9acd5d31606e279e7e4f55350"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">llvm::MachineRegisterInfo::use_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, false, false, true, false, false &gt; use_iterator</div><div class="ttdoc">use_iterator/use_begin/use_end - Walk all uses of the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00388">MachineRegisterInfo.h:388</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1ef09dce53fd9b98c2d4b6da1b0c3f55"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a> llvm::MachineRegisterInfo::use_bundle_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00419">419</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                                                             {</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(RegNo));</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af886b53642af05705b4739a09c0df060"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">llvm::MachineRegisterInfo::use_bundle_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, false, false, false, false, true &gt; use_bundle_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00418">MachineRegisterInfo.h:418</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6d9cb3eb3b146477bb4a708a246607be"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a> llvm::MachineRegisterInfo::use_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00422">422</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                                              {</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a>(<span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af886b53642af05705b4739a09c0df060"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">llvm::MachineRegisterInfo::use_bundle_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, false, false, false, false, true &gt; use_bundle_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00418">MachineRegisterInfo.h:418</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a360189725a4982c6222dd6034cbd9c74"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::use_bundle_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00484">484</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                                                                         {</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(RegNo));</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a9b694a43b928e7332b7381abb258bdc4"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">llvm::MachineRegisterInfo::use_bundle_nodbg_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, false, true, false, false, true &gt; use_bundle_nodbg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00483">MachineRegisterInfo.h:483</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aacc6af82327a6f208f586e90cc48dbed"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::use_bundle_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00487">487</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                                                          {</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a>(<span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a9b694a43b928e7332b7381abb258bdc4"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">llvm::MachineRegisterInfo::use_bundle_nodbg_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, false, true, false, false, true &gt; use_bundle_nodbg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00483">MachineRegisterInfo.h:483</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6185450abe7ac4e551006abfbe6b6898"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a>&gt; llvm::MachineRegisterInfo::use_bundles </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00426">426</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                                                                             {</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">return</span> iterator_range&lt;use_bundle_iterator&gt;(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1ef09dce53fd9b98c2d4b6da1b0c3f55">use_bundle_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>),</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                                               <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6d9cb3eb3b146477bb4a708a246607be">use_bundle_end</a>());</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1ef09dce53fd9b98c2d4b6da1b0c3f55"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1ef09dce53fd9b98c2d4b6da1b0c3f55">llvm::MachineRegisterInfo::use_bundle_begin</a></div><div class="ttdeci">use_bundle_iterator use_bundle_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00419">MachineRegisterInfo.h:419</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6d9cb3eb3b146477bb4a708a246607be"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a6d9cb3eb3b146477bb4a708a246607be">llvm::MachineRegisterInfo::use_bundle_end</a></div><div class="ttdeci">static use_bundle_iterator use_bundle_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00422">MachineRegisterInfo.h:422</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0be07e313486cf812c3bab6cfc1da620"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::use_empty </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>use_empty - Return true if there are no instructions using the specified register. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00433">433</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">use_begin</a>(RegNo) == <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>(); }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac8347c6938efe4d9a4426b92ef57851e"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">llvm::MachineRegisterInfo::use_end</a></div><div class="ttdeci">static use_iterator use_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00392">MachineRegisterInfo.h:392</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2f9819f230628888e3e68de292ecd602"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">llvm::MachineRegisterInfo::use_begin</a></div><div class="ttdeci">use_iterator use_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00389">MachineRegisterInfo.h:389</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac8347c6938efe4d9a4426b92ef57851e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a> llvm::MachineRegisterInfo::use_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00392">392</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a>(<span class="keyword">nullptr</span>); }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7708cae9acd5d31606e279e7e4f55350"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">llvm::MachineRegisterInfo::use_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, false, false, true, false, false &gt; use_iterator</div><div class="ttdoc">use_iterator/use_begin/use_end - Walk all uses of the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00388">MachineRegisterInfo.h:388</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aac27bb82372cb5944e239f3dd6ec56b2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a> llvm::MachineRegisterInfo::use_instr_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00402">402</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                                                           {</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(RegNo));</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afcd4104f2564c9c51658e97b3cbdd559"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">llvm::MachineRegisterInfo::use_instr_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, false, false, false, true, false &gt; use_instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00401">MachineRegisterInfo.h:401</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7a73104304bf1f9d344ad495283561b5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a> llvm::MachineRegisterInfo::use_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00405">405</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                            {</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a>(<span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afcd4104f2564c9c51658e97b3cbdd559"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">llvm::MachineRegisterInfo::use_instr_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, false, false, false, true, false &gt; use_instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00401">MachineRegisterInfo.h:401</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae7d0713b62a49afc9f5f5c9eae42aa66"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::use_instr_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00466">466</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                                                                       {</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(RegNo));</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a9f160390506f68f58660551f28d47b04"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">llvm::MachineRegisterInfo::use_instr_nodbg_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, false, true, false, true, false &gt; use_instr_nodbg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00465">MachineRegisterInfo.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="afb1fd76e39ba4dfa2c428df88bbc82c2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::use_instr_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00469">469</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                                        {</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a>(<span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a9f160390506f68f58660551f28d47b04"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">llvm::MachineRegisterInfo::use_instr_nodbg_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, false, true, false, true, false &gt; use_instr_nodbg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00465">MachineRegisterInfo.h:465</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="abb154b8d6f8482a2673bf5c2b848c9a9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a>&gt; llvm::MachineRegisterInfo::use_instructions </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00410">410</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                       {</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="keywordflow">return</span> iterator_range&lt;use_instr_iterator&gt;(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aac27bb82372cb5944e239f3dd6ec56b2">use_instr_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>),</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                                              <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">use_instr_end</a>());</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aac27bb82372cb5944e239f3dd6ec56b2"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aac27bb82372cb5944e239f3dd6ec56b2">llvm::MachineRegisterInfo::use_instr_begin</a></div><div class="ttdeci">use_instr_iterator use_instr_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00402">MachineRegisterInfo.h:402</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7a73104304bf1f9d344ad495283561b5"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">llvm::MachineRegisterInfo::use_instr_end</a></div><div class="ttdeci">static use_instr_iterator use_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00405">MachineRegisterInfo.h:405</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aad684f050965249161650dcdf5a58fa4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a> llvm::MachineRegisterInfo::use_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00448">448</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                                                           {</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a>(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">getRegUseDefListHead</a>(RegNo));</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1eaae935f45a7bd836298a9da2851368"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a1eaae935f45a7bd836298a9da2851368">llvm::MachineRegisterInfo::getRegUseDefListHead</a></div><div class="ttdeci">MachineOperand *&amp; getRegUseDefListHead(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00076">MachineRegisterInfo.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a103d3a425ed7310ef95852986e0c53c0"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">llvm::MachineRegisterInfo::use_nodbg_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, false, true, true, false, false &gt; use_nodbg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00447">MachineRegisterInfo.h:447</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9434ef3c68ae97bdd29fbafeadf0098e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::use_nodbg_bundles </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00492">492</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                                        {</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="keywordflow">return</span> iterator_range&lt;use_bundle_nodbg_iterator&gt;(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a360189725a4982c6222dd6034cbd9c74">use_bundle_nodbg_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>),</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                                                     <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aacc6af82327a6f208f586e90cc48dbed">use_bundle_nodbg_end</a>());</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  }</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a360189725a4982c6222dd6034cbd9c74"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a360189725a4982c6222dd6034cbd9c74">llvm::MachineRegisterInfo::use_bundle_nodbg_begin</a></div><div class="ttdeci">use_bundle_nodbg_iterator use_bundle_nodbg_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00484">MachineRegisterInfo.h:484</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aacc6af82327a6f208f586e90cc48dbed"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aacc6af82327a6f208f586e90cc48dbed">llvm::MachineRegisterInfo::use_bundle_nodbg_end</a></div><div class="ttdeci">static use_bundle_nodbg_iterator use_bundle_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00487">MachineRegisterInfo.h:487</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac02c0424a7e7a4021fd9efc0a71d7473"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::use_nodbg_empty </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00499">499</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                                             {</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aad684f050965249161650dcdf5a58fa4">use_nodbg_begin</a>(RegNo) == <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a>();</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a355ba266da19094cc0948311c431768e"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">llvm::MachineRegisterInfo::use_nodbg_end</a></div><div class="ttdeci">static use_nodbg_iterator use_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00451">MachineRegisterInfo.h:451</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aad684f050965249161650dcdf5a58fa4"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aad684f050965249161650dcdf5a58fa4">llvm::MachineRegisterInfo::use_nodbg_begin</a></div><div class="ttdeci">use_nodbg_iterator use_nodbg_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00448">MachineRegisterInfo.h:448</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a355ba266da19094cc0948311c431768e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a> llvm::MachineRegisterInfo::use_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00451">451</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                                            {</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a>(<span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a103d3a425ed7310ef95852986e0c53c0"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">llvm::MachineRegisterInfo::use_nodbg_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, false, true, true, false, false &gt; use_nodbg_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00447">MachineRegisterInfo.h:447</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a60f34a369ae1a5ba170791a72ff2dff7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::use_nodbg_instructions </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00474">474</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                                             {</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">return</span> iterator_range&lt;use_instr_nodbg_iterator&gt;(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae7d0713b62a49afc9f5f5c9eae42aa66">use_instr_nodbg_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>),</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                                                    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">use_instr_nodbg_end</a>());</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae7d0713b62a49afc9f5f5c9eae42aa66"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ae7d0713b62a49afc9f5f5c9eae42aa66">llvm::MachineRegisterInfo::use_instr_nodbg_begin</a></div><div class="ttdeci">use_instr_nodbg_iterator use_instr_nodbg_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00466">MachineRegisterInfo.h:466</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afb1fd76e39ba4dfa2c428df88bbc82c2"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">llvm::MachineRegisterInfo::use_instr_nodbg_end</a></div><div class="ttdeci">static use_instr_nodbg_iterator use_instr_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00469">MachineRegisterInfo.h:469</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad76c4246449fce2d0a2e8d49c931bc4d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::use_nodbg_operands </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00456">456</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                                         {</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">return</span> iterator_range&lt;use_nodbg_iterator&gt;(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aad684f050965249161650dcdf5a58fa4">use_nodbg_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>),</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                                              <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a>());</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a355ba266da19094cc0948311c431768e"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">llvm::MachineRegisterInfo::use_nodbg_end</a></div><div class="ttdeci">static use_nodbg_iterator use_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00451">MachineRegisterInfo.h:451</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aad684f050965249161650dcdf5a58fa4"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aad684f050965249161650dcdf5a58fa4">llvm::MachineRegisterInfo::use_nodbg_begin</a></div><div class="ttdeci">use_nodbg_iterator use_nodbg_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00448">MachineRegisterInfo.h:448</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab6f5c7fed970916c79dc0933018582ce"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/dfa/classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a>&gt; llvm::MachineRegisterInfo::use_operands </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00394">394</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                                                                       {</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordflow">return</span> iterator_range&lt;use_iterator&gt;(<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">use_begin</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>), <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>());</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac8347c6938efe4d9a4426b92ef57851e"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">llvm::MachineRegisterInfo::use_end</a></div><div class="ttdeci">static use_iterator use_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00392">MachineRegisterInfo.h:392</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2f9819f230628888e3e68de292ecd602"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">llvm::MachineRegisterInfo::use_begin</a></div><div class="ttdeci">use_iterator use_begin(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00389">MachineRegisterInfo.h:389</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa56d6df38730dbdfc54792b291b05254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::verifyUseList </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Verify the sanity of the use list for Reg. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00126">126</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                                          {</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span>  <span class="keywordtype">bool</span> Valid = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;M : <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a390895edd6f21cf4138dcb8d0ffa7895">reg_operands</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)) {</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *MO = &amp;M;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">if</span> (!MI) {</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html">PrintReg</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>())</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;             &lt;&lt; <span class="stringliteral">&quot; use list MachineOperand &quot;</span> &lt;&lt; MO</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;             &lt;&lt; <span class="stringliteral">&quot; has no parent instruction.\n&quot;</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      Valid = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    }</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *MO0 = &amp;MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordtype">unsigned</span> NumOps = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>();</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordflow">if</span> (!(MO &gt;= MO0 &amp;&amp; MO &lt; MO0+NumOps)) {</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html">PrintReg</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>())</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;             &lt;&lt; <span class="stringliteral">&quot; use list MachineOperand &quot;</span> &lt;&lt; MO</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;             &lt;&lt; <span class="stringliteral">&quot; doesn&#39;t belong to parent MI: &quot;</span> &lt;&lt; *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      Valid = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    }</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">if</span> (!MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) {</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html">PrintReg</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>())</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;             &lt;&lt; <span class="stringliteral">&quot; MachineOperand &quot;</span> &lt;&lt; MO &lt;&lt; <span class="stringliteral">&quot;: &quot;</span> &lt;&lt; *MO</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;             &lt;&lt; <span class="stringliteral">&quot; is not a register\n&quot;</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      Valid = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    }</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() != <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <a class="code" href="../../d2/dc1/classllvm_1_1PrintReg.html">PrintReg</a>(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>())</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;             &lt;&lt; <span class="stringliteral">&quot; use-list MachineOperand &quot;</span> &lt;&lt; MO &lt;&lt; <span class="stringliteral">&quot;: &quot;</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;             &lt;&lt; *MO &lt;&lt; <span class="stringliteral">&quot; is the wrong register\n&quot;</span>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      Valid = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    }</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  }</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Valid &amp;&amp; <span class="stringliteral">&quot;Invalid use list&quot;</span>);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span>}</div>
<div class="ttc" id="namespacellvm_html_ab8e34eca3b0817ef7a127913fbf6d9e4"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">llvm::errs</a></div><div class="ttdeci">raw_ostream &amp; errs()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d5f/raw__ostream_8cpp_source.html#l00671">raw_ostream.cpp:671</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_acad8fe90886f92eabced0c2f9bd0e6f5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00207">MachineOperand.h:207</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a390895edd6f21cf4138dcb8d0ffa7895"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a390895edd6f21cf4138dcb8d0ffa7895">llvm::MachineRegisterInfo::reg_operands</a></div><div class="ttdeci">iterator_range&lt; reg_iterator &gt; reg_operands(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00228">MachineRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2356140507d825b629c3866b8c75b3ab"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00128">MachineRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00274">MachineInstr.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1PrintReg_html"><div class="ttname"><a href="../../d2/dc1/classllvm_1_1PrintReg.html">llvm::PrintReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00906">TargetRegisterInfo.h:906</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aedd372555283b71cb5be32c4fcb68921"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::verifyUseLists </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Verify the use list of all registers. </p>

<p>Definition at line <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00163">163</a> of file <a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                               {</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">getNumVirtRegs</a>(); i != e; ++i)</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa56d6df38730dbdfc54792b291b05254">verifyUseList</a>(<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">TargetRegisterInfo::index2VirtReg</a>(i));</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, e = <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a>()-&gt;getNumRegs(); i != e; ++i)</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa56d6df38730dbdfc54792b291b05254">verifyUseList</a>(i);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span>}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a70cd177cd3198c912817a21f373b5651"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">llvm::TargetRegisterInfo::index2VirtReg</a></div><div class="ttdeci">static unsigned index2VirtReg(unsigned Index)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00301">TargetRegisterInfo.h:301</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a78278263fc4c2deaf913ec1bbf98a8d2"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">llvm::MachineRegisterInfo::getNumVirtRegs</a></div><div class="ttdeci">unsigned getNumVirtRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00592">MachineRegisterInfo.h:592</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2356140507d825b629c3866b8c75b3ab"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00128">MachineRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa56d6df38730dbdfc54792b291b05254"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#aa56d6df38730dbdfc54792b291b05254">llvm::MachineRegisterInfo::verifyUseList</a></div><div class="ttdeci">void verifyUseList(unsigned Reg) const </div><div class="ttdoc">Verify the sanity of the use list for Reg. </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d02/MachineRegisterInfo_8cpp_source.html#l00126">MachineRegisterInfo.cpp:126</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Friends And Related Function Documentation</h2>
<a class="anchor" id="a3b000c853733de927f22652f954eca68"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;bool , bool , bool , bool , bool , bool &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="../../d2/d55/classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00215">215</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6aee9b8f6b0a4a4c26901e271fa6dfa7"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;bool , bool , bool , bool , bool , bool &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="../../d4/d73/classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00209">209</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a930ee5080b3b91f4421602fa498ace1a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::IsSSA</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>IsSSA - True when the machine function is in SSA form and virtual registers have a single def. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00047">47</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f94177b97073d24db0fa09ad49c674f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::pair&lt;unsigned, unsigned&gt; &gt; llvm::MachineRegisterInfo::LiveIns</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Keep track of the physical registers that are live in to the function. Live in values are typically arguments in registers. LiveIn values are allowed to have virtual registers associated with them, stored in the second element. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00120">120</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaeeffe8125c22d74fc2030f12434751c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a>** llvm::MachineRegisterInfo::PhysRegUseDefLists</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>PhysRegUseDefLists - This is an array of the head of the use/def list for physical registers. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00072">72</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a137151a6b2245171d16ed536b9f4f4e8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d06/classllvm_1_1IndexedMap.html">IndexedMap</a>&lt;std::pair&lt;unsigned, unsigned&gt;, <a class="el" href="../../d7/d8b/structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a>&gt; llvm::MachineRegisterInfo::RegAllocHints</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>RegAllocHints - This vector records register allocation hints for virtual registers. For each virtual register, it keeps a register and hint type pair making up the allocation hint. Hint type is target specific except for the value 0 which means the second value of the pair is the preferred register for allocation. For example, if the hint is &lt;0, 1024&gt;, it means the allocator should prefer the physical register allocated to the virtual register of the hint. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00068">68</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a875f5fc41819ee3a88e6ac8097f030ee"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> llvm::MachineRegisterInfo::ReservedRegs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>ReservedRegs - This is a bit vector of reserved registers. The target may change its mind about which registers should be reserved. This vector is the frozen set of reserved registers when register allocation started. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00114">114</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae18e2c82643c2b35cd4f22d9cfb3744e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/de4/classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a>* llvm::MachineRegisterInfo::TheDelegate</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00043">43</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b1a5eafebcc62fcac1fb48706d181a5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d77/classllvm_1_1TargetMachine.html">TargetMachine</a>&amp; llvm::MachineRegisterInfo::TM</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00042">42</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5697f389d503a07559cb3c9c163dcb5a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::TracksLiveness</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>TracksLiveness - True while register liveness is being tracked accurately. Basic block live-in lists, kill flags, and implicit defs may not be accurate when after this flag is cleared. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00052">52</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90c694e699d61413b7206005a63d2134"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> llvm::MachineRegisterInfo::UsedPhysRegMask</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>UsedPhysRegMask - Additional used physregs including aliases. This bit vector represents all the registers clobbered by function calls. It can model things that UsedRegUnits can't, such as function calls that clobber ymm7 but preserve the low half in xmm7. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00108">108</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6cc8952036641b4cb5d8bec3e7a5de16"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> llvm::MachineRegisterInfo::UsedRegUnits</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>UsedRegUnits - This is a bit vector that is computed and set by the register allocator, and must be kept up to date by passes that run after register allocation (though most don't modify this). This is used so that the code generator knows which callee save registers to save and for other target specific uses. This vector has bits set for register units that are modified in the current function. It doesn't include registers clobbered by function calls with register mask operands. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00102">102</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0af590c4e368d84f4b0c0455d89ee47a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d06/classllvm_1_1IndexedMap.html">IndexedMap</a>&lt;std::pair&lt;<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*, <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a>*&gt;, <a class="el" href="../../d7/d8b/structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a>&gt; llvm::MachineRegisterInfo::VRegInfo</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>VRegInfo - Information we keep for each virtual register.</p>
<p>Each element in this list contains the register class of the vreg and the start of the use/def list for the register. </p>

<p>Definition at line <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html#l00059">59</a> of file <a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a></li>
<li><a class="el" href="../../d6/d02/MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d9/d4a/namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:51:06 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
