$date
	Sun Oct 23 09:19:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#248726
b1010 &
b1010 %
1$
b1010 !
1"
#248727
0"
#248730
b101 &
b101 %
#248734
b10000 &
b10000 %
#248738
b1000 &
b1000 %
#248742
b100 &
b100 %
#248746
b10 &
b10 %
#248750
b1 &
1#
b1 %
#248754
b0 &
b0 %
0#
0$
#1275277
b10101 !
1"
#1275278
b10101 &
b10101 %
1$
#1275279
0"
#1275282
b1000000 &
b1000000 %
#1275286
b100000 &
b100000 %
#1275290
b10000 &
b10000 %
#1275294
b1000 &
b1000 %
#1275298
b100 &
b100 %
#1275302
b10 &
b10 %
#1275306
b1 &
b1 %
1#
#1275310
b0 &
0#
b0 %
0$
#2242922
b1001 &
b1001 %
1$
b1001 !
1"
#2242923
0"
#2242926
b11100 &
b11100 %
#2242930
b1110 &
b1110 %
#2242934
b111 &
b111 %
#2242938
b10110 &
b10110 %
#2242942
b1011 &
b1011 %
#2242946
b100010 &
b100010 %
#2242950
b10001 &
b10001 %
#2242954
b110100 &
b110100 %
#2242958
b11010 &
b11010 %
#2242962
b1101 &
b1101 %
#2242966
b101000 &
b101000 %
#2242970
b10100 &
b10100 %
#2242974
b1010 &
b1010 %
#2242978
b101 &
b101 %
#2242982
b10000 &
b10000 %
#2242986
b1000 &
b1000 %
#2242990
b100 &
b100 %
#2242994
b10 &
b10 %
#2242998
b1 &
1#
b1 %
#2243002
b0 &
b0 %
0#
0$
#4500012
