<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Jan 28 11:08:38 2022" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="zynq" BOARD="xilinx.com:zc702:part0:1.4" DEVICE="7z020" NAME="design_1" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="debug_0" SIGIS="data" SIGNAME="External_Ports_debug_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="debug"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="step_0" SIGIS="data" SIGNAME="External_Ports_step_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="step"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk_0" SIGIS="clk" SIGNAME="External_Ports_ap_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="start_r_0" SIGIS="data" SIGNAME="External_Ports_start_r_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="start_r"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_ctrl_0_start" SIGIS="undef" SIGNAME="sinus_0_ap_start">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="ap_start"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_0_done" SIGIS="undef" SIGNAME="sinus_0_ap_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="ap_done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_0_idle" SIGIS="undef" SIGNAME="sinus_0_ap_idle">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="ap_idle"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ap_ctrl_0_ready" SIGIS="undef" SIGNAME="sinus_0_ap_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="ap_ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sinus_1_V_0_tvalid" SIGIS="undef" SIGNAME="sinus_0_sinus_1_V_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="sinus_1_V_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sinus_1_V_0_tready" SIGIS="undef" SIGNAME="sinus_0_sinus_1_V_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="sinus_1_V_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="sinus_1_V_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="sinus_0_sinus_1_V_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="sinus_1_V_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="angle_V_0_tvalid" SIGIS="undef" SIGNAME="sinus_0_angle_V_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="angle_V_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="angle_V_0_tready" SIGIS="undef" SIGNAME="sinus_0_angle_V_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="angle_V_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="angle_V_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="sinus_0_angle_V_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="angle_V_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sinus_2_V_0_tvalid" SIGIS="undef" SIGNAME="sinus_0_sinus_2_V_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="sinus_2_V_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sinus_2_V_0_tready" SIGIS="undef" SIGNAME="sinus_0_sinus_2_V_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="sinus_2_V_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="sinus_2_V_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="sinus_0_sinus_2_V_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sinus_0" PORT="sinus_2_V_TDATA"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl_0" NAME="ap_ctrl_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="start" PHYSICAL="ap_ctrl_0_start"/>
        <PORTMAP LOGICAL="done" PHYSICAL="ap_ctrl_0_done"/>
        <PORTMAP LOGICAL="idle" PHYSICAL="ap_ctrl_0_idle"/>
        <PORTMAP LOGICAL="ready" PHYSICAL="ap_ctrl_0_ready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="sinus_0_sinus_1_V" NAME="sinus_1_V_0" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="sinus_1_V_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="sinus_1_V_0_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="sinus_1_V_0_tdata"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_angle_V_0" NAME="angle_V_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="angle_V_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="angle_V_0_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="angle_V_0_tdata"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="sinus_0_sinus_2_V" NAME="sinus_2_V_0" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="sinus_2_V_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="sinus_2_V_0_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="sinus_2_V_0_tdata"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2112281100" FULLNAME="/sinus_0" HWVERSION="1.0" INSTANCE="sinus_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sinus" VLNV="xilinx.com:hls:sinus:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sinus_0_1"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="1"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="sinus_0_ap_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_0_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef" SIGNAME="sinus_0_ap_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_0_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef" SIGNAME="sinus_0_ap_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_0_idle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef" SIGNAME="sinus_0_ap_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ap_ctrl_0_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_r" SIGIS="data" SIGNAME="External_Ports_start_r_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="start_r_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debug" SIGIS="data" SIGNAME="External_Ports_debug_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debug_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="step" SIGIS="data" SIGNAME="External_Ports_step_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="step_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="angle_V_TVALID" SIGIS="undef" SIGNAME="sinus_0_angle_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="angle_V_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="angle_V_TREADY" SIGIS="undef" SIGNAME="sinus_0_angle_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="angle_V_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="angle_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="sinus_0_angle_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="angle_V_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sinus_1_V_TVALID" SIGIS="undef" SIGNAME="sinus_0_sinus_1_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="sinus_1_V_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sinus_1_V_TREADY" SIGIS="undef" SIGNAME="sinus_0_sinus_1_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="sinus_1_V_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sinus_1_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="sinus_0_sinus_1_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="sinus_1_V_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sinus_2_V_TVALID" SIGIS="undef" SIGNAME="sinus_0_sinus_2_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="sinus_2_V_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sinus_2_V_TREADY" SIGIS="undef" SIGNAME="sinus_0_sinus_2_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="sinus_2_V_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sinus_2_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="sinus_0_sinus_2_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="sinus_2_V_0_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ap_ctrl_0" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_angle_V_0" NAME="angle_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="angle_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="angle_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="angle_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sinus_0_sinus_1_V" NAME="sinus_1_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="sinus_1_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="sinus_1_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="sinus_1_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sinus_0_sinus_2_V" NAME="sinus_2_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="sinus_2_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="sinus_2_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="sinus_2_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
