library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity BLAN is
    Generic ( N : natural := 8 );
    Port (
        G, P : in std_logic_vector(N-1 downto 0);
        bG, bP : out std_logic_vector(N downto 1)
    );
end entity BLAN;

architecture Structural of BLAN is


begin
		

end architecture Structural;