m255
K3
13
cModel Technology
Z0 dC:\Users\denlo\Documents\Quartus\FPGA_8FFT\simulation\modelsim
vadder3
I2dhYV^g3@im0h?9fm0m@O3
VVDkKeDP9[eUm7O>L1Xg^23
Z1 dC:\Users\denlo\Documents\Quartus\FPGA_8FFT\simulation\modelsim
Z2 w1710486409
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/adder3.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/adder3.v
L0 1
Z3 OV;L;10.1d;51
r1
31
Z4 o-vlog01compat -work work -O0
Z5 !s92 -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT -O0
!i10b 1
!s100 :X9G2m3Rn7W[FP<VLB[@Y3
!s85 0
!s108 1710507959.168000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/adder3.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/adder3.v|
!s101 -O0
vbutterfly2
IbBP83Do?czD>VaUo7i4G:3
V7Omk<[If=L1hUf:Y_FeLW0
R1
w1710503496
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 F4GzPL4;X[GJaH4EdiSGa2
!s85 0
!s108 1710507958.962000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2.v|
!s101 -O0
vclock_divider
IE@oe7fOIE1K@8RcW^kR3L2
VfoZKf4f=T;nfP]dN]KDj<3
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/clock_divider.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/clock_divider.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 n7PTM^8TXQMK?S=z5b7Jg3
!s85 0
!s108 1710507959.229000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/clock_divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/clock_divider.v|
!s101 -O0
vcontrol_unit
I3LJJSD7d^MzP5jjQGXCF^0
V?X10QJ4N1J:?E9Q2I0]d]2
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/control_unit.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/control_unit.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 Lm0lh2S;9?nM4MSo7iahi1
!s85 0
!s108 1710507959.649000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/control_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/control_unit.v|
!s101 -O0
vFFT16_top
II:>_2gBH[LH`kChKJWhBZ3
VYMc]PRIbiin]WBMc8B7EH3
R1
w1710507912
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/FFT16_top.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/FFT16_top.v
L0 1
R3
r1
31
R4
R5
n@f@f@t16_top
!i10b 1
!s100 gHFl6MSOzB6O6T_NDHJc02
!s85 0
!s108 1710507959.412000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/FFT16_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/FFT16_top.v|
!s101 -O0
vFFT16_top_tb
!i10b 1
!s100 >>7d9aMBBVm2AUOP@=miQ2
IB6FoG>`RO:eXTj:Ijf:B=3
V<:>3zFbbkQW;3P:j:]??a3
R1
w1710503567
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/FFT16_top_tb.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/FFT16_top_tb.v
L0 1
R3
r1
!s85 0
31
!s108 1710507959.762000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/FFT16_top_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/FFT16_top_tb.v|
!s101 -O0
R4
R5
n@f@f@t16_top_tb
vflash
IlQj5IU]ENT`La[HdWL2?80
Vj8J=:zBISDbiY?L]zE[E[0
R1
w1710498007
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/flash.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/flash.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 BOE?QH?Z:`28SICYCFh3C0
!s85 0
!s108 1710507959.341000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/flash.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/flash.v|
!s101 -O0
vget_negative
IzZ;V:2J85?fLo8d=^UfdB1
VDR_c8oZjEFYHk;S2Jng`L0
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/get_negative.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/get_negative.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 4[NVSIC4S<mnQ8UDm<NLF2
!s85 0
!s108 1710507959.107000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/get_negative.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/get_negative.v|
!s101 -O0
vmultiplier
I0K@=jcGeXlzgcP2I?gn?M2
VAdHAL[ZI`Jn7R6LeaEk>g1
R1
w1710505835
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/multiplier.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/multiplier.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 a?LDSk;MY]@VGc:KKf8g;0
!s85 0
!s108 1710507959.033000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/multiplier.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/multiplier.v|
!s101 -O0
vmux2in1
I?@BhPmVTie<CN=LWz>KeI2
VE550f;J4ZU:RSDWLnieUz1
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/mux2in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/mux2in1.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 SnJ:czCRn26L@4lFUM^SF1
!s85 0
!s108 1710507959.288000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/mux2in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/mux2in1.v|
!s101 -O0
vmux4in1
I@Kj5=k=I3X?aNI@GzOT8V0
Vo6@14SV6Mze0ULY@di5N93
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/mux4in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/mux4in1.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 ZISafcUWz2>L^GlaQUa6:1
!s85 0
!s108 1710507959.587000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/mux4in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/mux4in1.v|
!s101 -O0
vram_16_byte
IFhYY95FL8C5[NIJ^1NRS:2
VY[czU?cnc8=ClUg0Fm2Gl2
R1
w1710499594
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/ram_16_byte.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/ram_16_byte.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 _^f8U:^iZ>Qg_kR=fQ8o>3
!s85 0
!s108 1710507959.534000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/ram_16_byte.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/ram_16_byte.v|
!s101 -O0
vrom_twiddle
I0NR]O3bcFo@=G5>jWDd1`3
VN?Oc4Wb=U?ZQoMJ>BP9gR1
R1
R2
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/rom_twiddle.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/rom_twiddle.v
L0 1
R3
r1
31
R4
R5
!i10b 1
!s100 Hb]f?C2GWc6gD0H_HceKo0
!s85 0
!s108 1710507959.474000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/rom_twiddle.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/rom_twiddle.v|
!s101 -O0
