read_verilog ../top.v
synth
splice -port data_a
tee -o result.log dump
