<?xml version="1.0" encoding="UTF-8"?>
<cdfg:DBCdfg xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:cdfg="http://www.autoesl.com/DBCdfg" timeStamp="1584911406000">
  <ports id="1" name="fifo_A_in_V_V" type="PortType" originalName="fifo_A_in.V.V" coreName="FIFO_SRL" bitwidth="64" iftype="IfTypeRom">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <edges id="19" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@blocks.0/@node_objs.0"/>
  <edges id="22" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.0"/>
  <edges id="23" source_obj="//@regions.0/@basic_blocks.0/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.0" is_back_edge="1"/>
  <edges id="24" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.0" is_back_edge="1"/>
  <edges id="25" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.1"/>
  <edges id="28" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.2"/>
  <edges id="31" source_obj="//@regions.0/@basic_blocks.0/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.3"/>
  <edges id="32" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.3"/>
  <edges id="33" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.3"/>
  <edges id="36" source_obj="//@ports.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.0"/>
  <edges id="37" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.1"/>
  <edges id="92" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@regions.0/@basic_blocks.0"/>
  <edges id="93" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@blocks.1"/>
  <edges id="94" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@regions.0/@basic_blocks.1"/>
  <edges id="95" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.1" sink_obj="//@regions.0/@basic_blocks.0" is_back_edge="1"/>
  <blocks id="4" name="block_4" type="BlockType">
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>.preheader</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="3" name="_ln505" lineNumber="505" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="PE_A_dummy" opcode="br" m_display="0" m_delay="0.6" m_topoIndex="1" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="505" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="PE_A_dummy"/>
      <controlInputObjs>.preheader</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>505</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="18" name="block_18" type="BlockType">
    <controlInputObjs>.preheader</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="17" name="_ln528" lineNumber="528" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="PE_A_dummy" opcode="ret" nodeLabel="3.0" m_display="0" m_topoIndex="8" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="528" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="PE_A_dummy"/>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>528</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <regions anchor_node="-1" region_type="8" interval="1" typeName="Pipeline" id="62" pipe_depth="2" RegionName="Loop 1">
    <basic_blocks id="9" name=".preheader" type="BlockType">
      <controlInputObjs>block_4</controlInputObjs>
      <controlInputObjs>hls_label_17</controlInputObjs>
      <controlOutputObjs>br</controlOutputObjs>
      <controlOutputObjs>br</controlOutputObjs>
      <controlOutputObjs>block_18</controlOutputObjs>
      <controlOutputObjs>hls_label_17</controlOutputObjs>
      <node_objs xsi:type="cdfg:CdfgNode" id="5" name="indvar_flatten95" lineNumber="505" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="PE_A_dummy" bitwidth="7" opcode="phi" nodeLabel="1.0" m_display="0" m_topoIndex="2" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="505" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="PE_A_dummy"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>icmp</dataOutputObjs>
        <dataOutputObjs>add</dataOutputObjs>
        <controlInputObjs>block_4</controlInputObjs>
        <controlInputObjs>hls_label_17</controlInputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="6" name="icmp_ln505" lineNumber="505" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="icmp_ln505_fu_65_p2" contextFuncName="PE_A_dummy" bitwidth="1" opcode="icmp" nodeLabel="1.0" m_display="0" m_delay="0.59" m_topoIndex="3" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="505" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="PE_A_dummy"/>
        <dataInputObjs>phi</dataInputObjs>
        <dataOutputObjs>br</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="7" name="add_ln505" lineNumber="505" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="add_ln505_fu_71_p2" contextFuncName="PE_A_dummy" bitwidth="7" opcode="add" nodeLabel="1.0" m_display="0" m_delay="0.4" m_topoIndex="4" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="505" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="PE_A_dummy"/>
        <dataInputObjs>phi</dataInputObjs>
        <dataOutputObjs>phi</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="8" name="_ln505" lineNumber="505" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="PE_A_dummy" opcode="br" nodeLabel="1.0" m_display="0" m_topoIndex="5" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="505" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="PE_A_dummy"/>
        <dataInputObjs>icmp</dataInputObjs>
        <controlInputObjs>hls_label_17</controlInputObjs>
        <controlInputObjs>block_18</controlInputObjs>
      </node_objs>
      <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
        <validLinenumbers>505</validLinenumbers>
      </fileValidLineNumbers>
    </basic_blocks>
    <basic_blocks id="16" name="hls_label_17" type="BlockType">
      <controlInputObjs>.preheader</controlInputObjs>
      <controlOutputObjs>phi</controlOutputObjs>
      <controlOutputObjs>br</controlOutputObjs>
      <controlOutputObjs>.preheader</controlOutputObjs>
      <node_objs xsi:type="cdfg:CdfgNode" id="13" name="tmp_V_0" lineNumber="521" originalName="tmp.V" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="PE_A_dummy" bitwidth="64" opcode="read" nodeLabel="2.0" m_display="0" m_delay="1.45" m_topoIndex="6" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="521" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="PE_A_dummy"/>
        <dataInputObjs>fifo_A_in_V_V</dataInputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="15" name="_ln517" lineNumber="517" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="PE_A_dummy" opcode="br" nodeLabel="2.0" m_display="0" m_topoIndex="7" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="517" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="PE_A_dummy"/>
        <controlInputObjs>.preheader</controlInputObjs>
      </node_objs>
      <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
        <validLinenumbers>521</validLinenumbers>
        <validLinenumbers>517</validLinenumbers>
      </fileValidLineNumbers>
    </basic_blocks>
  </regions>
  <ScheduleInfo time="0"/>
  <ScheduleInfo time="1"/>
  <ScheduleInfo time="2"/>
  <ScheduleInfo time="3"/>
  <regnodes realName="indvar_flatten95_reg_54">
    <nodeIds>5</nodeIds>
  </regnodes>
  <regnodes realName="icmp_ln505_reg_77">
    <nodeIds>6</nodeIds>
  </regnodes>
  <regnodes realName="add_ln505_reg_81">
    <nodeIds>7</nodeIds>
  </regnodes>
  <expressionNodes realName="icmp_ln505_fu_65">
    <nodeIds>6</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln505_fu_71">
    <nodeIds>7</nodeIds>
  </expressionNodes>
  <expressionNodes realName="indvar_flatten95_phi_fu_58">
    <nodeIds>5</nodeIds>
  </expressionNodes>
  <ioNodes realName="tmp_V_0_read_fu_48">
    <nodeIds>13</nodeIds>
  </ioNodes>
  <ioPorts name="fifo_A_in_V_V">
    <contents name="read">
      <nodeIds>13</nodeIds>
    </contents>
  </ioPorts>
  <fsm>
    <states id="1">
      <operations id="2" stage="1" latency="1"/>
      <operations id="3" stage="1" latency="1"/>
    </states>
    <states id="2">
      <operations id="5" stage="1" latency="1"/>
      <operations id="6" stage="1" latency="1"/>
      <operations id="7" stage="1" latency="1"/>
      <operations id="8" stage="1" latency="1"/>
    </states>
    <states id="3">
      <operations id="10" stage="1" latency="1"/>
      <operations id="11" stage="1" latency="1"/>
      <operations id="12" stage="1" latency="1"/>
      <operations id="13" stage="1" latency="1"/>
      <operations id="14" stage="1" latency="1"/>
      <operations id="15" stage="1" latency="1"/>
    </states>
    <states id="4">
      <operations id="17" stage="1" latency="1"/>
    </states>
    <transitions inState="1" outState="2">
      <condition id="-1"/>
    </transitions>
    <transitions inState="3" outState="2">
      <condition id="-1"/>
    </transitions>
    <transitions inState="2" outState="4">
      <condition id="-1"/>
    </transitions>
    <transitions inState="2" outState="3">
      <condition id="-1"/>
    </transitions>
  </fsm>
  <CFGRegionsRoot>
    <cfgRegions mId="1" mTag="PE_A_dummy141" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="66" mMaxLatency="66">
      <subRegions>2</subRegions>
      <subRegions>3</subRegions>
      <subRegions>4</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="2" mTag="Entry" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>4</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="3" mTag="Loop 1" mII="1" mDepth="2" mMinTripCount="64" mMaxTripCount="64" mMinLatency="64" mMaxLatency="64" mType="1">
      <basicBlocks>9</basicBlocks>
      <basicBlocks>16</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="4" mTag="Return" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>18</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
  </CFGRegionsRoot>
</cdfg:DBCdfg>
