Generated by Fabric Inserter (version 2018.2 build 39708) at Mon Apr  8 15:14:56 2019
Application path: C:/pango/PDS_2018.2/bin/cdt_ins.exe
Compiling architecture definition.
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
Compiling technology operator (valence) library.
Loading technology operator library.
Compiling technology operator library.
Compiling file 'D:/example_ziguang/ddr3_ov5640_hdmi/synthesize/top.vm'.
W: CompilerVer 1003: [D:/example_ziguang/ddr3_ov5640_hdmi/synthesize/top.vm(line number: 30)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
W: CompilerVer 1007: Port CPHASEF have no connected net.
W: CompilerVer 1007: Port DUTYF have no connected net.
W: CompilerVer 1007: Port PHASEF have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: Adm 1002: [D:/example_ziguang/ddr3_ov5640_hdmi/synthesize/top.vm (line number:5079)] Attribute 'syn_tristate' is not supported. It's ignored.
W: Adm 1002: [D:/example_ziguang/ddr3_ov5640_hdmi/synthesize/top.vm (line number:5080)] Attribute 'syn_tristate' is not supported. It's ignored.
Compiling file 'D:/example_ziguang/ddr3_ov5640_hdmi/synthesize/top.vm' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
Read project 'D:/example_ziguang/ddr3_ov5640_hdmi/synthesize/top.fic' Successfully.
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
Compiling technology operator (valence) library.
Loading technology operator library.
Compiling technology operator library.
Compiling file 'D:/example_ziguang/ddr3_ov5640_hdmi/synthesize/top.vm'.
W: CompilerVer 1003: [D:/example_ziguang/ddr3_ov5640_hdmi/synthesize/top.vm(line number: 30)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CPHASEF have no connected net.
W: CompilerVer 1007: Port DUTYF have no connected net.
W: CompilerVer 1007: Port PHASEF have no connected net.
W: Adm 1002: [D:/example_ziguang/ddr3_ov5640_hdmi/synthesize/top.vm (line number:5323)] Attribute 'syn_tristate' is not supported. It's ignored.
W: Adm 1002: [D:/example_ziguang/ddr3_ov5640_hdmi/synthesize/top.vm (line number:5324)] Attribute 'syn_tristate' is not supported. It's ignored.
Compiling file 'D:/example_ziguang/ddr3_ov5640_hdmi/synthesize/top.vm' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
Successfully Write Project D:/example_ziguang/ddr3_ov5640_hdmi/synthesize/top.fic.
