#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov 30 20:53:53 2022
# Process ID: 6148
# Current directory: C:/ASPLC_Projects/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9068 C:\ASPLC_Projects\project_1\project_1.xpr
# Log file: C:/ASPLC_Projects/project_1/vivado.log
# Journal file: C:/ASPLC_Projects/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ASPLC_Projects/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 741.660 ; gain = 148.281
update_compile_order -fileset sources_1
open_bd_design {C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:axi4l_axis_matrix_acc:1.0 - axi4l_axis_matrix_acc_0
Successfully read diagram <design_1> from BD file <C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1092.559 ; gain = 0.684
file copy -force C:/ASPLC_Projects/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/ASPLC_Projects/project_1/project_1.sdk -hwspec C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/ASPLC_Projects/project_1/project_1.sdk -hwspec C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 30 21:55:00 2022...
