
danhiemf4edf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d8c8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000864  0800da68  0800da68  0000ea68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e2cc  0800e2cc  00010200  2**0
                  CONTENTS
  4 .ARM          00000008  0800e2cc  0800e2cc  0000f2cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e2d4  0800e2d4  00010200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e2d4  0800e2d4  0000f2d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e2d8  0800e2d8  0000f2d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  0800e2dc  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004e5c  20000200  0800e4dc  00010200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000505c  0800e4dc  0001105c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020263  00000000  00000000  00010230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004477  00000000  00000000  00030493  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a08  00000000  00000000  00034910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001454  00000000  00000000  00036318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ae3b  00000000  00000000  0003776c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f681  00000000  00000000  000525a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a941d  00000000  00000000  00071c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011b045  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000823c  00000000  00000000  0011b088  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001232c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000200 	.word	0x20000200
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800da50 	.word	0x0800da50

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000204 	.word	0x20000204
 80001dc:	0800da50 	.word	0x0800da50

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <DHT22_SetPinOutput>:
 *      Author: quyen
 */

#include "dht22.h"

static void DHT22_SetPinOutput(DHT22_HandleTypeDef *dht) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b088      	sub	sp, #32
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb0:	f107 030c 	add.w	r3, r7, #12
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = dht->GPIO_Pin;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	889b      	ldrh	r3, [r3, #4]
 8000ec4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(dht->GPIOx, &GPIO_InitStruct);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f107 020c 	add.w	r2, r7, #12
 8000ed6:	4611      	mov	r1, r2
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f002 fcab 	bl	8003834 <HAL_GPIO_Init>
}
 8000ede:	bf00      	nop
 8000ee0:	3720      	adds	r7, #32
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <DHT22_SetPinInput>:

static void DHT22_SetPinInput(DHT22_HandleTypeDef *dht) {
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b088      	sub	sp, #32
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eee:	f107 030c 	add.w	r3, r7, #12
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
 8000ef6:	605a      	str	r2, [r3, #4]
 8000ef8:	609a      	str	r2, [r3, #8]
 8000efa:	60da      	str	r2, [r3, #12]
 8000efc:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = dht->GPIO_Pin;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	889b      	ldrh	r3, [r3, #4]
 8000f02:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f04:	2300      	movs	r3, #0
 8000f06:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(dht->GPIOx, &GPIO_InitStruct);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f107 020c 	add.w	r2, r7, #12
 8000f14:	4611      	mov	r1, r2
 8000f16:	4618      	mov	r0, r3
 8000f18:	f002 fc8c 	bl	8003834 <HAL_GPIO_Init>
}
 8000f1c:	bf00      	nop
 8000f1e:	3720      	adds	r7, #32
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <delay_us>:

static void delay_us(DHT22_HandleTypeDef *dht, uint16_t us) {
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	460b      	mov	r3, r1
 8000f2e:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COUNTER(dht->htim, 0);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	689b      	ldr	r3, [r3, #8]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2200      	movs	r2, #0
 8000f38:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(dht->htim) < us);
 8000f3a:	bf00      	nop
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	689b      	ldr	r3, [r3, #8]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f44:	887b      	ldrh	r3, [r7, #2]
 8000f46:	429a      	cmp	r2, r3
 8000f48:	d3f8      	bcc.n	8000f3c <delay_us+0x18>
}
 8000f4a:	bf00      	nop
 8000f4c:	bf00      	nop
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr

08000f58 <DHT22_Init>:

void DHT22_Init(DHT22_HandleTypeDef *dht) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
    DHT22_SetPinOutput(dht);
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f7ff ffa1 	bl	8000ea8 <DHT22_SetPinOutput>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_SET);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6818      	ldr	r0, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	889b      	ldrh	r3, [r3, #4]
 8000f6e:	2201      	movs	r2, #1
 8000f70:	4619      	mov	r1, r3
 8000f72:	f002 fdfb 	bl	8003b6c <HAL_GPIO_WritePin>
}
 8000f76:	bf00      	nop
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
	...

08000f80 <DHT22_Read>:

int DHT22_Read(DHT22_HandleTypeDef *dht, DHT22_Data_t *data) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b088      	sub	sp, #32
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
    uint8_t bits[5] = {0};
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60bb      	str	r3, [r7, #8]
 8000f8e:	2300      	movs	r3, #0
 8000f90:	733b      	strb	r3, [r7, #12]
    uint8_t byteIndex = 0, bitIndex = 7;
 8000f92:	2300      	movs	r3, #0
 8000f94:	77fb      	strb	r3, [r7, #31]
 8000f96:	2307      	movs	r3, #7
 8000f98:	77bb      	strb	r3, [r7, #30]
    uint32_t timeout = 0;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	61bb      	str	r3, [r7, #24]

    // Start signal
    DHT22_SetPinOutput(dht);
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f7ff ff82 	bl	8000ea8 <DHT22_SetPinOutput>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_RESET);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6818      	ldr	r0, [r3, #0]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	889b      	ldrh	r3, [r3, #4]
 8000fac:	2200      	movs	r2, #0
 8000fae:	4619      	mov	r1, r3
 8000fb0:	f002 fddc 	bl	8003b6c <HAL_GPIO_WritePin>
    HAL_Delay(2);  // 1 ms  2 ms
 8000fb4:	2002      	movs	r0, #2
 8000fb6:	f001 feb3 	bl	8002d20 <HAL_Delay>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_SET);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6818      	ldr	r0, [r3, #0]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	889b      	ldrh	r3, [r3, #4]
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	f002 fdd1 	bl	8003b6c <HAL_GPIO_WritePin>

    DHT22_SetPinInput(dht);
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	f7ff ff8b 	bl	8000ee6 <DHT22_SetPinInput>
    delay_us(dht, 30);
 8000fd0:	211e      	movs	r1, #30
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	f7ff ffa6 	bl	8000f24 <delay_us>

    // Wait for DHT response (LOW)
    timeout = 0;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	61bb      	str	r3, [r7, #24]
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8000fdc:	e00c      	b.n	8000ff8 <DHT22_Read+0x78>
        if (timeout++ > 10000) return 1;
 8000fde:	69bb      	ldr	r3, [r7, #24]
 8000fe0:	1c5a      	adds	r2, r3, #1
 8000fe2:	61ba      	str	r2, [r7, #24]
 8000fe4:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d901      	bls.n	8000ff0 <DHT22_Read+0x70>
 8000fec:	2301      	movs	r3, #1
 8000fee:	e0c0      	b.n	8001172 <DHT22_Read+0x1f2>
        delay_us(dht, 1);
 8000ff0:	2101      	movs	r1, #1
 8000ff2:	6878      	ldr	r0, [r7, #4]
 8000ff4:	f7ff ff96 	bl	8000f24 <delay_us>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	889b      	ldrh	r3, [r3, #4]
 8001000:	4619      	mov	r1, r3
 8001002:	4610      	mov	r0, r2
 8001004:	f002 fd9a 	bl	8003b3c <HAL_GPIO_ReadPin>
 8001008:	4603      	mov	r3, r0
 800100a:	2b01      	cmp	r3, #1
 800100c:	d0e7      	beq.n	8000fde <DHT22_Read+0x5e>
    }

    // Wait for HIGH
    timeout = 0;
 800100e:	2300      	movs	r3, #0
 8001010:	61bb      	str	r3, [r7, #24]
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET) {
 8001012:	e00c      	b.n	800102e <DHT22_Read+0xae>
        if (timeout++ > 10000) return 2;
 8001014:	69bb      	ldr	r3, [r7, #24]
 8001016:	1c5a      	adds	r2, r3, #1
 8001018:	61ba      	str	r2, [r7, #24]
 800101a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800101e:	4293      	cmp	r3, r2
 8001020:	d901      	bls.n	8001026 <DHT22_Read+0xa6>
 8001022:	2302      	movs	r3, #2
 8001024:	e0a5      	b.n	8001172 <DHT22_Read+0x1f2>
        delay_us(dht, 1);
 8001026:	2101      	movs	r1, #1
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f7ff ff7b 	bl	8000f24 <delay_us>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET) {
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	889b      	ldrh	r3, [r3, #4]
 8001036:	4619      	mov	r1, r3
 8001038:	4610      	mov	r0, r2
 800103a:	f002 fd7f 	bl	8003b3c <HAL_GPIO_ReadPin>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d0e7      	beq.n	8001014 <DHT22_Read+0x94>
    }

    // Wait for LOW (start of data)
    timeout = 0;
 8001044:	2300      	movs	r3, #0
 8001046:	61bb      	str	r3, [r7, #24]
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8001048:	e00c      	b.n	8001064 <DHT22_Read+0xe4>
        if (timeout++ > 10000) return 3;
 800104a:	69bb      	ldr	r3, [r7, #24]
 800104c:	1c5a      	adds	r2, r3, #1
 800104e:	61ba      	str	r2, [r7, #24]
 8001050:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001054:	4293      	cmp	r3, r2
 8001056:	d901      	bls.n	800105c <DHT22_Read+0xdc>
 8001058:	2303      	movs	r3, #3
 800105a:	e08a      	b.n	8001172 <DHT22_Read+0x1f2>
        delay_us(dht, 1);
 800105c:	2101      	movs	r1, #1
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f7ff ff60 	bl	8000f24 <delay_us>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	889b      	ldrh	r3, [r3, #4]
 800106c:	4619      	mov	r1, r3
 800106e:	4610      	mov	r0, r2
 8001070:	f002 fd64 	bl	8003b3c <HAL_GPIO_ReadPin>
 8001074:	4603      	mov	r3, r0
 8001076:	2b01      	cmp	r3, #1
 8001078:	d0e7      	beq.n	800104a <DHT22_Read+0xca>
    }

    // Read 40 bits
    for (int i = 0; i < 40; i++) {
 800107a:	2300      	movs	r3, #0
 800107c:	617b      	str	r3, [r7, #20]
 800107e:	e046      	b.n	800110e <DHT22_Read+0x18e>
        // Wait LOW
        while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_RESET);
 8001080:	bf00      	nop
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	889b      	ldrh	r3, [r3, #4]
 800108a:	4619      	mov	r1, r3
 800108c:	4610      	mov	r0, r2
 800108e:	f002 fd55 	bl	8003b3c <HAL_GPIO_ReadPin>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d0f4      	beq.n	8001082 <DHT22_Read+0x102>

        // measure HIGH time
        __HAL_TIM_SET_COUNTER(dht->htim, 0);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2200      	movs	r2, #0
 80010a0:	625a      	str	r2, [r3, #36]	@ 0x24
        while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET);
 80010a2:	bf00      	nop
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	889b      	ldrh	r3, [r3, #4]
 80010ac:	4619      	mov	r1, r3
 80010ae:	4610      	mov	r0, r2
 80010b0:	f002 fd44 	bl	8003b3c <HAL_GPIO_ReadPin>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d0f4      	beq.n	80010a4 <DHT22_Read+0x124>

        uint16_t high_time = __HAL_TIM_GET_COUNTER(dht->htim);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010c2:	823b      	strh	r3, [r7, #16]

        if (high_time > 40) bits[byteIndex] |= (1 << bitIndex);
 80010c4:	8a3b      	ldrh	r3, [r7, #16]
 80010c6:	2b28      	cmp	r3, #40	@ 0x28
 80010c8:	d912      	bls.n	80010f0 <DHT22_Read+0x170>
 80010ca:	7ffb      	ldrb	r3, [r7, #31]
 80010cc:	3320      	adds	r3, #32
 80010ce:	443b      	add	r3, r7
 80010d0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80010d4:	b25a      	sxtb	r2, r3
 80010d6:	7fbb      	ldrb	r3, [r7, #30]
 80010d8:	2101      	movs	r1, #1
 80010da:	fa01 f303 	lsl.w	r3, r1, r3
 80010de:	b25b      	sxtb	r3, r3
 80010e0:	4313      	orrs	r3, r2
 80010e2:	b25a      	sxtb	r2, r3
 80010e4:	7ffb      	ldrb	r3, [r7, #31]
 80010e6:	b2d2      	uxtb	r2, r2
 80010e8:	3320      	adds	r3, #32
 80010ea:	443b      	add	r3, r7
 80010ec:	f803 2c18 	strb.w	r2, [r3, #-24]

        if (bitIndex == 0) {
 80010f0:	7fbb      	ldrb	r3, [r7, #30]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d105      	bne.n	8001102 <DHT22_Read+0x182>
            bitIndex = 7;
 80010f6:	2307      	movs	r3, #7
 80010f8:	77bb      	strb	r3, [r7, #30]
            byteIndex++;
 80010fa:	7ffb      	ldrb	r3, [r7, #31]
 80010fc:	3301      	adds	r3, #1
 80010fe:	77fb      	strb	r3, [r7, #31]
 8001100:	e002      	b.n	8001108 <DHT22_Read+0x188>
        } else {
            bitIndex--;
 8001102:	7fbb      	ldrb	r3, [r7, #30]
 8001104:	3b01      	subs	r3, #1
 8001106:	77bb      	strb	r3, [r7, #30]
    for (int i = 0; i < 40; i++) {
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	3301      	adds	r3, #1
 800110c:	617b      	str	r3, [r7, #20]
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	2b27      	cmp	r3, #39	@ 0x27
 8001112:	ddb5      	ble.n	8001080 <DHT22_Read+0x100>
        }
    }

    uint8_t sum = bits[0] + bits[1] + bits[2] + bits[3];
 8001114:	7a3a      	ldrb	r2, [r7, #8]
 8001116:	7a7b      	ldrb	r3, [r7, #9]
 8001118:	4413      	add	r3, r2
 800111a:	b2da      	uxtb	r2, r3
 800111c:	7abb      	ldrb	r3, [r7, #10]
 800111e:	4413      	add	r3, r2
 8001120:	b2da      	uxtb	r2, r3
 8001122:	7afb      	ldrb	r3, [r7, #11]
 8001124:	4413      	add	r3, r2
 8001126:	74fb      	strb	r3, [r7, #19]
    if (sum != bits[4]) return 4;  // checksum error
 8001128:	7b3b      	ldrb	r3, [r7, #12]
 800112a:	7cfa      	ldrb	r2, [r7, #19]
 800112c:	429a      	cmp	r2, r3
 800112e:	d001      	beq.n	8001134 <DHT22_Read+0x1b4>
 8001130:	2304      	movs	r3, #4
 8001132:	e01e      	b.n	8001172 <DHT22_Read+0x1f2>

    data->Humidity = (bits[0] << 8 | bits[1]) * 0.1f;
 8001134:	7a3b      	ldrb	r3, [r7, #8]
 8001136:	021b      	lsls	r3, r3, #8
 8001138:	7a7a      	ldrb	r2, [r7, #9]
 800113a:	4313      	orrs	r3, r2
 800113c:	ee07 3a90 	vmov	s15, r3
 8001140:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001144:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800117c <DHT22_Read+0x1fc>
 8001148:	ee67 7a87 	vmul.f32	s15, s15, s14
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	edc3 7a01 	vstr	s15, [r3, #4]
    data->Temperature = (bits[2] << 8 | bits[3]) * 0.1f;
 8001152:	7abb      	ldrb	r3, [r7, #10]
 8001154:	021b      	lsls	r3, r3, #8
 8001156:	7afa      	ldrb	r2, [r7, #11]
 8001158:	4313      	orrs	r3, r2
 800115a:	ee07 3a90 	vmov	s15, r3
 800115e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001162:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800117c <DHT22_Read+0x1fc>
 8001166:	ee67 7a87 	vmul.f32	s15, s15, s14
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	edc3 7a00 	vstr	s15, [r3]

    return 0;
 8001170:	2300      	movs	r3, #0
}
 8001172:	4618      	mov	r0, r3
 8001174:	3720      	adds	r7, #32
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	3dcccccd 	.word	0x3dcccccd

08001180 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup - DATASHEET

void lcd_send_cmd (char cmd)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b086      	sub	sp, #24
 8001184:	af02      	add	r7, sp, #8
 8001186:	4603      	mov	r3, r0
 8001188:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	f023 030f 	bic.w	r3, r3, #15
 8001190:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8001192:	79fb      	ldrb	r3, [r7, #7]
 8001194:	011b      	lsls	r3, r3, #4
 8001196:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8001198:	7bfb      	ldrb	r3, [r7, #15]
 800119a:	f043 030c 	orr.w	r3, r3, #12
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80011a2:	7bfb      	ldrb	r3, [r7, #15]
 80011a4:	f043 0308 	orr.w	r3, r3, #8
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80011ac:	7bbb      	ldrb	r3, [r7, #14]
 80011ae:	f043 030c 	orr.w	r3, r3, #12
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80011b6:	7bbb      	ldrb	r3, [r7, #14]
 80011b8:	f043 0308 	orr.w	r3, r3, #8
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80011c0:	f107 0208 	add.w	r2, r7, #8
 80011c4:	2364      	movs	r3, #100	@ 0x64
 80011c6:	9300      	str	r3, [sp, #0]
 80011c8:	2304      	movs	r3, #4
 80011ca:	214e      	movs	r1, #78	@ 0x4e
 80011cc:	4803      	ldr	r0, [pc, #12]	@ (80011dc <lcd_send_cmd+0x5c>)
 80011ce:	f002 fe45 	bl	8003e5c <HAL_I2C_Master_Transmit>
}
 80011d2:	bf00      	nop
 80011d4:	3710      	adds	r7, #16
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	20000274 	.word	0x20000274

080011e0 <lcd_send_data>:

void lcd_send_data (char data)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b086      	sub	sp, #24
 80011e4:	af02      	add	r7, sp, #8
 80011e6:	4603      	mov	r3, r0
 80011e8:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	f023 030f 	bic.w	r3, r3, #15
 80011f0:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80011f2:	79fb      	ldrb	r3, [r7, #7]
 80011f4:	011b      	lsls	r3, r3, #4
 80011f6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 80011f8:	7bfb      	ldrb	r3, [r7, #15]
 80011fa:	f043 030d 	orr.w	r3, r3, #13
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8001202:	7bfb      	ldrb	r3, [r7, #15]
 8001204:	f043 0309 	orr.w	r3, r3, #9
 8001208:	b2db      	uxtb	r3, r3
 800120a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 800120c:	7bbb      	ldrb	r3, [r7, #14]
 800120e:	f043 030d 	orr.w	r3, r3, #13
 8001212:	b2db      	uxtb	r3, r3
 8001214:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8001216:	7bbb      	ldrb	r3, [r7, #14]
 8001218:	f043 0309 	orr.w	r3, r3, #9
 800121c:	b2db      	uxtb	r3, r3
 800121e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001220:	f107 0208 	add.w	r2, r7, #8
 8001224:	2364      	movs	r3, #100	@ 0x64
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	2304      	movs	r3, #4
 800122a:	214e      	movs	r1, #78	@ 0x4e
 800122c:	4803      	ldr	r0, [pc, #12]	@ (800123c <lcd_send_data+0x5c>)
 800122e:	f002 fe15 	bl	8003e5c <HAL_I2C_Master_Transmit>
}
 8001232:	bf00      	nop
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000274 	.word	0x20000274

08001240 <lcd_clear>:

void lcd_clear (void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8001246:	2080      	movs	r0, #128	@ 0x80
 8001248:	f7ff ff9a 	bl	8001180 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 800124c:	2300      	movs	r3, #0
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	e005      	b.n	800125e <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8001252:	2020      	movs	r0, #32
 8001254:	f7ff ffc4 	bl	80011e0 <lcd_send_data>
	for (int i=0; i<70; i++)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	3301      	adds	r3, #1
 800125c:	607b      	str	r3, [r7, #4]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2b45      	cmp	r3, #69	@ 0x45
 8001262:	ddf6      	ble.n	8001252 <lcd_clear+0x12>
	}
}
 8001264:	bf00      	nop
 8001266:	bf00      	nop
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	b082      	sub	sp, #8
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
 8001276:	6039      	str	r1, [r7, #0]
    switch (row)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d003      	beq.n	8001286 <lcd_put_cur+0x18>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2b01      	cmp	r3, #1
 8001282:	d005      	beq.n	8001290 <lcd_put_cur+0x22>
 8001284:	e009      	b.n	800129a <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800128c:	603b      	str	r3, [r7, #0]
            break;
 800128e:	e004      	b.n	800129a <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001296:	603b      	str	r3, [r7, #0]
            break;
 8001298:	bf00      	nop
    }

    lcd_send_cmd (col);
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	b2db      	uxtb	r3, r3
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff ff6e 	bl	8001180 <lcd_send_cmd>
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <lcd_init>:


void lcd_init (void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80012b0:	2032      	movs	r0, #50	@ 0x32
 80012b2:	f001 fd35 	bl	8002d20 <HAL_Delay>
	lcd_send_cmd (0x30);
 80012b6:	2030      	movs	r0, #48	@ 0x30
 80012b8:	f7ff ff62 	bl	8001180 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80012bc:	2005      	movs	r0, #5
 80012be:	f001 fd2f 	bl	8002d20 <HAL_Delay>
	lcd_send_cmd (0x30);
 80012c2:	2030      	movs	r0, #48	@ 0x30
 80012c4:	f7ff ff5c 	bl	8001180 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80012c8:	2001      	movs	r0, #1
 80012ca:	f001 fd29 	bl	8002d20 <HAL_Delay>
	lcd_send_cmd (0x30);
 80012ce:	2030      	movs	r0, #48	@ 0x30
 80012d0:	f7ff ff56 	bl	8001180 <lcd_send_cmd>
	HAL_Delay(10);
 80012d4:	200a      	movs	r0, #10
 80012d6:	f001 fd23 	bl	8002d20 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80012da:	2020      	movs	r0, #32
 80012dc:	f7ff ff50 	bl	8001180 <lcd_send_cmd>
	HAL_Delay(10);
 80012e0:	200a      	movs	r0, #10
 80012e2:	f001 fd1d 	bl	8002d20 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80012e6:	2028      	movs	r0, #40	@ 0x28
 80012e8:	f7ff ff4a 	bl	8001180 <lcd_send_cmd>
	HAL_Delay(1);
 80012ec:	2001      	movs	r0, #1
 80012ee:	f001 fd17 	bl	8002d20 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80012f2:	2008      	movs	r0, #8
 80012f4:	f7ff ff44 	bl	8001180 <lcd_send_cmd>
	HAL_Delay(1);
 80012f8:	2001      	movs	r0, #1
 80012fa:	f001 fd11 	bl	8002d20 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80012fe:	2001      	movs	r0, #1
 8001300:	f7ff ff3e 	bl	8001180 <lcd_send_cmd>
	HAL_Delay(1);
 8001304:	2001      	movs	r0, #1
 8001306:	f001 fd0b 	bl	8002d20 <HAL_Delay>
	HAL_Delay(1);
 800130a:	2001      	movs	r0, #1
 800130c:	f001 fd08 	bl	8002d20 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001310:	2006      	movs	r0, #6
 8001312:	f7ff ff35 	bl	8001180 <lcd_send_cmd>
	HAL_Delay(1);
 8001316:	2001      	movs	r0, #1
 8001318:	f001 fd02 	bl	8002d20 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 800131c:	200c      	movs	r0, #12
 800131e:	f7ff ff2f 	bl	8001180 <lcd_send_cmd>
}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}

08001326 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b082      	sub	sp, #8
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800132e:	e006      	b.n	800133e <lcd_send_string+0x18>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	1c5a      	adds	r2, r3, #1
 8001334:	607a      	str	r2, [r7, #4]
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff ff51 	bl	80011e0 <lcd_send_data>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1f4      	bne.n	8001330 <lcd_send_string+0xa>
}
 8001346:	bf00      	nop
 8001348:	bf00      	nop
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <HAL_UART_RxCpltCallback>:

}

// chung
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
	 if (huart->Instance == USART2)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a1c      	ldr	r2, [pc, #112]	@ (80013d0 <HAL_UART_RxCpltCallback+0x80>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d131      	bne.n	80013c6 <HAL_UART_RxCpltCallback+0x76>
	  {
	    char c = (char)uart_rx_ch;
 8001362:	4b1c      	ldr	r3, [pc, #112]	@ (80013d4 <HAL_UART_RxCpltCallback+0x84>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	73fb      	strb	r3, [r7, #15]

	    if (c == '.')
 8001368:	7bfb      	ldrb	r3, [r7, #15]
 800136a:	2b2e      	cmp	r3, #46	@ 0x2e
 800136c:	d114      	bne.n	8001398 <HAL_UART_RxCpltCallback+0x48>
	    {
	      if (uart_line_len > 0)
 800136e:	4b1a      	ldr	r3, [pc, #104]	@ (80013d8 <HAL_UART_RxCpltCallback+0x88>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d022      	beq.n	80013bc <HAL_UART_RxCpltCallback+0x6c>
	      {
	        uart_line[uart_line_len] = '\0';
 8001376:	4b18      	ldr	r3, [pc, #96]	@ (80013d8 <HAL_UART_RxCpltCallback+0x88>)
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	461a      	mov	r2, r3
 800137c:	4b17      	ldr	r3, [pc, #92]	@ (80013dc <HAL_UART_RxCpltCallback+0x8c>)
 800137e:	2100      	movs	r1, #0
 8001380:	5499      	strb	r1, [r3, r2]

	        // y nguyn chui 128 bytes vo queue
	        osMessageQueuePut(qCmdHandle, uart_line, 0, 0);
 8001382:	4b17      	ldr	r3, [pc, #92]	@ (80013e0 <HAL_UART_RxCpltCallback+0x90>)
 8001384:	6818      	ldr	r0, [r3, #0]
 8001386:	2300      	movs	r3, #0
 8001388:	2200      	movs	r2, #0
 800138a:	4914      	ldr	r1, [pc, #80]	@ (80013dc <HAL_UART_RxCpltCallback+0x8c>)
 800138c:	f005 fd8e 	bl	8006eac <osMessageQueuePut>

	        // reset  nhn lnh tip
	        uart_line_len = 0;
 8001390:	4b11      	ldr	r3, [pc, #68]	@ (80013d8 <HAL_UART_RxCpltCallback+0x88>)
 8001392:	2200      	movs	r2, #0
 8001394:	801a      	strh	r2, [r3, #0]
 8001396:	e011      	b.n	80013bc <HAL_UART_RxCpltCallback+0x6c>
	      }
	    }
	    else
	    {
	      if (uart_line_len < (CMD_LINE_MAX - 1))
 8001398:	4b0f      	ldr	r3, [pc, #60]	@ (80013d8 <HAL_UART_RxCpltCallback+0x88>)
 800139a:	881b      	ldrh	r3, [r3, #0]
 800139c:	2b7e      	cmp	r3, #126	@ 0x7e
 800139e:	d80a      	bhi.n	80013b6 <HAL_UART_RxCpltCallback+0x66>
	        uart_line[uart_line_len++] = c;
 80013a0:	4b0d      	ldr	r3, [pc, #52]	@ (80013d8 <HAL_UART_RxCpltCallback+0x88>)
 80013a2:	881b      	ldrh	r3, [r3, #0]
 80013a4:	1c5a      	adds	r2, r3, #1
 80013a6:	b291      	uxth	r1, r2
 80013a8:	4a0b      	ldr	r2, [pc, #44]	@ (80013d8 <HAL_UART_RxCpltCallback+0x88>)
 80013aa:	8011      	strh	r1, [r2, #0]
 80013ac:	4619      	mov	r1, r3
 80013ae:	4a0b      	ldr	r2, [pc, #44]	@ (80013dc <HAL_UART_RxCpltCallback+0x8c>)
 80013b0:	7bfb      	ldrb	r3, [r7, #15]
 80013b2:	5453      	strb	r3, [r2, r1]
 80013b4:	e002      	b.n	80013bc <HAL_UART_RxCpltCallback+0x6c>
	      else
	        uart_line_len = 0; // overflow
 80013b6:	4b08      	ldr	r3, [pc, #32]	@ (80013d8 <HAL_UART_RxCpltCallback+0x88>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	801a      	strh	r2, [r3, #0]
	    }

	    HAL_UART_Receive_IT(&huart2, &uart_rx_ch, 1);
 80013bc:	2201      	movs	r2, #1
 80013be:	4905      	ldr	r1, [pc, #20]	@ (80013d4 <HAL_UART_RxCpltCallback+0x84>)
 80013c0:	4808      	ldr	r0, [pc, #32]	@ (80013e4 <HAL_UART_RxCpltCallback+0x94>)
 80013c2:	f004 fa98 	bl	80058f6 <HAL_UART_Receive_IT>
	  }
}
 80013c6:	bf00      	nop
 80013c8:	3710      	adds	r7, #16
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40004400 	.word	0x40004400
 80013d4:	200003d0 	.word	0x200003d0
 80013d8:	20000454 	.word	0x20000454
 80013dc:	200003d4 	.word	0x200003d4
 80013e0:	200003c0 	.word	0x200003c0
 80013e4:	20000358 	.word	0x20000358

080013e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013ec:	f001 fc56 	bl	8002c9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013f0:	f000 f8f4 	bl	80015dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013f4:	f000 fa7a 	bl	80018ec <MX_GPIO_Init>
  MX_ADC1_Init();
 80013f8:	f000 f958 	bl	80016ac <MX_ADC1_Init>
  MX_I2C1_Init();
 80013fc:	f000 f9a8 	bl	8001750 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001400:	f000 f9d4 	bl	80017ac <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001404:	f000 fa48 	bl	8001898 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001408:	f000 fa1c 	bl	8001844 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 800140c:	484b      	ldr	r0, [pc, #300]	@ (800153c <main+0x154>)
 800140e:	f003 fd59 	bl	8004ec4 <HAL_TIM_Base_Start>
  // Gn cu hnh cho DHT22
   dht22.GPIOx = GPIOA;
 8001412:	4b4b      	ldr	r3, [pc, #300]	@ (8001540 <main+0x158>)
 8001414:	4a4b      	ldr	r2, [pc, #300]	@ (8001544 <main+0x15c>)
 8001416:	601a      	str	r2, [r3, #0]
   dht22.GPIO_Pin = GPIO_PIN_1;
 8001418:	4b49      	ldr	r3, [pc, #292]	@ (8001540 <main+0x158>)
 800141a:	2202      	movs	r2, #2
 800141c:	809a      	strh	r2, [r3, #4]
   dht22.htim = &htim2;
 800141e:	4b48      	ldr	r3, [pc, #288]	@ (8001540 <main+0x158>)
 8001420:	4a46      	ldr	r2, [pc, #280]	@ (800153c <main+0x154>)
 8001422:	609a      	str	r2, [r3, #8]

   DHT22_Init(&dht22);
 8001424:	4846      	ldr	r0, [pc, #280]	@ (8001540 <main+0x158>)
 8001426:	f7ff fd97 	bl	8000f58 <DHT22_Init>
       // cu hnh ban u cho lcd-i2c
   lcd_init();
 800142a:	f7ff ff3f 	bl	80012ac <lcd_init>
   lcd_clear();
 800142e:	f7ff ff07 	bl	8001240 <lcd_clear>
   lcd_put_cur(0, 0);
 8001432:	2100      	movs	r1, #0
 8001434:	2000      	movs	r0, #0
 8001436:	f7ff ff1a 	bl	800126e <lcd_put_cur>
   lcd_send_string("Set up");
 800143a:	4843      	ldr	r0, [pc, #268]	@ (8001548 <main+0x160>)
 800143c:	f7ff ff73 	bl	8001326 <lcd_send_string>

    // cau hinh ban dau cho uart
    uart_line_len = 0;
 8001440:	4b42      	ldr	r3, [pc, #264]	@ (800154c <main+0x164>)
 8001442:	2200      	movs	r2, #0
 8001444:	801a      	strh	r2, [r3, #0]
    uart_line_ready = 0;
 8001446:	4b42      	ldr	r3, [pc, #264]	@ (8001550 <main+0x168>)
 8001448:	2200      	movs	r2, #0
 800144a:	701a      	strb	r2, [r3, #0]

    // cau hinh adc soil
     Soil_Begin(&soil_cfg);
 800144c:	4841      	ldr	r0, [pc, #260]	@ (8001554 <main+0x16c>)
 800144e:	f001 f8a9 	bl	80025a4 <Soil_Begin>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001452:	f005 fa25 	bl	80068a0 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of myMutex01 */
  myMutex01Handle = osMutexNew(&myMutex01_attributes);
 8001456:	4840      	ldr	r0, [pc, #256]	@ (8001558 <main+0x170>)
 8001458:	f005 fba7 	bl	8006baa <osMutexNew>
 800145c:	4603      	mov	r3, r0
 800145e:	4a3f      	ldr	r2, [pc, #252]	@ (800155c <main+0x174>)
 8001460:	6013      	str	r3, [r2, #0]

  /* creation of myMutex02 */
  myMutex02Handle = osMutexNew(&myMutex02_attributes);
 8001462:	483f      	ldr	r0, [pc, #252]	@ (8001560 <main+0x178>)
 8001464:	f005 fba1 	bl	8006baa <osMutexNew>
 8001468:	4603      	mov	r3, r0
 800146a:	4a3e      	ldr	r2, [pc, #248]	@ (8001564 <main+0x17c>)
 800146c:	6013      	str	r3, [r2, #0]

  /* creation of myMutex03 */
  myMutex03Handle = osMutexNew(&myMutex03_attributes);
 800146e:	483e      	ldr	r0, [pc, #248]	@ (8001568 <main+0x180>)
 8001470:	f005 fb9b 	bl	8006baa <osMutexNew>
 8001474:	4603      	mov	r3, r0
 8001476:	4a3d      	ldr	r2, [pc, #244]	@ (800156c <main+0x184>)
 8001478:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  HAL_UART_Receive_IT(&huart2, &uart_rx_ch, 1);  // i huart1 thnh huart bn dng
 800147a:	2201      	movs	r2, #1
 800147c:	493c      	ldr	r1, [pc, #240]	@ (8001570 <main+0x188>)
 800147e:	483d      	ldr	r0, [pc, #244]	@ (8001574 <main+0x18c>)
 8001480:	f004 fa39 	bl	80058f6 <HAL_UART_Receive_IT>
  /* Create the queue(s) */
  /* creation of qIdEdf */
 // qIdEdfHandle = osMessageQueueNew (16, sizeof(uint16_t), &qIdEdf_attributes);

  /* creation of qTemp */
  qTempHandle = osMessageQueueNew (4, sizeof(float), &qTemp_attributes);
 8001484:	4a3c      	ldr	r2, [pc, #240]	@ (8001578 <main+0x190>)
 8001486:	2104      	movs	r1, #4
 8001488:	2004      	movs	r0, #4
 800148a:	f005 fc9c 	bl	8006dc6 <osMessageQueueNew>
 800148e:	4603      	mov	r3, r0
 8001490:	4a3a      	ldr	r2, [pc, #232]	@ (800157c <main+0x194>)
 8001492:	6013      	str	r3, [r2, #0]

  /* creation of qSoil */
  qSoilHandle = osMessageQueueNew (4, sizeof(float), &qSoil_attributes);
 8001494:	4a3a      	ldr	r2, [pc, #232]	@ (8001580 <main+0x198>)
 8001496:	2104      	movs	r1, #4
 8001498:	2004      	movs	r0, #4
 800149a:	f005 fc94 	bl	8006dc6 <osMessageQueueNew>
 800149e:	4603      	mov	r3, r0
 80014a0:	4a38      	ldr	r2, [pc, #224]	@ (8001584 <main+0x19c>)
 80014a2:	6013      	str	r3, [r2, #0]

  /* creation of qCmd */
//  qCmdHandle = osMessageQueueNew (4, sizeof(char), &qCmd_attributes);

  /* USER CODE BEGIN RTOS_QUEUES */
  qCmdHandle = osMessageQueueNew(5, CMD_LINE_MAX, &qCmd_attributes);
 80014a4:	4a38      	ldr	r2, [pc, #224]	@ (8001588 <main+0x1a0>)
 80014a6:	2180      	movs	r1, #128	@ 0x80
 80014a8:	2005      	movs	r0, #5
 80014aa:	f005 fc8c 	bl	8006dc6 <osMessageQueueNew>
 80014ae:	4603      	mov	r3, r0
 80014b0:	4a36      	ldr	r2, [pc, #216]	@ (800158c <main+0x1a4>)
 80014b2:	6013      	str	r3, [r2, #0]
  qIdEdfHandle = osMessageQueueNew(32, sizeof(EdfMsg_t), &qIdEdf_attributes);
 80014b4:	4a36      	ldr	r2, [pc, #216]	@ (8001590 <main+0x1a8>)
 80014b6:	2108      	movs	r1, #8
 80014b8:	2020      	movs	r0, #32
 80014ba:	f005 fc84 	bl	8006dc6 <osMessageQueueNew>
 80014be:	4603      	mov	r3, r0
 80014c0:	4a34      	ldr	r2, [pc, #208]	@ (8001594 <main+0x1ac>)
 80014c2:	6013      	str	r3, [r2, #0]
  edfQ = qIdEdfHandle;
 80014c4:	4b33      	ldr	r3, [pc, #204]	@ (8001594 <main+0x1ac>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a33      	ldr	r2, [pc, #204]	@ (8001598 <main+0x1b0>)
 80014ca:	6013      	str	r3, [r2, #0]
//  HAL_UART_Receive_IT(&huart2, &uart_rx_ch, 1);  // i huart1 thnh huart bn dng
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80014cc:	4a33      	ldr	r2, [pc, #204]	@ (800159c <main+0x1b4>)
 80014ce:	2100      	movs	r1, #0
 80014d0:	4833      	ldr	r0, [pc, #204]	@ (80015a0 <main+0x1b8>)
 80014d2:	f005 fa66 	bl	80069a2 <osThreadNew>
 80014d6:	4603      	mov	r3, r0
 80014d8:	4a32      	ldr	r2, [pc, #200]	@ (80015a4 <main+0x1bc>)
 80014da:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 80014dc:	4a32      	ldr	r2, [pc, #200]	@ (80015a8 <main+0x1c0>)
 80014de:	2100      	movs	r1, #0
 80014e0:	4832      	ldr	r0, [pc, #200]	@ (80015ac <main+0x1c4>)
 80014e2:	f005 fa5e 	bl	80069a2 <osThreadNew>
 80014e6:	4603      	mov	r3, r0
 80014e8:	4a31      	ldr	r2, [pc, #196]	@ (80015b0 <main+0x1c8>)
 80014ea:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(StartTask03, NULL, &myTask03_attributes);
 80014ec:	4a31      	ldr	r2, [pc, #196]	@ (80015b4 <main+0x1cc>)
 80014ee:	2100      	movs	r1, #0
 80014f0:	4831      	ldr	r0, [pc, #196]	@ (80015b8 <main+0x1d0>)
 80014f2:	f005 fa56 	bl	80069a2 <osThreadNew>
 80014f6:	4603      	mov	r3, r0
 80014f8:	4a30      	ldr	r2, [pc, #192]	@ (80015bc <main+0x1d4>)
 80014fa:	6013      	str	r3, [r2, #0]

  /* creation of myTask04 */
  myTask04Handle = osThreadNew(StartTask04, NULL, &myTask04_attributes);
 80014fc:	4a30      	ldr	r2, [pc, #192]	@ (80015c0 <main+0x1d8>)
 80014fe:	2100      	movs	r1, #0
 8001500:	4830      	ldr	r0, [pc, #192]	@ (80015c4 <main+0x1dc>)
 8001502:	f005 fa4e 	bl	80069a2 <osThreadNew>
 8001506:	4603      	mov	r3, r0
 8001508:	4a2f      	ldr	r2, [pc, #188]	@ (80015c8 <main+0x1e0>)
 800150a:	6013      	str	r3, [r2, #0]

  /* creation of myTask06 */
  myTask06Handle = osThreadNew(StartTask06, NULL, &myTask06_attributes);
 800150c:	4a2f      	ldr	r2, [pc, #188]	@ (80015cc <main+0x1e4>)
 800150e:	2100      	movs	r1, #0
 8001510:	482f      	ldr	r0, [pc, #188]	@ (80015d0 <main+0x1e8>)
 8001512:	f005 fa46 	bl	80069a2 <osThreadNew>
 8001516:	4603      	mov	r3, r0
 8001518:	4a2e      	ldr	r2, [pc, #184]	@ (80015d4 <main+0x1ec>)
 800151a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  //donnhiemso2
  // gn map id -> handle (sau khi osThreadNew xong)
  g_tid[1] = defaultTaskHandle;
 800151c:	4b21      	ldr	r3, [pc, #132]	@ (80015a4 <main+0x1bc>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a2d      	ldr	r2, [pc, #180]	@ (80015d8 <main+0x1f0>)
 8001522:	6053      	str	r3, [r2, #4]
  g_tid[2] = myTask02Handle;
 8001524:	4b22      	ldr	r3, [pc, #136]	@ (80015b0 <main+0x1c8>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a2b      	ldr	r2, [pc, #172]	@ (80015d8 <main+0x1f0>)
 800152a:	6093      	str	r3, [r2, #8]
  g_tid[3] = myTask03Handle;
 800152c:	4b23      	ldr	r3, [pc, #140]	@ (80015bc <main+0x1d4>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a29      	ldr	r2, [pc, #164]	@ (80015d8 <main+0x1f0>)
 8001532:	60d3      	str	r3, [r2, #12]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001534:	f005 f9fa 	bl	800692c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001538:	bf00      	nop
 800153a:	e7fd      	b.n	8001538 <main+0x150>
 800153c:	200002c8 	.word	0x200002c8
 8001540:	2000021c 	.word	0x2000021c
 8001544:	40020000 	.word	0x40020000
 8001548:	0800db34 	.word	0x0800db34
 800154c:	20000454 	.word	0x20000454
 8001550:	20000456 	.word	0x20000456
 8001554:	20000000 	.word	0x20000000
 8001558:	0800defc 	.word	0x0800defc
 800155c:	200003c4 	.word	0x200003c4
 8001560:	0800df0c 	.word	0x0800df0c
 8001564:	200003c8 	.word	0x200003c8
 8001568:	0800df1c 	.word	0x0800df1c
 800156c:	200003cc 	.word	0x200003cc
 8001570:	200003d0 	.word	0x200003d0
 8001574:	20000358 	.word	0x20000358
 8001578:	0800deb4 	.word	0x0800deb4
 800157c:	200003b8 	.word	0x200003b8
 8001580:	0800decc 	.word	0x0800decc
 8001584:	200003bc 	.word	0x200003bc
 8001588:	0800dee4 	.word	0x0800dee4
 800158c:	200003c0 	.word	0x200003c0
 8001590:	0800de9c 	.word	0x0800de9c
 8001594:	200003b4 	.word	0x200003b4
 8001598:	20000228 	.word	0x20000228
 800159c:	0800dde8 	.word	0x0800dde8
 80015a0:	08001bc9 	.word	0x08001bc9
 80015a4:	200003a0 	.word	0x200003a0
 80015a8:	0800de0c 	.word	0x0800de0c
 80015ac:	08001cbd 	.word	0x08001cbd
 80015b0:	200003a4 	.word	0x200003a4
 80015b4:	0800de30 	.word	0x0800de30
 80015b8:	08001d91 	.word	0x08001d91
 80015bc:	200003a8 	.word	0x200003a8
 80015c0:	0800de54 	.word	0x0800de54
 80015c4:	08002069 	.word	0x08002069
 80015c8:	200003ac 	.word	0x200003ac
 80015cc:	0800de78 	.word	0x0800de78
 80015d0:	080022b1 	.word	0x080022b1
 80015d4:	200003b0 	.word	0x200003b0
 80015d8:	20000478 	.word	0x20000478

080015dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b094      	sub	sp, #80	@ 0x50
 80015e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015e2:	f107 0320 	add.w	r3, r7, #32
 80015e6:	2230      	movs	r2, #48	@ 0x30
 80015e8:	2100      	movs	r1, #0
 80015ea:	4618      	mov	r0, r3
 80015ec:	f009 fc96 	bl	800af1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015f0:	f107 030c 	add.w	r3, r7, #12
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	609a      	str	r2, [r3, #8]
 80015fc:	60da      	str	r2, [r3, #12]
 80015fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001600:	2300      	movs	r3, #0
 8001602:	60bb      	str	r3, [r7, #8]
 8001604:	4b27      	ldr	r3, [pc, #156]	@ (80016a4 <SystemClock_Config+0xc8>)
 8001606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001608:	4a26      	ldr	r2, [pc, #152]	@ (80016a4 <SystemClock_Config+0xc8>)
 800160a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800160e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001610:	4b24      	ldr	r3, [pc, #144]	@ (80016a4 <SystemClock_Config+0xc8>)
 8001612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001614:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001618:	60bb      	str	r3, [r7, #8]
 800161a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800161c:	2300      	movs	r3, #0
 800161e:	607b      	str	r3, [r7, #4]
 8001620:	4b21      	ldr	r3, [pc, #132]	@ (80016a8 <SystemClock_Config+0xcc>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a20      	ldr	r2, [pc, #128]	@ (80016a8 <SystemClock_Config+0xcc>)
 8001626:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800162a:	6013      	str	r3, [r2, #0]
 800162c:	4b1e      	ldr	r3, [pc, #120]	@ (80016a8 <SystemClock_Config+0xcc>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001634:	607b      	str	r3, [r7, #4]
 8001636:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001638:	2302      	movs	r3, #2
 800163a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800163c:	2301      	movs	r3, #1
 800163e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001640:	2310      	movs	r3, #16
 8001642:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001644:	2302      	movs	r3, #2
 8001646:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001648:	2300      	movs	r3, #0
 800164a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800164c:	2308      	movs	r3, #8
 800164e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001650:	2348      	movs	r3, #72	@ 0x48
 8001652:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001654:	2302      	movs	r3, #2
 8001656:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001658:	2304      	movs	r3, #4
 800165a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800165c:	f107 0320 	add.w	r3, r7, #32
 8001660:	4618      	mov	r0, r3
 8001662:	f002 ff55 	bl	8004510 <HAL_RCC_OscConfig>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800166c:	f000 fe7e 	bl	800236c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001670:	230f      	movs	r3, #15
 8001672:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001674:	2302      	movs	r3, #2
 8001676:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800167c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001680:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001682:	2300      	movs	r3, #0
 8001684:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001686:	f107 030c 	add.w	r3, r7, #12
 800168a:	2102      	movs	r1, #2
 800168c:	4618      	mov	r0, r3
 800168e:	f003 f9b7 	bl	8004a00 <HAL_RCC_ClockConfig>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001698:	f000 fe68 	bl	800236c <Error_Handler>
  }
}
 800169c:	bf00      	nop
 800169e:	3750      	adds	r7, #80	@ 0x50
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	40023800 	.word	0x40023800
 80016a8:	40007000 	.word	0x40007000

080016ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016b2:	463b      	mov	r3, r7
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	605a      	str	r2, [r3, #4]
 80016ba:	609a      	str	r2, [r3, #8]
 80016bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80016be:	4b21      	ldr	r3, [pc, #132]	@ (8001744 <MX_ADC1_Init+0x98>)
 80016c0:	4a21      	ldr	r2, [pc, #132]	@ (8001748 <MX_ADC1_Init+0x9c>)
 80016c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80016c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001744 <MX_ADC1_Init+0x98>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001744 <MX_ADC1_Init+0x98>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80016d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001744 <MX_ADC1_Init+0x98>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80016d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001744 <MX_ADC1_Init+0x98>)
 80016d8:	2200      	movs	r2, #0
 80016da:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016dc:	4b19      	ldr	r3, [pc, #100]	@ (8001744 <MX_ADC1_Init+0x98>)
 80016de:	2200      	movs	r2, #0
 80016e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016e4:	4b17      	ldr	r3, [pc, #92]	@ (8001744 <MX_ADC1_Init+0x98>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016ea:	4b16      	ldr	r3, [pc, #88]	@ (8001744 <MX_ADC1_Init+0x98>)
 80016ec:	4a17      	ldr	r2, [pc, #92]	@ (800174c <MX_ADC1_Init+0xa0>)
 80016ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016f0:	4b14      	ldr	r3, [pc, #80]	@ (8001744 <MX_ADC1_Init+0x98>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80016f6:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <MX_ADC1_Init+0x98>)
 80016f8:	2201      	movs	r2, #1
 80016fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80016fc:	4b11      	ldr	r3, [pc, #68]	@ (8001744 <MX_ADC1_Init+0x98>)
 80016fe:	2200      	movs	r2, #0
 8001700:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001704:	4b0f      	ldr	r3, [pc, #60]	@ (8001744 <MX_ADC1_Init+0x98>)
 8001706:	2201      	movs	r2, #1
 8001708:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800170a:	480e      	ldr	r0, [pc, #56]	@ (8001744 <MX_ADC1_Init+0x98>)
 800170c:	f001 fb2c 	bl	8002d68 <HAL_ADC_Init>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001716:	f000 fe29 	bl	800236c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800171a:	2300      	movs	r3, #0
 800171c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800171e:	2301      	movs	r3, #1
 8001720:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001722:	2300      	movs	r3, #0
 8001724:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001726:	463b      	mov	r3, r7
 8001728:	4619      	mov	r1, r3
 800172a:	4806      	ldr	r0, [pc, #24]	@ (8001744 <MX_ADC1_Init+0x98>)
 800172c:	f001 fce0 	bl	80030f0 <HAL_ADC_ConfigChannel>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001736:	f000 fe19 	bl	800236c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800173a:	bf00      	nop
 800173c:	3710      	adds	r7, #16
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	2000022c 	.word	0x2000022c
 8001748:	40012000 	.word	0x40012000
 800174c:	0f000001 	.word	0x0f000001

08001750 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001754:	4b12      	ldr	r3, [pc, #72]	@ (80017a0 <MX_I2C1_Init+0x50>)
 8001756:	4a13      	ldr	r2, [pc, #76]	@ (80017a4 <MX_I2C1_Init+0x54>)
 8001758:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800175a:	4b11      	ldr	r3, [pc, #68]	@ (80017a0 <MX_I2C1_Init+0x50>)
 800175c:	4a12      	ldr	r2, [pc, #72]	@ (80017a8 <MX_I2C1_Init+0x58>)
 800175e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001760:	4b0f      	ldr	r3, [pc, #60]	@ (80017a0 <MX_I2C1_Init+0x50>)
 8001762:	2200      	movs	r2, #0
 8001764:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001766:	4b0e      	ldr	r3, [pc, #56]	@ (80017a0 <MX_I2C1_Init+0x50>)
 8001768:	2200      	movs	r2, #0
 800176a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800176c:	4b0c      	ldr	r3, [pc, #48]	@ (80017a0 <MX_I2C1_Init+0x50>)
 800176e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001772:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001774:	4b0a      	ldr	r3, [pc, #40]	@ (80017a0 <MX_I2C1_Init+0x50>)
 8001776:	2200      	movs	r2, #0
 8001778:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800177a:	4b09      	ldr	r3, [pc, #36]	@ (80017a0 <MX_I2C1_Init+0x50>)
 800177c:	2200      	movs	r2, #0
 800177e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001780:	4b07      	ldr	r3, [pc, #28]	@ (80017a0 <MX_I2C1_Init+0x50>)
 8001782:	2200      	movs	r2, #0
 8001784:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001786:	4b06      	ldr	r3, [pc, #24]	@ (80017a0 <MX_I2C1_Init+0x50>)
 8001788:	2200      	movs	r2, #0
 800178a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800178c:	4804      	ldr	r0, [pc, #16]	@ (80017a0 <MX_I2C1_Init+0x50>)
 800178e:	f002 fa21 	bl	8003bd4 <HAL_I2C_Init>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001798:	f000 fde8 	bl	800236c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	20000274 	.word	0x20000274
 80017a4:	40005400 	.word	0x40005400
 80017a8:	000186a0 	.word	0x000186a0

080017ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b086      	sub	sp, #24
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017b2:	f107 0308 	add.w	r3, r7, #8
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
 80017ba:	605a      	str	r2, [r3, #4]
 80017bc:	609a      	str	r2, [r3, #8]
 80017be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c0:	463b      	mov	r3, r7
 80017c2:	2200      	movs	r2, #0
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001840 <MX_TIM2_Init+0x94>)
 80017ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80017d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001840 <MX_TIM2_Init+0x94>)
 80017d2:	2247      	movs	r2, #71	@ 0x47
 80017d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001840 <MX_TIM2_Init+0x94>)
 80017d8:	2200      	movs	r2, #0
 80017da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80017dc:	4b18      	ldr	r3, [pc, #96]	@ (8001840 <MX_TIM2_Init+0x94>)
 80017de:	f04f 32ff 	mov.w	r2, #4294967295
 80017e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017e4:	4b16      	ldr	r3, [pc, #88]	@ (8001840 <MX_TIM2_Init+0x94>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017ea:	4b15      	ldr	r3, [pc, #84]	@ (8001840 <MX_TIM2_Init+0x94>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017f0:	4813      	ldr	r0, [pc, #76]	@ (8001840 <MX_TIM2_Init+0x94>)
 80017f2:	f003 fb17 	bl	8004e24 <HAL_TIM_Base_Init>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80017fc:	f000 fdb6 	bl	800236c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001800:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001804:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001806:	f107 0308 	add.w	r3, r7, #8
 800180a:	4619      	mov	r1, r3
 800180c:	480c      	ldr	r0, [pc, #48]	@ (8001840 <MX_TIM2_Init+0x94>)
 800180e:	f003 fd05 	bl	800521c <HAL_TIM_ConfigClockSource>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001818:	f000 fda8 	bl	800236c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800181c:	2300      	movs	r3, #0
 800181e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001820:	2300      	movs	r3, #0
 8001822:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001824:	463b      	mov	r3, r7
 8001826:	4619      	mov	r1, r3
 8001828:	4805      	ldr	r0, [pc, #20]	@ (8001840 <MX_TIM2_Init+0x94>)
 800182a:	f003 ff07 	bl	800563c <HAL_TIMEx_MasterConfigSynchronization>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001834:	f000 fd9a 	bl	800236c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001838:	bf00      	nop
 800183a:	3718      	adds	r7, #24
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	200002c8 	.word	0x200002c8

08001844 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001848:	4b11      	ldr	r3, [pc, #68]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 800184a:	4a12      	ldr	r2, [pc, #72]	@ (8001894 <MX_USART1_UART_Init+0x50>)
 800184c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800184e:	4b10      	ldr	r3, [pc, #64]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 8001850:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001854:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001856:	4b0e      	ldr	r3, [pc, #56]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 8001858:	2200      	movs	r2, #0
 800185a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800185c:	4b0c      	ldr	r3, [pc, #48]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 800185e:	2200      	movs	r2, #0
 8001860:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001862:	4b0b      	ldr	r3, [pc, #44]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 8001864:	2200      	movs	r2, #0
 8001866:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001868:	4b09      	ldr	r3, [pc, #36]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 800186a:	220c      	movs	r2, #12
 800186c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800186e:	4b08      	ldr	r3, [pc, #32]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 8001870:	2200      	movs	r2, #0
 8001872:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001874:	4b06      	ldr	r3, [pc, #24]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 8001876:	2200      	movs	r2, #0
 8001878:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800187a:	4805      	ldr	r0, [pc, #20]	@ (8001890 <MX_USART1_UART_Init+0x4c>)
 800187c:	f003 ff60 	bl	8005740 <HAL_UART_Init>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001886:	f000 fd71 	bl	800236c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	20000310 	.word	0x20000310
 8001894:	40011000 	.word	0x40011000

08001898 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800189c:	4b11      	ldr	r3, [pc, #68]	@ (80018e4 <MX_USART2_UART_Init+0x4c>)
 800189e:	4a12      	ldr	r2, [pc, #72]	@ (80018e8 <MX_USART2_UART_Init+0x50>)
 80018a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80018a2:	4b10      	ldr	r3, [pc, #64]	@ (80018e4 <MX_USART2_UART_Init+0x4c>)
 80018a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018aa:	4b0e      	ldr	r3, [pc, #56]	@ (80018e4 <MX_USART2_UART_Init+0x4c>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018b0:	4b0c      	ldr	r3, [pc, #48]	@ (80018e4 <MX_USART2_UART_Init+0x4c>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018b6:	4b0b      	ldr	r3, [pc, #44]	@ (80018e4 <MX_USART2_UART_Init+0x4c>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018bc:	4b09      	ldr	r3, [pc, #36]	@ (80018e4 <MX_USART2_UART_Init+0x4c>)
 80018be:	220c      	movs	r2, #12
 80018c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018c2:	4b08      	ldr	r3, [pc, #32]	@ (80018e4 <MX_USART2_UART_Init+0x4c>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018c8:	4b06      	ldr	r3, [pc, #24]	@ (80018e4 <MX_USART2_UART_Init+0x4c>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018ce:	4805      	ldr	r0, [pc, #20]	@ (80018e4 <MX_USART2_UART_Init+0x4c>)
 80018d0:	f003 ff36 	bl	8005740 <HAL_UART_Init>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80018da:	f000 fd47 	bl	800236c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20000358 	.word	0x20000358
 80018e8:	40004400 	.word	0x40004400

080018ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b08a      	sub	sp, #40	@ 0x28
 80018f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f2:	f107 0314 	add.w	r3, r7, #20
 80018f6:	2200      	movs	r2, #0
 80018f8:	601a      	str	r2, [r3, #0]
 80018fa:	605a      	str	r2, [r3, #4]
 80018fc:	609a      	str	r2, [r3, #8]
 80018fe:	60da      	str	r2, [r3, #12]
 8001900:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	613b      	str	r3, [r7, #16]
 8001906:	4b31      	ldr	r3, [pc, #196]	@ (80019cc <MX_GPIO_Init+0xe0>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190a:	4a30      	ldr	r2, [pc, #192]	@ (80019cc <MX_GPIO_Init+0xe0>)
 800190c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001910:	6313      	str	r3, [r2, #48]	@ 0x30
 8001912:	4b2e      	ldr	r3, [pc, #184]	@ (80019cc <MX_GPIO_Init+0xe0>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001916:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800191a:	613b      	str	r3, [r7, #16]
 800191c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	4b2a      	ldr	r3, [pc, #168]	@ (80019cc <MX_GPIO_Init+0xe0>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001926:	4a29      	ldr	r2, [pc, #164]	@ (80019cc <MX_GPIO_Init+0xe0>)
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	6313      	str	r3, [r2, #48]	@ 0x30
 800192e:	4b27      	ldr	r3, [pc, #156]	@ (80019cc <MX_GPIO_Init+0xe0>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	60bb      	str	r3, [r7, #8]
 800193e:	4b23      	ldr	r3, [pc, #140]	@ (80019cc <MX_GPIO_Init+0xe0>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001942:	4a22      	ldr	r2, [pc, #136]	@ (80019cc <MX_GPIO_Init+0xe0>)
 8001944:	f043 0308 	orr.w	r3, r3, #8
 8001948:	6313      	str	r3, [r2, #48]	@ 0x30
 800194a:	4b20      	ldr	r3, [pc, #128]	@ (80019cc <MX_GPIO_Init+0xe0>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194e:	f003 0308 	and.w	r3, r3, #8
 8001952:	60bb      	str	r3, [r7, #8]
 8001954:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001956:	2300      	movs	r3, #0
 8001958:	607b      	str	r3, [r7, #4]
 800195a:	4b1c      	ldr	r3, [pc, #112]	@ (80019cc <MX_GPIO_Init+0xe0>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195e:	4a1b      	ldr	r2, [pc, #108]	@ (80019cc <MX_GPIO_Init+0xe0>)
 8001960:	f043 0302 	orr.w	r3, r3, #2
 8001964:	6313      	str	r3, [r2, #48]	@ 0x30
 8001966:	4b19      	ldr	r3, [pc, #100]	@ (80019cc <MX_GPIO_Init+0xe0>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196a:	f003 0302 	and.w	r3, r3, #2
 800196e:	607b      	str	r3, [r7, #4]
 8001970:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8001972:	2201      	movs	r2, #1
 8001974:	2102      	movs	r1, #2
 8001976:	4816      	ldr	r0, [pc, #88]	@ (80019d0 <MX_GPIO_Init+0xe4>)
 8001978:	f002 f8f8 	bl	8003b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800197c:	2200      	movs	r2, #0
 800197e:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001982:	4814      	ldr	r0, [pc, #80]	@ (80019d4 <MX_GPIO_Init+0xe8>)
 8001984:	f002 f8f2 	bl	8003b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001988:	2302      	movs	r3, #2
 800198a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800198c:	2301      	movs	r3, #1
 800198e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001994:	2300      	movs	r3, #0
 8001996:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001998:	f107 0314 	add.w	r3, r7, #20
 800199c:	4619      	mov	r1, r3
 800199e:	480c      	ldr	r0, [pc, #48]	@ (80019d0 <MX_GPIO_Init+0xe4>)
 80019a0:	f001 ff48 	bl	8003834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80019a4:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80019a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019aa:	2301      	movs	r3, #1
 80019ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ae:	2300      	movs	r3, #0
 80019b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b2:	2300      	movs	r3, #0
 80019b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019b6:	f107 0314 	add.w	r3, r7, #20
 80019ba:	4619      	mov	r1, r3
 80019bc:	4805      	ldr	r0, [pc, #20]	@ (80019d4 <MX_GPIO_Init+0xe8>)
 80019be:	f001 ff39 	bl	8003834 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80019c2:	bf00      	nop
 80019c4:	3728      	adds	r7, #40	@ 0x28
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40023800 	.word	0x40023800
 80019d0:	40020000 	.word	0x40020000
 80019d4:	40020c00 	.word	0x40020c00

080019d8 <EDF_SetAllNormal>:
/* ===== EDF Manager (5 tasks) ===== */


// dua ve trang thai nomal cho tat ca cac task
static void EDF_SetAllNormal(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
  for (uint8_t i = 1; i <= 3; i++) {
 80019de:	2301      	movs	r3, #1
 80019e0:	71fb      	strb	r3, [r7, #7]
 80019e2:	e010      	b.n	8001a06 <EDF_SetAllNormal+0x2e>
    if (g_tid[i]) {
 80019e4:	79fb      	ldrb	r3, [r7, #7]
 80019e6:	4a0c      	ldr	r2, [pc, #48]	@ (8001a18 <EDF_SetAllNormal+0x40>)
 80019e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d007      	beq.n	8001a00 <EDF_SetAllNormal+0x28>
    	osThreadSetPriority(g_tid[i], osPriorityNormal);
 80019f0:	79fb      	ldrb	r3, [r7, #7]
 80019f2:	4a09      	ldr	r2, [pc, #36]	@ (8001a18 <EDF_SetAllNormal+0x40>)
 80019f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019f8:	2118      	movs	r1, #24
 80019fa:	4618      	mov	r0, r3
 80019fc:	f005 f863 	bl	8006ac6 <osThreadSetPriority>
  for (uint8_t i = 1; i <= 3; i++) {
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	3301      	adds	r3, #1
 8001a04:	71fb      	strb	r3, [r7, #7]
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	2b03      	cmp	r3, #3
 8001a0a:	d9eb      	bls.n	80019e4 <EDF_SetAllNormal+0xc>
    }
  }
}
 8001a0c:	bf00      	nop
 8001a0e:	bf00      	nop
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000478 	.word	0x20000478

08001a1c <EDF_ApplyPriorities_5>:

// tu thu tu cua dealine de gan muc uu tien
static void EDF_ApplyPriorities_5(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08c      	sub	sp, #48	@ 0x30
 8001a20:	af00      	add	r7, sp, #0
  uint32_t dl[4];
  uint8_t  idx[4];
  uint8_t  n = 0;
 8001a22:	2300      	movs	r3, #0
 8001a24:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  // gom cc task ang active
  for (uint8_t i = 1; i <= 3; i++) {
 8001a28:	2301      	movs	r3, #1
 8001a2a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001a2e:	e022      	b.n	8001a76 <EDF_ApplyPriorities_5+0x5a>
    if (g_active[i]) {
 8001a30:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a34:	4a61      	ldr	r2, [pc, #388]	@ (8001bbc <EDF_ApplyPriorities_5+0x1a0>)
 8001a36:	5cd3      	ldrb	r3, [r2, r3]
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d016      	beq.n	8001a6c <EDF_ApplyPriorities_5+0x50>
      dl[i] = g_dl[i];
 8001a3e:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001a42:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a46:	495e      	ldr	r1, [pc, #376]	@ (8001bc0 <EDF_ApplyPriorities_5+0x1a4>)
 8001a48:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	3330      	adds	r3, #48	@ 0x30
 8001a50:	443b      	add	r3, r7
 8001a52:	f843 2c18 	str.w	r2, [r3, #-24]
      idx[n++] = i;
 8001a56:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001a5a:	1c5a      	adds	r2, r3, #1
 8001a5c:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8001a60:	3330      	adds	r3, #48	@ 0x30
 8001a62:	443b      	add	r3, r7
 8001a64:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001a68:	f803 2c1c 	strb.w	r2, [r3, #-28]
  for (uint8_t i = 1; i <= 3; i++) {
 8001a6c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a70:	3301      	adds	r3, #1
 8001a72:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001a76:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a7a:	2b03      	cmp	r3, #3
 8001a7c:	d9d8      	bls.n	8001a30 <EDF_ApplyPriorities_5+0x14>
    }
  }

  if (n == 0) {
 8001a7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d102      	bne.n	8001a8c <EDF_ApplyPriorities_5+0x70>
    EDF_SetAllNormal();
 8001a86:	f7ff ffa7 	bl	80019d8 <EDF_SetAllNormal>
 8001a8a:	e093      	b.n	8001bb4 <EDF_ApplyPriorities_5+0x198>
    return;
  }

  // sap xep bang 2 vong lap for tu be den lon cac dia chi id   dealine gan nhat -> dealine lau nhat
  for (uint8_t a = 0; a < n; a++) {
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001a92:	e049      	b.n	8001b28 <EDF_ApplyPriorities_5+0x10c>
    for (uint8_t b = a + 1; b < n; b++) {
 8001a94:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001a98:	3301      	adds	r3, #1
 8001a9a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8001a9e:	e038      	b.n	8001b12 <EDF_ApplyPriorities_5+0xf6>
      if (dl[idx[b]] < dl[idx[a]]) {
 8001aa0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001aa4:	3330      	adds	r3, #48	@ 0x30
 8001aa6:	443b      	add	r3, r7
 8001aa8:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	3330      	adds	r3, #48	@ 0x30
 8001ab0:	443b      	add	r3, r7
 8001ab2:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8001ab6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001aba:	3330      	adds	r3, #48	@ 0x30
 8001abc:	443b      	add	r3, r7
 8001abe:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	3330      	adds	r3, #48	@ 0x30
 8001ac6:	443b      	add	r3, r7
 8001ac8:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d21b      	bcs.n	8001b08 <EDF_ApplyPriorities_5+0xec>
        uint8_t tmp = idx[a];
 8001ad0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001ad4:	3330      	adds	r3, #48	@ 0x30
 8001ad6:	443b      	add	r3, r7
 8001ad8:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001adc:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
        idx[a] = idx[b];
 8001ae0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001ae4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001ae8:	3230      	adds	r2, #48	@ 0x30
 8001aea:	443a      	add	r2, r7
 8001aec:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 8001af0:	3330      	adds	r3, #48	@ 0x30
 8001af2:	443b      	add	r3, r7
 8001af4:	f803 2c1c 	strb.w	r2, [r3, #-28]
        idx[b] = tmp;
 8001af8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001afc:	3330      	adds	r3, #48	@ 0x30
 8001afe:	443b      	add	r3, r7
 8001b00:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8001b04:	f803 2c1c 	strb.w	r2, [r3, #-28]
    for (uint8_t b = a + 1; b < n; b++) {
 8001b08:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8001b12:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001b16:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d3c0      	bcc.n	8001aa0 <EDF_ApplyPriorities_5+0x84>
  for (uint8_t a = 0; a < n; a++) {
 8001b1e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001b22:	3301      	adds	r3, #1
 8001b24:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001b28:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001b2c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d3af      	bcc.n	8001a94 <EDF_ApplyPriorities_5+0x78>
      }
    }
  }

  // mc nh tt c Normal trc
  EDF_SetAllNormal();
 8001b34:	f7ff ff50 	bl	80019d8 <EDF_SetAllNormal>

  // gn theo th hng deadline
  // gn nht -> cao nht
  // (Bn c th i thang priority nu mun)
  const osPriority_t pr_map[4] = {
 8001b38:	1d3b      	adds	r3, r7, #4
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	601a      	str	r2, [r3, #0]
 8001b3e:	605a      	str	r2, [r3, #4]
 8001b40:	609a      	str	r2, [r3, #8]
 8001b42:	60da      	str	r2, [r3, #12]
 8001b44:	2328      	movs	r3, #40	@ 0x28
 8001b46:	607b      	str	r3, [r7, #4]
 8001b48:	2320      	movs	r3, #32
 8001b4a:	60bb      	str	r3, [r7, #8]
 8001b4c:	2318      	movs	r3, #24
 8001b4e:	60fb      	str	r3, [r7, #12]
    osPriorityNormal,       // rank 3


  };

  for (uint8_t r = 0; r < n; r++) {
 8001b50:	2300      	movs	r3, #0
 8001b52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001b56:	e027      	b.n	8001ba8 <EDF_ApplyPriorities_5+0x18c>
    uint8_t id = idx[r];
 8001b58:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001b5c:	3330      	adds	r3, #48	@ 0x30
 8001b5e:	443b      	add	r3, r7
 8001b60:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001b64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    if (g_tid[id]) {
 8001b68:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001b6c:	4a15      	ldr	r2, [pc, #84]	@ (8001bc4 <EDF_ApplyPriorities_5+0x1a8>)
 8001b6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d013      	beq.n	8001b9e <EDF_ApplyPriorities_5+0x182>
      osThreadSetPriority(g_tid[id], pr_map[(r < 3) ? r : 2]);
 8001b76:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001b7a:	4a12      	ldr	r2, [pc, #72]	@ (8001bc4 <EDF_ApplyPriorities_5+0x1a8>)
 8001b7c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b80:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	bf28      	it	cs
 8001b88:	2302      	movcs	r3, #2
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	3330      	adds	r3, #48	@ 0x30
 8001b90:	443b      	add	r3, r7
 8001b92:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8001b96:	4619      	mov	r1, r3
 8001b98:	4610      	mov	r0, r2
 8001b9a:	f004 ff94 	bl	8006ac6 <osThreadSetPriority>
  for (uint8_t r = 0; r < n; r++) {
 8001b9e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001ba8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8001bac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d3d1      	bcc.n	8001b58 <EDF_ApplyPriorities_5+0x13c>
    }
  }
}
 8001bb4:	3730      	adds	r7, #48	@ 0x30
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	20000474 	.word	0x20000474
 8001bc0:	20000464 	.word	0x20000464
 8001bc4:	20000478 	.word	0x20000478

08001bc8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b088      	sub	sp, #32
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	uint32_t next = osKernelGetTickCount();
 8001bd0:	f004 fed2 	bl	8006978 <osKernelGetTickCount>
 8001bd4:	61f8      	str	r0, [r7, #28]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bd6:	b672      	cpsid	i
}
 8001bd8:	bf00      	nop

	  for (;;)
	  {
		  int T, D;
		  __disable_irq();
		  T = t1;
 8001bda:	4b2c      	ldr	r3, [pc, #176]	@ (8001c8c <StartDefaultTask+0xc4>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	61bb      	str	r3, [r7, #24]
		  D = d1;
 8001be0:	4b2b      	ldr	r3, [pc, #172]	@ (8001c90 <StartDefaultTask+0xc8>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsie i" : : : "memory");
 8001be6:	b662      	cpsie	i
}
 8001be8:	bf00      	nop
		  __enable_irq();
	    next += T;
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	69fa      	ldr	r2, [r7, #28]
 8001bee:	4413      	add	r3, r2
 8001bf0:	61fb      	str	r3, [r7, #28]

	    // RELEASE
	    EdfMsg_t m = {
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	733b      	strb	r3, [r7, #12]
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	737b      	strb	r3, [r7, #13]
	      .task_id = 1,
	      .type = EDF_EVT_RELEASE,
	      .abs_deadline = osKernelGetTickCount() + D
 8001bfa:	f004 febd 	bl	8006978 <osKernelGetTickCount>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	4413      	add	r3, r2
	    EdfMsg_t m = {
 8001c04:	613b      	str	r3, [r7, #16]
	    };
	    osMessageQueuePut(edfQ, &m, 0, 0);
 8001c06:	4b23      	ldr	r3, [pc, #140]	@ (8001c94 <StartDefaultTask+0xcc>)
 8001c08:	6818      	ldr	r0, [r3, #0]
 8001c0a:	f107 010c 	add.w	r1, r7, #12
 8001c0e:	2300      	movs	r3, #0
 8001c10:	2200      	movs	r2, #0
 8001c12:	f005 f94b 	bl	8006eac <osMessageQueuePut>

	    // ===== vic ca task 1 =====
	    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001c16:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c1a:	481f      	ldr	r0, [pc, #124]	@ (8001c98 <StartDefaultTask+0xd0>)
 8001c1c:	f001 ffbf 	bl	8003b9e <HAL_GPIO_TogglePin>
	    myPrintf(&huart2,"thuc hien task 1\r\n");
 8001c20:	491e      	ldr	r1, [pc, #120]	@ (8001c9c <StartDefaultTask+0xd4>)
 8001c22:	481f      	ldr	r0, [pc, #124]	@ (8001ca0 <StartDefaultTask+0xd8>)
 8001c24:	f000 fba8 	bl	8002378 <myPrintf>

	    // KHNG khuyn khch vTaskSuspendAll trong EDF (block scheduler)
	    // Nu bt buc, gi tm:
	    vTaskSuspendAll();
 8001c28:	f006 fe00 	bl	800882c <vTaskSuspendAll>
	    if (DHT22_Read(&dht22, &dht_data) == 0) {
 8001c2c:	491d      	ldr	r1, [pc, #116]	@ (8001ca4 <StartDefaultTask+0xdc>)
 8001c2e:	481e      	ldr	r0, [pc, #120]	@ (8001ca8 <StartDefaultTask+0xe0>)
 8001c30:	f7ff f9a6 	bl	8000f80 <DHT22_Read>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d10f      	bne.n	8001c5a <StartDefaultTask+0x92>
	    	myPrintf(&huart2,"DHT22 read success\r\n");
 8001c3a:	491c      	ldr	r1, [pc, #112]	@ (8001cac <StartDefaultTask+0xe4>)
 8001c3c:	4818      	ldr	r0, [pc, #96]	@ (8001ca0 <StartDefaultTask+0xd8>)
 8001c3e:	f000 fb9b 	bl	8002378 <myPrintf>
	    	// sau khi DHT22_Read OK
	    	float temp = dht_data.Temperature;
 8001c42:	4b18      	ldr	r3, [pc, #96]	@ (8001ca4 <StartDefaultTask+0xdc>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	60bb      	str	r3, [r7, #8]

	    	// gi queue (timeout 0: nu y th b qua mu)
	    	osMessageQueuePut(qTempHandle, &temp, 0, 0);
 8001c48:	4b19      	ldr	r3, [pc, #100]	@ (8001cb0 <StartDefaultTask+0xe8>)
 8001c4a:	6818      	ldr	r0, [r3, #0]
 8001c4c:	f107 0108 	add.w	r1, r7, #8
 8001c50:	2300      	movs	r3, #0
 8001c52:	2200      	movs	r2, #0
 8001c54:	f005 f92a 	bl	8006eac <osMessageQueuePut>
 8001c58:	e003      	b.n	8001c62 <StartDefaultTask+0x9a>
	    }
	    else myPrintf(&huart2,"DHT22 read error\r\n");
 8001c5a:	4916      	ldr	r1, [pc, #88]	@ (8001cb4 <StartDefaultTask+0xec>)
 8001c5c:	4810      	ldr	r0, [pc, #64]	@ (8001ca0 <StartDefaultTask+0xd8>)
 8001c5e:	f000 fb8b 	bl	8002378 <myPrintf>
	    xTaskResumeAll();
 8001c62:	f006 fdf1 	bl	8008848 <xTaskResumeAll>
	    // ===========================

	    // DONE
	    m.type = EDF_EVT_DONE;
 8001c66:	2302      	movs	r3, #2
 8001c68:	737b      	strb	r3, [r7, #13]
	    osMessageQueuePut(edfQ, &m, 0, 0);
 8001c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c94 <StartDefaultTask+0xcc>)
 8001c6c:	6818      	ldr	r0, [r3, #0]
 8001c6e:	f107 010c 	add.w	r1, r7, #12
 8001c72:	2300      	movs	r3, #0
 8001c74:	2200      	movs	r2, #0
 8001c76:	f005 f919 	bl	8006eac <osMessageQueuePut>
	    myPrintf(&huart2,"thuc hien xong task 1\r\n");
 8001c7a:	490f      	ldr	r1, [pc, #60]	@ (8001cb8 <StartDefaultTask+0xf0>)
 8001c7c:	4808      	ldr	r0, [pc, #32]	@ (8001ca0 <StartDefaultTask+0xd8>)
 8001c7e:	f000 fb7b 	bl	8002378 <myPrintf>
	    osDelayUntil(next);
 8001c82:	69f8      	ldr	r0, [r7, #28]
 8001c84:	f004 ff64 	bl	8006b50 <osDelayUntil>
	  {
 8001c88:	e7a5      	b.n	8001bd6 <StartDefaultTask+0xe>
 8001c8a:	bf00      	nop
 8001c8c:	20000010 	.word	0x20000010
 8001c90:	2000001c 	.word	0x2000001c
 8001c94:	20000228 	.word	0x20000228
 8001c98:	40020c00 	.word	0x40020c00
 8001c9c:	0800db3c 	.word	0x0800db3c
 8001ca0:	20000358 	.word	0x20000358
 8001ca4:	20000458 	.word	0x20000458
 8001ca8:	2000021c 	.word	0x2000021c
 8001cac:	0800db50 	.word	0x0800db50
 8001cb0:	200003b8 	.word	0x200003b8
 8001cb4:	0800db68 	.word	0x0800db68
 8001cb8:	0800db7c 	.word	0x0800db7c

08001cbc <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b088      	sub	sp, #32
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
	uint32_t next = osKernelGetTickCount();
 8001cc4:	f004 fe58 	bl	8006978 <osKernelGetTickCount>
 8001cc8:	61f8      	str	r0, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8001cca:	b672      	cpsid	i
}
 8001ccc:	bf00      	nop

	  for (;;)
	  {
		  int T, D;
		  __disable_irq();
		  T = t2;
 8001cce:	4b26      	ldr	r3, [pc, #152]	@ (8001d68 <StartTask02+0xac>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	61bb      	str	r3, [r7, #24]
		  D = d2;
 8001cd4:	4b25      	ldr	r3, [pc, #148]	@ (8001d6c <StartTask02+0xb0>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsie i" : : : "memory");
 8001cda:	b662      	cpsie	i
}
 8001cdc:	bf00      	nop
		  __enable_irq();
	    next += T;
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	69fa      	ldr	r2, [r7, #28]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	61fb      	str	r3, [r7, #28]

	    EdfMsg_t m = { .task_id=2, .type=EDF_EVT_RELEASE,
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	733b      	strb	r3, [r7, #12]
 8001cea:	2301      	movs	r3, #1
 8001cec:	737b      	strb	r3, [r7, #13]
	                   .abs_deadline=osKernelGetTickCount()+D };
 8001cee:	f004 fe43 	bl	8006978 <osKernelGetTickCount>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	4413      	add	r3, r2
	    EdfMsg_t m = { .task_id=2, .type=EDF_EVT_RELEASE,
 8001cf8:	613b      	str	r3, [r7, #16]
	    osMessageQueuePut(edfQ, &m, 0, 0);
 8001cfa:	4b1d      	ldr	r3, [pc, #116]	@ (8001d70 <StartTask02+0xb4>)
 8001cfc:	6818      	ldr	r0, [r3, #0]
 8001cfe:	f107 010c 	add.w	r1, r7, #12
 8001d02:	2300      	movs	r3, #0
 8001d04:	2200      	movs	r2, #0
 8001d06:	f005 f8d1 	bl	8006eac <osMessageQueuePut>

	    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8001d0a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d0e:	4819      	ldr	r0, [pc, #100]	@ (8001d74 <StartTask02+0xb8>)
 8001d10:	f001 ff45 	bl	8003b9e <HAL_GPIO_TogglePin>
	    myPrintf(&huart2,"thuc hien task 2\r\n");
 8001d14:	4918      	ldr	r1, [pc, #96]	@ (8001d78 <StartTask02+0xbc>)
 8001d16:	4819      	ldr	r0, [pc, #100]	@ (8001d7c <StartTask02+0xc0>)
 8001d18:	f000 fb2e 	bl	8002378 <myPrintf>
	    soil = Soil_ReadRaw(&soil_cfg);
 8001d1c:	4818      	ldr	r0, [pc, #96]	@ (8001d80 <StartTask02+0xc4>)
 8001d1e:	f000 fc55 	bl	80025cc <Soil_ReadRaw>
 8001d22:	eef0 7a40 	vmov.f32	s15, s0
 8001d26:	4b17      	ldr	r3, [pc, #92]	@ (8001d84 <StartTask02+0xc8>)
 8001d28:	edc3 7a00 	vstr	s15, [r3]
	    float s =  soil;
 8001d2c:	4b15      	ldr	r3, [pc, #84]	@ (8001d84 <StartTask02+0xc8>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	60bb      	str	r3, [r7, #8]
	     osMessageQueuePut(qSoilHandle, &s, 0, 0);
 8001d32:	4b15      	ldr	r3, [pc, #84]	@ (8001d88 <StartTask02+0xcc>)
 8001d34:	6818      	ldr	r0, [r3, #0]
 8001d36:	f107 0108 	add.w	r1, r7, #8
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	f005 f8b5 	bl	8006eac <osMessageQueuePut>
	    m.type = EDF_EVT_DONE;
 8001d42:	2302      	movs	r3, #2
 8001d44:	737b      	strb	r3, [r7, #13]
	    osMessageQueuePut(edfQ, &m, 0, 0);
 8001d46:	4b0a      	ldr	r3, [pc, #40]	@ (8001d70 <StartTask02+0xb4>)
 8001d48:	6818      	ldr	r0, [r3, #0]
 8001d4a:	f107 010c 	add.w	r1, r7, #12
 8001d4e:	2300      	movs	r3, #0
 8001d50:	2200      	movs	r2, #0
 8001d52:	f005 f8ab 	bl	8006eac <osMessageQueuePut>
	    myPrintf(&huart2,"thuc hien xong task 2\r\n");
 8001d56:	490d      	ldr	r1, [pc, #52]	@ (8001d8c <StartTask02+0xd0>)
 8001d58:	4808      	ldr	r0, [pc, #32]	@ (8001d7c <StartTask02+0xc0>)
 8001d5a:	f000 fb0d 	bl	8002378 <myPrintf>
	    osDelayUntil(next);
 8001d5e:	69f8      	ldr	r0, [r7, #28]
 8001d60:	f004 fef6 	bl	8006b50 <osDelayUntil>
	  {
 8001d64:	bf00      	nop
 8001d66:	e7b0      	b.n	8001cca <StartTask02+0xe>
 8001d68:	20000014 	.word	0x20000014
 8001d6c:	20000020 	.word	0x20000020
 8001d70:	20000228 	.word	0x20000228
 8001d74:	40020c00 	.word	0x40020c00
 8001d78:	0800db94 	.word	0x0800db94
 8001d7c:	20000358 	.word	0x20000358
 8001d80:	20000000 	.word	0x20000000
 8001d84:	20000460 	.word	0x20000460
 8001d88:	200003bc 	.word	0x200003bc
 8001d8c:	0800dba8 	.word	0x0800dba8

08001d90 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8001d90:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d94:	b098      	sub	sp, #96	@ 0x60
 8001d96:	af04      	add	r7, sp, #16
 8001d98:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
	uint32_t next = osKernelGetTickCount();
 8001d9a:	f004 fded 	bl	8006978 <osKernelGetTickCount>
 8001d9e:	64f8      	str	r0, [r7, #76]	@ 0x4c
	static float lastTemp = 0.0f;
		static float lastSoil = 0.0f;
		float temp, soilv;
		uint8_t show_deadline = 0;   // 0 = hin th T, 1 = hin th D
 8001da0:	2300      	movs	r3, #0
 8001da2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  __ASM volatile ("cpsid i" : : : "memory");
 8001da6:	b672      	cpsid	i
}
 8001da8:	bf00      	nop
	  for (;;)
	  {
		  int T, D;
		  __disable_irq();
		  T = t3;
 8001daa:	4b9a      	ldr	r3, [pc, #616]	@ (8002014 <StartTask03+0x284>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	647b      	str	r3, [r7, #68]	@ 0x44
		  D = d3;
 8001db0:	4b99      	ldr	r3, [pc, #612]	@ (8002018 <StartTask03+0x288>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8001db6:	b662      	cpsie	i
}
 8001db8:	bf00      	nop
		  __enable_irq();
	    next += T;
 8001dba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dbc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001dbe:	4413      	add	r3, r2
 8001dc0:	64fb      	str	r3, [r7, #76]	@ 0x4c

	    EdfMsg_t m = { .task_id=3, .type=EDF_EVT_RELEASE,
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8001dc8:	2301      	movs	r3, #1
 8001dca:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	                   .abs_deadline=osKernelGetTickCount()+D };
 8001dce:	f004 fdd3 	bl	8006978 <osKernelGetTickCount>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001dd6:	4413      	add	r3, r2
	    EdfMsg_t m = { .task_id=3, .type=EDF_EVT_RELEASE,
 8001dd8:	637b      	str	r3, [r7, #52]	@ 0x34
	    osMessageQueuePut(edfQ, &m, 0, 0);
 8001dda:	4b90      	ldr	r3, [pc, #576]	@ (800201c <StartTask03+0x28c>)
 8001ddc:	6818      	ldr	r0, [r3, #0]
 8001dde:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001de2:	2300      	movs	r3, #0
 8001de4:	2200      	movs	r2, #0
 8001de6:	f005 f861 	bl	8006eac <osMessageQueuePut>

	    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8001dea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001dee:	488c      	ldr	r0, [pc, #560]	@ (8002020 <StartTask03+0x290>)
 8001df0:	f001 fed5 	bl	8003b9e <HAL_GPIO_TogglePin>
	    myPrintf(&huart2,"thuc hien task 3\r\n");
 8001df4:	498b      	ldr	r1, [pc, #556]	@ (8002024 <StartTask03+0x294>)
 8001df6:	488c      	ldr	r0, [pc, #560]	@ (8002028 <StartTask03+0x298>)
 8001df8:	f000 fabe 	bl	8002378 <myPrintf>
	    uint8_t updated = 0;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

	    			     // c temp nu c
	    			     if (osMessageQueueGet(qTempHandle, &temp, NULL, 0) == osOK) {
 8001e02:	4b8a      	ldr	r3, [pc, #552]	@ (800202c <StartTask03+0x29c>)
 8001e04:	6818      	ldr	r0, [r3, #0]
 8001e06:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f005 f8ad 	bl	8006f6c <osMessageQueueGet>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d105      	bne.n	8001e24 <StartTask03+0x94>
	    			       lastTemp = temp;
 8001e18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e1a:	4a85      	ldr	r2, [pc, #532]	@ (8002030 <StartTask03+0x2a0>)
 8001e1c:	6013      	str	r3, [r2, #0]
	    			       updated = 1;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
	    			     }

	    			     // c soil nu c
	    			     if (osMessageQueueGet(qSoilHandle, &soilv, NULL, 0) == osOK) {
 8001e24:	4b83      	ldr	r3, [pc, #524]	@ (8002034 <StartTask03+0x2a4>)
 8001e26:	6818      	ldr	r0, [r3, #0]
 8001e28:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f005 f89c 	bl	8006f6c <osMessageQueueGet>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d105      	bne.n	8001e46 <StartTask03+0xb6>
	    			       lastSoil = soilv;
 8001e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e3c:	4a7e      	ldr	r2, [pc, #504]	@ (8002038 <StartTask03+0x2a8>)
 8001e3e:	6013      	str	r3, [r2, #0]
	    			       updated = 1;
 8001e40:	2301      	movs	r3, #1
 8001e42:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
	    			     }

	    			     // nu c d liu mi th mi in + lcd
	    			     if (updated) {
 8001e46:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	f000 80ce 	beq.w	8001fec <StartTask03+0x25c>
	    myPrintf(&huart2,"Temp: %.2f C, Soil: %.2f %%\r\n",lastTemp , lastSoil);
 8001e50:	4b77      	ldr	r3, [pc, #476]	@ (8002030 <StartTask03+0x2a0>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7fe fb7f 	bl	8000558 <__aeabi_f2d>
 8001e5a:	4604      	mov	r4, r0
 8001e5c:	460d      	mov	r5, r1
 8001e5e:	4b76      	ldr	r3, [pc, #472]	@ (8002038 <StartTask03+0x2a8>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4618      	mov	r0, r3
 8001e64:	f7fe fb78 	bl	8000558 <__aeabi_f2d>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	e9cd 2300 	strd	r2, r3, [sp]
 8001e70:	4622      	mov	r2, r4
 8001e72:	462b      	mov	r3, r5
 8001e74:	4971      	ldr	r1, [pc, #452]	@ (800203c <StartTask03+0x2ac>)
 8001e76:	486c      	ldr	r0, [pc, #432]	@ (8002028 <StartTask03+0x298>)
 8001e78:	f000 fa7e 	bl	8002378 <myPrintf>
	    char temp_soil[20];
	    	    char period[20];

	    	    sprintf(temp_soil, "T:%.2fC|S:%.1f%%", lastTemp, lastSoil);
 8001e7c:	4b6c      	ldr	r3, [pc, #432]	@ (8002030 <StartTask03+0x2a0>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7fe fb69 	bl	8000558 <__aeabi_f2d>
 8001e86:	4604      	mov	r4, r0
 8001e88:	460d      	mov	r5, r1
 8001e8a:	4b6b      	ldr	r3, [pc, #428]	@ (8002038 <StartTask03+0x2a8>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7fe fb62 	bl	8000558 <__aeabi_f2d>
 8001e94:	4602      	mov	r2, r0
 8001e96:	460b      	mov	r3, r1
 8001e98:	f107 001c 	add.w	r0, r7, #28
 8001e9c:	e9cd 2300 	strd	r2, r3, [sp]
 8001ea0:	4622      	mov	r2, r4
 8001ea2:	462b      	mov	r3, r5
 8001ea4:	4966      	ldr	r1, [pc, #408]	@ (8002040 <StartTask03+0x2b0>)
 8001ea6:	f008 ff71 	bl	800ad8c <siprintf>
//	    	    sprintf(period, "%.1f %.1f %.1f",
//	    	            (t1/1000.0f),(t2/1000.0f),(t3/1000.0f));
	    	    // Dng 2: lun phin T / D
	    	    if (show_deadline)
 8001eaa:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d03b      	beq.n	8001f2a <StartTask03+0x19a>
	    	    {
	    	        // Hin th DEADLINE
	    	        sprintf(period,
	    	        		"D:%.1f %.1f %.1f",
	    	                 (d1/1000.0f),(d2/1000.0f),(d3/1000.0f));
 8001eb2:	4b64      	ldr	r3, [pc, #400]	@ (8002044 <StartTask03+0x2b4>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	ee07 3a90 	vmov	s15, r3
 8001eba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ebe:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8002048 <StartTask03+0x2b8>
 8001ec2:	eec7 6a87 	vdiv.f32	s13, s15, s14
	    	        sprintf(period,
 8001ec6:	ee16 0a90 	vmov	r0, s13
 8001eca:	f7fe fb45 	bl	8000558 <__aeabi_f2d>
 8001ece:	4680      	mov	r8, r0
 8001ed0:	4689      	mov	r9, r1
	    	                 (d1/1000.0f),(d2/1000.0f),(d3/1000.0f));
 8001ed2:	4b5e      	ldr	r3, [pc, #376]	@ (800204c <StartTask03+0x2bc>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	ee07 3a90 	vmov	s15, r3
 8001eda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ede:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8002048 <StartTask03+0x2b8>
 8001ee2:	eec7 6a87 	vdiv.f32	s13, s15, s14
	    	        sprintf(period,
 8001ee6:	ee16 0a90 	vmov	r0, s13
 8001eea:	f7fe fb35 	bl	8000558 <__aeabi_f2d>
 8001eee:	4604      	mov	r4, r0
 8001ef0:	460d      	mov	r5, r1
	    	                 (d1/1000.0f),(d2/1000.0f),(d3/1000.0f));
 8001ef2:	4b49      	ldr	r3, [pc, #292]	@ (8002018 <StartTask03+0x288>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	ee07 3a90 	vmov	s15, r3
 8001efa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001efe:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8002048 <StartTask03+0x2b8>
 8001f02:	eec7 6a87 	vdiv.f32	s13, s15, s14
	    	        sprintf(period,
 8001f06:	ee16 0a90 	vmov	r0, s13
 8001f0a:	f7fe fb25 	bl	8000558 <__aeabi_f2d>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	460b      	mov	r3, r1
 8001f12:	f107 0008 	add.w	r0, r7, #8
 8001f16:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001f1a:	e9cd 4500 	strd	r4, r5, [sp]
 8001f1e:	4642      	mov	r2, r8
 8001f20:	464b      	mov	r3, r9
 8001f22:	494b      	ldr	r1, [pc, #300]	@ (8002050 <StartTask03+0x2c0>)
 8001f24:	f008 ff32 	bl	800ad8c <siprintf>
 8001f28:	e03a      	b.n	8001fa0 <StartTask03+0x210>
	    	    else
	    	    {
	    	        // Hin th PERIOD
	    	        sprintf(period,
	    	        		"T:%.1f %.1f %.1f",
	    	        			    	                 (t1/1000.0f),(t2/1000.0f),(t3/1000.0f));
 8001f2a:	4b4a      	ldr	r3, [pc, #296]	@ (8002054 <StartTask03+0x2c4>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	ee07 3a90 	vmov	s15, r3
 8001f32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f36:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8002048 <StartTask03+0x2b8>
 8001f3a:	eec7 6a87 	vdiv.f32	s13, s15, s14
	    	        sprintf(period,
 8001f3e:	ee16 0a90 	vmov	r0, s13
 8001f42:	f7fe fb09 	bl	8000558 <__aeabi_f2d>
 8001f46:	4680      	mov	r8, r0
 8001f48:	4689      	mov	r9, r1
	    	        			    	                 (t1/1000.0f),(t2/1000.0f),(t3/1000.0f));
 8001f4a:	4b43      	ldr	r3, [pc, #268]	@ (8002058 <StartTask03+0x2c8>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	ee07 3a90 	vmov	s15, r3
 8001f52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f56:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8002048 <StartTask03+0x2b8>
 8001f5a:	eec7 6a87 	vdiv.f32	s13, s15, s14
	    	        sprintf(period,
 8001f5e:	ee16 0a90 	vmov	r0, s13
 8001f62:	f7fe faf9 	bl	8000558 <__aeabi_f2d>
 8001f66:	4604      	mov	r4, r0
 8001f68:	460d      	mov	r5, r1
	    	        			    	                 (t1/1000.0f),(t2/1000.0f),(t3/1000.0f));
 8001f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8002014 <StartTask03+0x284>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	ee07 3a90 	vmov	s15, r3
 8001f72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f76:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8002048 <StartTask03+0x2b8>
 8001f7a:	eec7 6a87 	vdiv.f32	s13, s15, s14
	    	        sprintf(period,
 8001f7e:	ee16 0a90 	vmov	r0, s13
 8001f82:	f7fe fae9 	bl	8000558 <__aeabi_f2d>
 8001f86:	4602      	mov	r2, r0
 8001f88:	460b      	mov	r3, r1
 8001f8a:	f107 0008 	add.w	r0, r7, #8
 8001f8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001f92:	e9cd 4500 	strd	r4, r5, [sp]
 8001f96:	4642      	mov	r2, r8
 8001f98:	464b      	mov	r3, r9
 8001f9a:	4930      	ldr	r1, [pc, #192]	@ (800205c <StartTask03+0x2cc>)
 8001f9c:	f008 fef6 	bl	800ad8c <siprintf>
	    	    }

	    	    // o trng thi cho ln sau
	    	    show_deadline ^= 1;
 8001fa0:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001fa4:	f083 0301 	eor.w	r3, r3, #1
 8001fa8:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
	    	    lcd_put_cur(0,0); lcd_send_string("                ");
 8001fac:	2100      	movs	r1, #0
 8001fae:	2000      	movs	r0, #0
 8001fb0:	f7ff f95d 	bl	800126e <lcd_put_cur>
 8001fb4:	482a      	ldr	r0, [pc, #168]	@ (8002060 <StartTask03+0x2d0>)
 8001fb6:	f7ff f9b6 	bl	8001326 <lcd_send_string>
	    	    lcd_put_cur(0,0); lcd_send_string(temp_soil);
 8001fba:	2100      	movs	r1, #0
 8001fbc:	2000      	movs	r0, #0
 8001fbe:	f7ff f956 	bl	800126e <lcd_put_cur>
 8001fc2:	f107 031c 	add.w	r3, r7, #28
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff f9ad 	bl	8001326 <lcd_send_string>
	    	    lcd_put_cur(1,0); lcd_send_string("                ");
 8001fcc:	2100      	movs	r1, #0
 8001fce:	2001      	movs	r0, #1
 8001fd0:	f7ff f94d 	bl	800126e <lcd_put_cur>
 8001fd4:	4822      	ldr	r0, [pc, #136]	@ (8002060 <StartTask03+0x2d0>)
 8001fd6:	f7ff f9a6 	bl	8001326 <lcd_send_string>
	    	    lcd_put_cur(1,0); lcd_send_string(period);
 8001fda:	2100      	movs	r1, #0
 8001fdc:	2001      	movs	r0, #1
 8001fde:	f7ff f946 	bl	800126e <lcd_put_cur>
 8001fe2:	f107 0308 	add.w	r3, r7, #8
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff f99d 	bl	8001326 <lcd_send_string>
	    			     }
	    m.type = EDF_EVT_DONE;
 8001fec:	2302      	movs	r3, #2
 8001fee:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	    osMessageQueuePut(edfQ, &m, 0, 0);
 8001ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800201c <StartTask03+0x28c>)
 8001ff4:	6818      	ldr	r0, [r3, #0]
 8001ff6:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f004 ff55 	bl	8006eac <osMessageQueuePut>
	    myPrintf(&huart2,"thuc hien xong task 3\r\n");
 8002002:	4918      	ldr	r1, [pc, #96]	@ (8002064 <StartTask03+0x2d4>)
 8002004:	4808      	ldr	r0, [pc, #32]	@ (8002028 <StartTask03+0x298>)
 8002006:	f000 f9b7 	bl	8002378 <myPrintf>
	    osDelayUntil(next);
 800200a:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800200c:	f004 fda0 	bl	8006b50 <osDelayUntil>
	  {
 8002010:	e6c9      	b.n	8001da6 <StartTask03+0x16>
 8002012:	bf00      	nop
 8002014:	20000018 	.word	0x20000018
 8002018:	20000024 	.word	0x20000024
 800201c:	20000228 	.word	0x20000228
 8002020:	40020c00 	.word	0x40020c00
 8002024:	0800dbc0 	.word	0x0800dbc0
 8002028:	20000358 	.word	0x20000358
 800202c:	200003b8 	.word	0x200003b8
 8002030:	20000488 	.word	0x20000488
 8002034:	200003bc 	.word	0x200003bc
 8002038:	2000048c 	.word	0x2000048c
 800203c:	0800dbd4 	.word	0x0800dbd4
 8002040:	0800dbf4 	.word	0x0800dbf4
 8002044:	2000001c 	.word	0x2000001c
 8002048:	447a0000 	.word	0x447a0000
 800204c:	20000020 	.word	0x20000020
 8002050:	0800dc08 	.word	0x0800dc08
 8002054:	20000010 	.word	0x20000010
 8002058:	20000014 	.word	0x20000014
 800205c:	0800dc1c 	.word	0x0800dc1c
 8002060:	0800dc30 	.word	0x0800dc30
 8002064:	0800dc44 	.word	0x0800dc44

08002068 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b0a6      	sub	sp, #152	@ 0x98
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
	//uint32_t next = osKernelGetTickCount();
	char line_rx[CMD_LINE_MAX];
		int node = 0;
 8002070:	2300      	movs	r3, #0
 8002072:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		 int per  = 0;
 8002076:	2300      	movs	r3, #0
 8002078:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
//	    EdfMsg_t m = { .task_id=4, .type=EDF_EVT_RELEASE,
//	                   .abs_deadline=osKernelGetTickCount()+D };
//	    osMessageQueuePut(edfQ, &m, 0, 0);


		  memset(line_rx, 0, sizeof(line_rx));
 800207c:	f107 0310 	add.w	r3, r7, #16
 8002080:	2280      	movs	r2, #128	@ 0x80
 8002082:	2100      	movs	r1, #0
 8002084:	4618      	mov	r0, r3
 8002086:	f008 ff49 	bl	800af1c <memset>
	    if (osMessageQueueGet(qCmdHandle, line_rx, NULL, osWaitForever) == osOK)
 800208a:	4b6d      	ldr	r3, [pc, #436]	@ (8002240 <StartTask04+0x1d8>)
 800208c:	6818      	ldr	r0, [r3, #0]
 800208e:	f107 0110 	add.w	r1, r7, #16
 8002092:	f04f 33ff 	mov.w	r3, #4294967295
 8002096:	2200      	movs	r2, #0
 8002098:	f004 ff68 	bl	8006f6c <osMessageQueueGet>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d1ec      	bne.n	800207c <StartTask04+0x14>
	     {

		    myPrintf(&huart2,"thuc hien task 4\r\n");
 80020a2:	4968      	ldr	r1, [pc, #416]	@ (8002244 <StartTask04+0x1dc>)
 80020a4:	4868      	ldr	r0, [pc, #416]	@ (8002248 <StartTask04+0x1e0>)
 80020a6:	f000 f967 	bl	8002378 <myPrintf>
		    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80020aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80020ae:	4867      	ldr	r0, [pc, #412]	@ (800224c <StartTask04+0x1e4>)
 80020b0:	f001 fd75 	bl	8003b9e <HAL_GPIO_TogglePin>
		    int node = 0, val = 0;
 80020b4:	2300      	movs	r3, #0
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	2300      	movs	r3, #0
 80020ba:	60bb      	str	r3, [r7, #8]

		      myPrintf(&huart2, "\r\nCMD: %s\r\n", line_rx);
 80020bc:	f107 0310 	add.w	r3, r7, #16
 80020c0:	461a      	mov	r2, r3
 80020c2:	4963      	ldr	r1, [pc, #396]	@ (8002250 <StartTask04+0x1e8>)
 80020c4:	4860      	ldr	r0, [pc, #384]	@ (8002248 <StartTask04+0x1e0>)
 80020c6:	f000 f957 	bl	8002378 <myPrintf>

		      // SETT,<node>,<ms>
		      if (sscanf(line_rx, "SETT,%d,%d", &node, &val) == 2)
 80020ca:	f107 0308 	add.w	r3, r7, #8
 80020ce:	f107 020c 	add.w	r2, r7, #12
 80020d2:	f107 0010 	add.w	r0, r7, #16
 80020d6:	495f      	ldr	r1, [pc, #380]	@ (8002254 <StartTask04+0x1ec>)
 80020d8:	f008 fe78 	bl	800adcc <siscanf>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d135      	bne.n	800214e <StartTask04+0xe6>
		      {
		        if (node < 1 || node > 3) { myPrintf(&huart2, "ERR node 1..3\r\n"); }
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	dd02      	ble.n	80020ee <StartTask04+0x86>
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2b03      	cmp	r3, #3
 80020ec:	dd04      	ble.n	80020f8 <StartTask04+0x90>
 80020ee:	495a      	ldr	r1, [pc, #360]	@ (8002258 <StartTask04+0x1f0>)
 80020f0:	4855      	ldr	r0, [pc, #340]	@ (8002248 <StartTask04+0x1e0>)
 80020f2:	f000 f941 	bl	8002378 <myPrintf>
 80020f6:	e09e      	b.n	8002236 <StartTask04+0x1ce>
		        else if (val < 50 || val > 600000) { myPrintf(&huart2, "ERR T 50..600000(ms)\r\n"); }
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	2b31      	cmp	r3, #49	@ 0x31
 80020fc:	dd03      	ble.n	8002106 <StartTask04+0x9e>
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	4a56      	ldr	r2, [pc, #344]	@ (800225c <StartTask04+0x1f4>)
 8002102:	4293      	cmp	r3, r2
 8002104:	dd04      	ble.n	8002110 <StartTask04+0xa8>
 8002106:	4956      	ldr	r1, [pc, #344]	@ (8002260 <StartTask04+0x1f8>)
 8002108:	484f      	ldr	r0, [pc, #316]	@ (8002248 <StartTask04+0x1e0>)
 800210a:	f000 f935 	bl	8002378 <myPrintf>
 800210e:	e092      	b.n	8002236 <StartTask04+0x1ce>
		        else {
		          taskENTER_CRITICAL();
 8002110:	f007 fe12 	bl	8009d38 <vPortEnterCritical>
		          if (node==1) t1 = val;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d103      	bne.n	8002122 <StartTask04+0xba>
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	4a51      	ldr	r2, [pc, #324]	@ (8002264 <StartTask04+0x1fc>)
 800211e:	6013      	str	r3, [r2, #0]
 8002120:	e00c      	b.n	800213c <StartTask04+0xd4>
		          else if (node==2) t2 = val;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2b02      	cmp	r3, #2
 8002126:	d103      	bne.n	8002130 <StartTask04+0xc8>
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	4a4f      	ldr	r2, [pc, #316]	@ (8002268 <StartTask04+0x200>)
 800212c:	6013      	str	r3, [r2, #0]
 800212e:	e005      	b.n	800213c <StartTask04+0xd4>
		          else if (node==3) t3 = val;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2b03      	cmp	r3, #3
 8002134:	d102      	bne.n	800213c <StartTask04+0xd4>
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	4a4c      	ldr	r2, [pc, #304]	@ (800226c <StartTask04+0x204>)
 800213a:	6013      	str	r3, [r2, #0]
		         // else if (node==4) t4 = val;
		          taskEXIT_CRITICAL();
 800213c:	f007 fe2e 	bl	8009d9c <vPortExitCritical>

		          myPrintf(&huart2, "OK SETT T%d=%dms\r\n", node, val);
 8002140:	68fa      	ldr	r2, [r7, #12]
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	494a      	ldr	r1, [pc, #296]	@ (8002270 <StartTask04+0x208>)
 8002146:	4840      	ldr	r0, [pc, #256]	@ (8002248 <StartTask04+0x1e0>)
 8002148:	f000 f916 	bl	8002378 <myPrintf>
 800214c:	e073      	b.n	8002236 <StartTask04+0x1ce>
		        }
		      }
		      // SETD,<node>,<ms>
		      else if (sscanf(line_rx, "SETD,%d,%d", &node, &val) == 2)
 800214e:	f107 0308 	add.w	r3, r7, #8
 8002152:	f107 020c 	add.w	r2, r7, #12
 8002156:	f107 0010 	add.w	r0, r7, #16
 800215a:	4946      	ldr	r1, [pc, #280]	@ (8002274 <StartTask04+0x20c>)
 800215c:	f008 fe36 	bl	800adcc <siscanf>
 8002160:	4603      	mov	r3, r0
 8002162:	2b02      	cmp	r3, #2
 8002164:	d15f      	bne.n	8002226 <StartTask04+0x1be>
		      {
		        if (node < 1 || node > 3) { myPrintf(&huart2, "ERR node 1..3\r\n"); }
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2b00      	cmp	r3, #0
 800216a:	dd02      	ble.n	8002172 <StartTask04+0x10a>
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2b03      	cmp	r3, #3
 8002170:	dd04      	ble.n	800217c <StartTask04+0x114>
 8002172:	4939      	ldr	r1, [pc, #228]	@ (8002258 <StartTask04+0x1f0>)
 8002174:	4834      	ldr	r0, [pc, #208]	@ (8002248 <StartTask04+0x1e0>)
 8002176:	f000 f8ff 	bl	8002378 <myPrintf>
 800217a:	e05c      	b.n	8002236 <StartTask04+0x1ce>
		        else if (val < 10 || val > 600000) { myPrintf(&huart2, "ERR D 10..600000(ms)\r\n"); }
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	2b09      	cmp	r3, #9
 8002180:	dd03      	ble.n	800218a <StartTask04+0x122>
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	4a35      	ldr	r2, [pc, #212]	@ (800225c <StartTask04+0x1f4>)
 8002186:	4293      	cmp	r3, r2
 8002188:	dd04      	ble.n	8002194 <StartTask04+0x12c>
 800218a:	493b      	ldr	r1, [pc, #236]	@ (8002278 <StartTask04+0x210>)
 800218c:	482e      	ldr	r0, [pc, #184]	@ (8002248 <StartTask04+0x1e0>)
 800218e:	f000 f8f3 	bl	8002378 <myPrintf>
 8002192:	e050      	b.n	8002236 <StartTask04+0x1ce>
		        else {
		          taskENTER_CRITICAL();
 8002194:	f007 fdd0 	bl	8009d38 <vPortEnterCritical>
		          if (node==1){
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d111      	bne.n	80021c2 <StartTask04+0x15a>
		        	  if (val < t1) {
 800219e:	68ba      	ldr	r2, [r7, #8]
 80021a0:	4b30      	ldr	r3, [pc, #192]	@ (8002264 <StartTask04+0x1fc>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	da07      	bge.n	80021b8 <StartTask04+0x150>
		        		  d1 = val;
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	4a34      	ldr	r2, [pc, #208]	@ (800227c <StartTask04+0x214>)
 80021ac:	6013      	str	r3, [r2, #0]
		        		  myPrintf( &huart2,"D1 set success\r\n");
 80021ae:	4934      	ldr	r1, [pc, #208]	@ (8002280 <StartTask04+0x218>)
 80021b0:	4825      	ldr	r0, [pc, #148]	@ (8002248 <StartTask04+0x1e0>)
 80021b2:	f000 f8e1 	bl	8002378 <myPrintf>
 80021b6:	e02d      	b.n	8002214 <StartTask04+0x1ac>
		        	  }
		        	  else   myPrintf(&huart2, "ERR D1 must <= T1\r\n");
 80021b8:	4932      	ldr	r1, [pc, #200]	@ (8002284 <StartTask04+0x21c>)
 80021ba:	4823      	ldr	r0, [pc, #140]	@ (8002248 <StartTask04+0x1e0>)
 80021bc:	f000 f8dc 	bl	8002378 <myPrintf>
 80021c0:	e028      	b.n	8002214 <StartTask04+0x1ac>

		          }
		          else if (node==2){
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d111      	bne.n	80021ec <StartTask04+0x184>
		        	  if (val < t2) {
 80021c8:	68ba      	ldr	r2, [r7, #8]
 80021ca:	4b27      	ldr	r3, [pc, #156]	@ (8002268 <StartTask04+0x200>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	429a      	cmp	r2, r3
 80021d0:	da07      	bge.n	80021e2 <StartTask04+0x17a>
		        	  		        		  d2 = val;
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	4a2c      	ldr	r2, [pc, #176]	@ (8002288 <StartTask04+0x220>)
 80021d6:	6013      	str	r3, [r2, #0]
		        	  		        		  myPrintf( &huart2,"D2 set success\r\n");
 80021d8:	492c      	ldr	r1, [pc, #176]	@ (800228c <StartTask04+0x224>)
 80021da:	481b      	ldr	r0, [pc, #108]	@ (8002248 <StartTask04+0x1e0>)
 80021dc:	f000 f8cc 	bl	8002378 <myPrintf>
 80021e0:	e018      	b.n	8002214 <StartTask04+0x1ac>
		        	  		        	  }
		        	  		        	  else   myPrintf(&huart2, "ERR D2 must <= T2\r\n");
 80021e2:	492b      	ldr	r1, [pc, #172]	@ (8002290 <StartTask04+0x228>)
 80021e4:	4818      	ldr	r0, [pc, #96]	@ (8002248 <StartTask04+0x1e0>)
 80021e6:	f000 f8c7 	bl	8002378 <myPrintf>
 80021ea:	e013      	b.n	8002214 <StartTask04+0x1ac>

		          }
		          else if (node==3) {
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2b03      	cmp	r3, #3
 80021f0:	d110      	bne.n	8002214 <StartTask04+0x1ac>
		        	  if (val < t3) {
 80021f2:	68ba      	ldr	r2, [r7, #8]
 80021f4:	4b1d      	ldr	r3, [pc, #116]	@ (800226c <StartTask04+0x204>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	da07      	bge.n	800220c <StartTask04+0x1a4>
		        	  		        		  d3 = val;
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	4a25      	ldr	r2, [pc, #148]	@ (8002294 <StartTask04+0x22c>)
 8002200:	6013      	str	r3, [r2, #0]
		        	  		        		  myPrintf( &huart2,"D3 set success\r\n");
 8002202:	4925      	ldr	r1, [pc, #148]	@ (8002298 <StartTask04+0x230>)
 8002204:	4810      	ldr	r0, [pc, #64]	@ (8002248 <StartTask04+0x1e0>)
 8002206:	f000 f8b7 	bl	8002378 <myPrintf>
 800220a:	e003      	b.n	8002214 <StartTask04+0x1ac>
		        	  		        	  }
		        	  		        	  else   myPrintf(&huart2, "ERR D3 must <= T3\r\n");
 800220c:	4923      	ldr	r1, [pc, #140]	@ (800229c <StartTask04+0x234>)
 800220e:	480e      	ldr	r0, [pc, #56]	@ (8002248 <StartTask04+0x1e0>)
 8002210:	f000 f8b2 	bl	8002378 <myPrintf>

		          }
		       //   else if (node==4) d4 = val;
		          taskEXIT_CRITICAL();
 8002214:	f007 fdc2 	bl	8009d9c <vPortExitCritical>

		          myPrintf(&huart2, "OK SETD D%d=%dms\r\n", node, val);
 8002218:	68fa      	ldr	r2, [r7, #12]
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	4920      	ldr	r1, [pc, #128]	@ (80022a0 <StartTask04+0x238>)
 800221e:	480a      	ldr	r0, [pc, #40]	@ (8002248 <StartTask04+0x1e0>)
 8002220:	f000 f8aa 	bl	8002378 <myPrintf>
 8002224:	e007      	b.n	8002236 <StartTask04+0x1ce>
		        }
		      }
		      else
		      {
		        myPrintf(&huart2, "ERR cmd format\r\n");
 8002226:	491f      	ldr	r1, [pc, #124]	@ (80022a4 <StartTask04+0x23c>)
 8002228:	4807      	ldr	r0, [pc, #28]	@ (8002248 <StartTask04+0x1e0>)
 800222a:	f000 f8a5 	bl	8002378 <myPrintf>
		        myPrintf(&huart2, "Use: SETT,n,ms.  or  SETD,n,ms.\r\n");
 800222e:	491e      	ldr	r1, [pc, #120]	@ (80022a8 <StartTask04+0x240>)
 8002230:	4805      	ldr	r0, [pc, #20]	@ (8002248 <StartTask04+0x1e0>)
 8002232:	f000 f8a1 	bl	8002378 <myPrintf>
		      }
	    		   myPrintf(&huart2,"thuc hien xong task 4\r\n");
 8002236:	491d      	ldr	r1, [pc, #116]	@ (80022ac <StartTask04+0x244>)
 8002238:	4803      	ldr	r0, [pc, #12]	@ (8002248 <StartTask04+0x1e0>)
 800223a:	f000 f89d 	bl	8002378 <myPrintf>
	  {
 800223e:	e71d      	b.n	800207c <StartTask04+0x14>
 8002240:	200003c0 	.word	0x200003c0
 8002244:	0800dc5c 	.word	0x0800dc5c
 8002248:	20000358 	.word	0x20000358
 800224c:	40020c00 	.word	0x40020c00
 8002250:	0800dc70 	.word	0x0800dc70
 8002254:	0800dc7c 	.word	0x0800dc7c
 8002258:	0800dc88 	.word	0x0800dc88
 800225c:	000927c0 	.word	0x000927c0
 8002260:	0800dc98 	.word	0x0800dc98
 8002264:	20000010 	.word	0x20000010
 8002268:	20000014 	.word	0x20000014
 800226c:	20000018 	.word	0x20000018
 8002270:	0800dcb0 	.word	0x0800dcb0
 8002274:	0800dcc4 	.word	0x0800dcc4
 8002278:	0800dcd0 	.word	0x0800dcd0
 800227c:	2000001c 	.word	0x2000001c
 8002280:	0800dce8 	.word	0x0800dce8
 8002284:	0800dcfc 	.word	0x0800dcfc
 8002288:	20000020 	.word	0x20000020
 800228c:	0800dd10 	.word	0x0800dd10
 8002290:	0800dd24 	.word	0x0800dd24
 8002294:	20000024 	.word	0x20000024
 8002298:	0800dd38 	.word	0x0800dd38
 800229c:	0800dd4c 	.word	0x0800dd4c
 80022a0:	0800dd60 	.word	0x0800dd60
 80022a4:	0800dd74 	.word	0x0800dd74
 80022a8:	0800dd88 	.word	0x0800dd88
 80022ac:	0800ddac 	.word	0x0800ddac

080022b0 <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b086      	sub	sp, #24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
  /* Infinite loop */
	(void)argument;
	  EdfMsg_t msg;

	  for (uint8_t i = 1; i <= 3; i++) {
 80022b8:	2301      	movs	r3, #1
 80022ba:	75fb      	strb	r3, [r7, #23]
 80022bc:	e00b      	b.n	80022d6 <StartTask06+0x26>
	    g_active[i] = 0;
 80022be:	7dfb      	ldrb	r3, [r7, #23]
 80022c0:	4a1e      	ldr	r2, [pc, #120]	@ (800233c <StartTask06+0x8c>)
 80022c2:	2100      	movs	r1, #0
 80022c4:	54d1      	strb	r1, [r2, r3]
	    g_dl[i] = 0;
 80022c6:	7dfb      	ldrb	r3, [r7, #23]
 80022c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002340 <StartTask06+0x90>)
 80022ca:	2100      	movs	r1, #0
 80022cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  for (uint8_t i = 1; i <= 3; i++) {
 80022d0:	7dfb      	ldrb	r3, [r7, #23]
 80022d2:	3301      	adds	r3, #1
 80022d4:	75fb      	strb	r3, [r7, #23]
 80022d6:	7dfb      	ldrb	r3, [r7, #23]
 80022d8:	2b03      	cmp	r3, #3
 80022da:	d9f0      	bls.n	80022be <StartTask06+0xe>
	  }
  for(;;)
  {
	  if (osMessageQueueGet(edfQ, &msg, NULL, osWaitForever) == osOK)
 80022dc:	4b19      	ldr	r3, [pc, #100]	@ (8002344 <StartTask06+0x94>)
 80022de:	6818      	ldr	r0, [r3, #0]
 80022e0:	f107 010c 	add.w	r1, r7, #12
 80022e4:	f04f 33ff 	mov.w	r3, #4294967295
 80022e8:	2200      	movs	r2, #0
 80022ea:	f004 fe3f 	bl	8006f6c <osMessageQueueGet>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d11e      	bne.n	8002332 <StartTask06+0x82>
	      {
	        if (msg.task_id >= 1 && msg.task_id <= 3)
 80022f4:	7b3b      	ldrb	r3, [r7, #12]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d01b      	beq.n	8002332 <StartTask06+0x82>
 80022fa:	7b3b      	ldrb	r3, [r7, #12]
 80022fc:	2b03      	cmp	r3, #3
 80022fe:	d818      	bhi.n	8002332 <StartTask06+0x82>
	        {
	          if (msg.type == EDF_EVT_RELEASE) {
 8002300:	7b7b      	ldrb	r3, [r7, #13]
 8002302:	2b01      	cmp	r3, #1
 8002304:	d10b      	bne.n	800231e <StartTask06+0x6e>
	            g_dl[msg.task_id] = msg.abs_deadline;
 8002306:	7b3b      	ldrb	r3, [r7, #12]
 8002308:	4619      	mov	r1, r3
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	4a0c      	ldr	r2, [pc, #48]	@ (8002340 <StartTask06+0x90>)
 800230e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	            g_active[msg.task_id] = 1;
 8002312:	7b3b      	ldrb	r3, [r7, #12]
 8002314:	461a      	mov	r2, r3
 8002316:	4b09      	ldr	r3, [pc, #36]	@ (800233c <StartTask06+0x8c>)
 8002318:	2101      	movs	r1, #1
 800231a:	5499      	strb	r1, [r3, r2]
 800231c:	e007      	b.n	800232e <StartTask06+0x7e>
	          } else if (msg.type == EDF_EVT_DONE) {
 800231e:	7b7b      	ldrb	r3, [r7, #13]
 8002320:	2b02      	cmp	r3, #2
 8002322:	d104      	bne.n	800232e <StartTask06+0x7e>
	            g_active[msg.task_id] = 0;
 8002324:	7b3b      	ldrb	r3, [r7, #12]
 8002326:	461a      	mov	r2, r3
 8002328:	4b04      	ldr	r3, [pc, #16]	@ (800233c <StartTask06+0x8c>)
 800232a:	2100      	movs	r1, #0
 800232c:	5499      	strb	r1, [r3, r2]
	          }
	          EDF_ApplyPriorities_5();
 800232e:	f7ff fb75 	bl	8001a1c <EDF_ApplyPriorities_5>
	        }
	      }
    osDelay(1);
 8002332:	2001      	movs	r0, #1
 8002334:	f004 fbf1 	bl	8006b1a <osDelay>
	  if (osMessageQueueGet(edfQ, &msg, NULL, osWaitForever) == osOK)
 8002338:	e7d0      	b.n	80022dc <StartTask06+0x2c>
 800233a:	bf00      	nop
 800233c:	20000474 	.word	0x20000474
 8002340:	20000464 	.word	0x20000464
 8002344:	20000228 	.word	0x20000228

08002348 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a04      	ldr	r2, [pc, #16]	@ (8002368 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d101      	bne.n	800235e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800235a:	f000 fcc1 	bl	8002ce0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800235e:	bf00      	nop
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40000c00 	.word	0x40000c00

0800236c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002370:	b672      	cpsid	i
}
 8002372:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002374:	bf00      	nop
 8002376:	e7fd      	b.n	8002374 <Error_Handler+0x8>

08002378 <myPrintf>:
#include "cmsis_os2.h"

extern osMutexId_t myMutex01Handle;

void myPrintf(UART_HandleTypeDef *huart, const char *format, ...)
{
 8002378:	b40e      	push	{r1, r2, r3}
 800237a:	b580      	push	{r7, lr}
 800237c:	b0a5      	sub	sp, #148	@ 0x94
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
    char buff[128];
    va_list args;
    va_start(args, format);
 8002382:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8002386:	60bb      	str	r3, [r7, #8]
    int len = vsnprintf(buff, sizeof(buff), format, args);
 8002388:	f107 000c 	add.w	r0, r7, #12
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8002392:	2180      	movs	r1, #128	@ 0x80
 8002394:	f008 fdb4 	bl	800af00 <vsniprintf>
 8002398:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
    va_end(args);
    if (len < 0) return;
 800239c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	db26      	blt.n	80023f2 <myPrintf+0x7a>
    if (len >= (int)sizeof(buff)) len = sizeof(buff) - 1;
 80023a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80023a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80023aa:	dd02      	ble.n	80023b2 <myPrintf+0x3a>
 80023ac:	237f      	movs	r3, #127	@ 0x7f
 80023ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

    if (osKernelGetState() == osKernelRunning)
 80023b2:	f004 fa99 	bl	80068e8 <osKernelGetState>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d106      	bne.n	80023ca <myPrintf+0x52>
        osMutexAcquire(myMutex01Handle, osWaitForever);
 80023bc:	4b10      	ldr	r3, [pc, #64]	@ (8002400 <myPrintf+0x88>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f04f 31ff 	mov.w	r1, #4294967295
 80023c4:	4618      	mov	r0, r3
 80023c6:	f004 fc76 	bl	8006cb6 <osMutexAcquire>

    HAL_UART_Transmit(huart, (uint8_t*)buff, len, 100);
 80023ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80023ce:	b29a      	uxth	r2, r3
 80023d0:	f107 010c 	add.w	r1, r7, #12
 80023d4:	2364      	movs	r3, #100	@ 0x64
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	f003 fa02 	bl	80057e0 <HAL_UART_Transmit>

    if (osKernelGetState() == osKernelRunning)
 80023dc:	f004 fa84 	bl	80068e8 <osKernelGetState>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d106      	bne.n	80023f4 <myPrintf+0x7c>
        osMutexRelease(myMutex01Handle);
 80023e6:	4b06      	ldr	r3, [pc, #24]	@ (8002400 <myPrintf+0x88>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4618      	mov	r0, r3
 80023ec:	f004 fcae 	bl	8006d4c <osMutexRelease>
 80023f0:	e000      	b.n	80023f4 <myPrintf+0x7c>
    if (len < 0) return;
 80023f2:	bf00      	nop
}
 80023f4:	3794      	adds	r7, #148	@ 0x94
 80023f6:	46bd      	mov	sp, r7
 80023f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80023fc:	b003      	add	sp, #12
 80023fe:	4770      	bx	lr
 8002400:	200003c4 	.word	0x200003c4

08002404 <Soil_GPIO_AnalogInit>:
#define ADC_WET 1800.0f  // Gi tr khi t t (thay i theo cm bin ca bn)

static ADC_HandleTypeDef hadc_local;

static void Soil_GPIO_AnalogInit(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b08c      	sub	sp, #48	@ 0x30
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	460b      	mov	r3, r1
 800240e:	807b      	strh	r3, [r7, #2]
    if (GPIOx == GPIOA) __HAL_RCC_GPIOA_CLK_ENABLE();
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a31      	ldr	r2, [pc, #196]	@ (80024d8 <Soil_GPIO_AnalogInit+0xd4>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d10e      	bne.n	8002436 <Soil_GPIO_AnalogInit+0x32>
 8002418:	2300      	movs	r3, #0
 800241a:	61bb      	str	r3, [r7, #24]
 800241c:	4b2f      	ldr	r3, [pc, #188]	@ (80024dc <Soil_GPIO_AnalogInit+0xd8>)
 800241e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002420:	4a2e      	ldr	r2, [pc, #184]	@ (80024dc <Soil_GPIO_AnalogInit+0xd8>)
 8002422:	f043 0301 	orr.w	r3, r3, #1
 8002426:	6313      	str	r3, [r2, #48]	@ 0x30
 8002428:	4b2c      	ldr	r3, [pc, #176]	@ (80024dc <Soil_GPIO_AnalogInit+0xd8>)
 800242a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242c:	f003 0301 	and.w	r3, r3, #1
 8002430:	61bb      	str	r3, [r7, #24]
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	e037      	b.n	80024a6 <Soil_GPIO_AnalogInit+0xa2>
    else if (GPIOx == GPIOB) __HAL_RCC_GPIOB_CLK_ENABLE();
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a29      	ldr	r2, [pc, #164]	@ (80024e0 <Soil_GPIO_AnalogInit+0xdc>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d10e      	bne.n	800245c <Soil_GPIO_AnalogInit+0x58>
 800243e:	2300      	movs	r3, #0
 8002440:	617b      	str	r3, [r7, #20]
 8002442:	4b26      	ldr	r3, [pc, #152]	@ (80024dc <Soil_GPIO_AnalogInit+0xd8>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002446:	4a25      	ldr	r2, [pc, #148]	@ (80024dc <Soil_GPIO_AnalogInit+0xd8>)
 8002448:	f043 0302 	orr.w	r3, r3, #2
 800244c:	6313      	str	r3, [r2, #48]	@ 0x30
 800244e:	4b23      	ldr	r3, [pc, #140]	@ (80024dc <Soil_GPIO_AnalogInit+0xd8>)
 8002450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002452:	f003 0302 	and.w	r3, r3, #2
 8002456:	617b      	str	r3, [r7, #20]
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	e024      	b.n	80024a6 <Soil_GPIO_AnalogInit+0xa2>
    else if (GPIOx == GPIOC) __HAL_RCC_GPIOC_CLK_ENABLE();
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	4a21      	ldr	r2, [pc, #132]	@ (80024e4 <Soil_GPIO_AnalogInit+0xe0>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d10e      	bne.n	8002482 <Soil_GPIO_AnalogInit+0x7e>
 8002464:	2300      	movs	r3, #0
 8002466:	613b      	str	r3, [r7, #16]
 8002468:	4b1c      	ldr	r3, [pc, #112]	@ (80024dc <Soil_GPIO_AnalogInit+0xd8>)
 800246a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246c:	4a1b      	ldr	r2, [pc, #108]	@ (80024dc <Soil_GPIO_AnalogInit+0xd8>)
 800246e:	f043 0304 	orr.w	r3, r3, #4
 8002472:	6313      	str	r3, [r2, #48]	@ 0x30
 8002474:	4b19      	ldr	r3, [pc, #100]	@ (80024dc <Soil_GPIO_AnalogInit+0xd8>)
 8002476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002478:	f003 0304 	and.w	r3, r3, #4
 800247c:	613b      	str	r3, [r7, #16]
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	e011      	b.n	80024a6 <Soil_GPIO_AnalogInit+0xa2>
    else if (GPIOx == GPIOD) __HAL_RCC_GPIOD_CLK_ENABLE();
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a18      	ldr	r2, [pc, #96]	@ (80024e8 <Soil_GPIO_AnalogInit+0xe4>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d10d      	bne.n	80024a6 <Soil_GPIO_AnalogInit+0xa2>
 800248a:	2300      	movs	r3, #0
 800248c:	60fb      	str	r3, [r7, #12]
 800248e:	4b13      	ldr	r3, [pc, #76]	@ (80024dc <Soil_GPIO_AnalogInit+0xd8>)
 8002490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002492:	4a12      	ldr	r2, [pc, #72]	@ (80024dc <Soil_GPIO_AnalogInit+0xd8>)
 8002494:	f043 0308 	orr.w	r3, r3, #8
 8002498:	6313      	str	r3, [r2, #48]	@ 0x30
 800249a:	4b10      	ldr	r3, [pc, #64]	@ (80024dc <Soil_GPIO_AnalogInit+0xd8>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249e:	f003 0308 	and.w	r3, r3, #8
 80024a2:	60fb      	str	r3, [r7, #12]
 80024a4:	68fb      	ldr	r3, [r7, #12]

    GPIO_InitTypeDef gi = {0};
 80024a6:	f107 031c 	add.w	r3, r7, #28
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	605a      	str	r2, [r3, #4]
 80024b0:	609a      	str	r2, [r3, #8]
 80024b2:	60da      	str	r2, [r3, #12]
 80024b4:	611a      	str	r2, [r3, #16]
    gi.Pin  = GPIO_Pin;
 80024b6:	887b      	ldrh	r3, [r7, #2]
 80024b8:	61fb      	str	r3, [r7, #28]
    gi.Mode = GPIO_MODE_ANALOG;
 80024ba:	2303      	movs	r3, #3
 80024bc:	623b      	str	r3, [r7, #32]
    gi.Pull = GPIO_NOPULL;
 80024be:	2300      	movs	r3, #0
 80024c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOx, &gi);
 80024c2:	f107 031c 	add.w	r3, r7, #28
 80024c6:	4619      	mov	r1, r3
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f001 f9b3 	bl	8003834 <HAL_GPIO_Init>
}
 80024ce:	bf00      	nop
 80024d0:	3730      	adds	r7, #48	@ 0x30
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	40020000 	.word	0x40020000
 80024dc:	40023800 	.word	0x40023800
 80024e0:	40020400 	.word	0x40020400
 80024e4:	40020800 	.word	0x40020800
 80024e8:	40020c00 	.word	0x40020c00

080024ec <Soil_ADC_Init>:

static void Soil_ADC_Init(SoilADC_t *s)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b088      	sub	sp, #32
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
    if (s->ADCx == ADC1) __HAL_RCC_ADC1_CLK_ENABLE();
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a26      	ldr	r2, [pc, #152]	@ (8002594 <Soil_ADC_Init+0xa8>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d10d      	bne.n	800251a <Soil_ADC_Init+0x2e>
 80024fe:	2300      	movs	r3, #0
 8002500:	60fb      	str	r3, [r7, #12]
 8002502:	4b25      	ldr	r3, [pc, #148]	@ (8002598 <Soil_ADC_Init+0xac>)
 8002504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002506:	4a24      	ldr	r2, [pc, #144]	@ (8002598 <Soil_ADC_Init+0xac>)
 8002508:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800250c:	6453      	str	r3, [r2, #68]	@ 0x44
 800250e:	4b22      	ldr	r3, [pc, #136]	@ (8002598 <Soil_ADC_Init+0xac>)
 8002510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002512:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002516:	60fb      	str	r3, [r7, #12]
 8002518:	68fb      	ldr	r3, [r7, #12]
#ifdef ADC2
    else if (s->ADCx == ADC2) __HAL_RCC_ADC2_CLK_ENABLE();
#endif

    hadc_local.Instance = s->ADCx;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a1f      	ldr	r2, [pc, #124]	@ (800259c <Soil_ADC_Init+0xb0>)
 8002520:	6013      	str	r3, [r2, #0]
    hadc_local.Init.ScanConvMode = DISABLE;
 8002522:	4b1e      	ldr	r3, [pc, #120]	@ (800259c <Soil_ADC_Init+0xb0>)
 8002524:	2200      	movs	r2, #0
 8002526:	611a      	str	r2, [r3, #16]
    hadc_local.Init.ContinuousConvMode = DISABLE;
 8002528:	4b1c      	ldr	r3, [pc, #112]	@ (800259c <Soil_ADC_Init+0xb0>)
 800252a:	2200      	movs	r2, #0
 800252c:	761a      	strb	r2, [r3, #24]
    hadc_local.Init.DiscontinuousConvMode = DISABLE;
 800252e:	4b1b      	ldr	r3, [pc, #108]	@ (800259c <Soil_ADC_Init+0xb0>)
 8002530:	2200      	movs	r2, #0
 8002532:	f883 2020 	strb.w	r2, [r3, #32]
    hadc_local.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002536:	4b19      	ldr	r3, [pc, #100]	@ (800259c <Soil_ADC_Init+0xb0>)
 8002538:	4a19      	ldr	r2, [pc, #100]	@ (80025a0 <Soil_ADC_Init+0xb4>)
 800253a:	629a      	str	r2, [r3, #40]	@ 0x28
    hadc_local.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800253c:	4b17      	ldr	r3, [pc, #92]	@ (800259c <Soil_ADC_Init+0xb0>)
 800253e:	2200      	movs	r2, #0
 8002540:	60da      	str	r2, [r3, #12]
    hadc_local.Init.NbrOfConversion = 1;
 8002542:	4b16      	ldr	r3, [pc, #88]	@ (800259c <Soil_ADC_Init+0xb0>)
 8002544:	2201      	movs	r2, #1
 8002546:	61da      	str	r2, [r3, #28]

    if (HAL_ADC_Init(&hadc_local) != HAL_OK) { while (1) {} }
 8002548:	4814      	ldr	r0, [pc, #80]	@ (800259c <Soil_ADC_Init+0xb0>)
 800254a:	f000 fc0d 	bl	8002d68 <HAL_ADC_Init>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <Soil_ADC_Init+0x6c>
 8002554:	bf00      	nop
 8002556:	e7fd      	b.n	8002554 <Soil_ADC_Init+0x68>

    ADC_ChannelConfTypeDef conf = {0};
 8002558:	f107 0310 	add.w	r3, r7, #16
 800255c:	2200      	movs	r2, #0
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	605a      	str	r2, [r3, #4]
 8002562:	609a      	str	r2, [r3, #8]
 8002564:	60da      	str	r2, [r3, #12]
    conf.Channel = s->channel;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	613b      	str	r3, [r7, #16]
    conf.Rank = 1;
 800256c:	2301      	movs	r3, #1
 800256e:	617b      	str	r3, [r7, #20]
    conf.SamplingTime = ADC_SAMPLETIME_84CYCLES; // hoc 56/112 tu bn
 8002570:	2304      	movs	r3, #4
 8002572:	61bb      	str	r3, [r7, #24]

    if (HAL_ADC_ConfigChannel(&hadc_local, &conf) != HAL_OK) { while (1) {} }
 8002574:	f107 0310 	add.w	r3, r7, #16
 8002578:	4619      	mov	r1, r3
 800257a:	4808      	ldr	r0, [pc, #32]	@ (800259c <Soil_ADC_Init+0xb0>)
 800257c:	f000 fdb8 	bl	80030f0 <HAL_ADC_ConfigChannel>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <Soil_ADC_Init+0x9e>
 8002586:	bf00      	nop
 8002588:	e7fd      	b.n	8002586 <Soil_ADC_Init+0x9a>

#if defined(ADC_CR2_CAL)
    HAL_ADCEx_Calibration_Start(&hadc_local);
#endif
}
 800258a:	bf00      	nop
 800258c:	3720      	adds	r7, #32
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	40012000 	.word	0x40012000
 8002598:	40023800 	.word	0x40023800
 800259c:	20000490 	.word	0x20000490
 80025a0:	0f000001 	.word	0x0f000001

080025a4 <Soil_Begin>:

void Soil_Begin(SoilADC_t *s)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
    Soil_GPIO_AnalogInit(s->GPIOx, s->GPIO_Pin);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	689a      	ldr	r2, [r3, #8]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	899b      	ldrh	r3, [r3, #12]
 80025b4:	4619      	mov	r1, r3
 80025b6:	4610      	mov	r0, r2
 80025b8:	f7ff ff24 	bl	8002404 <Soil_GPIO_AnalogInit>
    Soil_ADC_Init(s);
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f7ff ff95 	bl	80024ec <Soil_ADC_Init>
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
	...

080025cc <Soil_ReadRaw>:

float Soil_ReadRaw(SoilADC_t *s)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b086      	sub	sp, #24
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
    (void)s;
    HAL_ADC_Start(&hadc_local);
 80025d4:	4826      	ldr	r0, [pc, #152]	@ (8002670 <Soil_ReadRaw+0xa4>)
 80025d6:	f000 fc0b 	bl	8002df0 <HAL_ADC_Start>

    if (HAL_ADC_PollForConversion(&hadc_local, 10) != HAL_OK) {
 80025da:	210a      	movs	r1, #10
 80025dc:	4824      	ldr	r0, [pc, #144]	@ (8002670 <Soil_ReadRaw+0xa4>)
 80025de:	f000 fcee 	bl	8002fbe <HAL_ADC_PollForConversion>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d004      	beq.n	80025f2 <Soil_ReadRaw+0x26>
        HAL_ADC_Stop(&hadc_local);
 80025e8:	4821      	ldr	r0, [pc, #132]	@ (8002670 <Soil_ReadRaw+0xa4>)
 80025ea:	f000 fcb5 	bl	8002f58 <HAL_ADC_Stop>
        return -1.0f; // hoc gi gi tr c
 80025ee:	4b21      	ldr	r3, [pc, #132]	@ (8002674 <Soil_ReadRaw+0xa8>)
 80025f0:	e036      	b.n	8002660 <Soil_ReadRaw+0x94>
    }

    uint16_t v = (uint16_t)HAL_ADC_GetValue(&hadc_local);
 80025f2:	481f      	ldr	r0, [pc, #124]	@ (8002670 <Soil_ReadRaw+0xa4>)
 80025f4:	f000 fd6e 	bl	80030d4 <HAL_ADC_GetValue>
 80025f8:	4603      	mov	r3, r0
 80025fa:	827b      	strh	r3, [r7, #18]
    HAL_ADC_Stop(&hadc_local);
 80025fc:	481c      	ldr	r0, [pc, #112]	@ (8002670 <Soil_ReadRaw+0xa4>)
 80025fe:	f000 fcab 	bl	8002f58 <HAL_ADC_Stop>
    /* Quy i ADC sang  m t */
      float tu_so  = (float)v - (float)ADC_DRY;
 8002602:	8a7b      	ldrh	r3, [r7, #18]
 8002604:	ee07 3a90 	vmov	s15, r3
 8002608:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800260c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8002678 <Soil_ReadRaw+0xac>
 8002610:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002614:	edc7 7a03 	vstr	s15, [r7, #12]
     float  mau_so = (float)ADC_WET - (float)ADC_DRY;
 8002618:	4b18      	ldr	r3, [pc, #96]	@ (800267c <Soil_ReadRaw+0xb0>)
 800261a:	60bb      	str	r3, [r7, #8]
      float hum = (tu_so / mau_so) * 100.0f;
 800261c:	edd7 6a03 	vldr	s13, [r7, #12]
 8002620:	ed97 7a02 	vldr	s14, [r7, #8]
 8002624:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002628:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002680 <Soil_ReadRaw+0xb4>
 800262c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002630:	edc7 7a05 	vstr	s15, [r7, #20]

       /* Gii hn gi tr */
       if (hum > 100.0f) hum = 100.0f;
 8002634:	edd7 7a05 	vldr	s15, [r7, #20]
 8002638:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002680 <Soil_ReadRaw+0xb4>
 800263c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002644:	dd01      	ble.n	800264a <Soil_ReadRaw+0x7e>
 8002646:	4b0f      	ldr	r3, [pc, #60]	@ (8002684 <Soil_ReadRaw+0xb8>)
 8002648:	617b      	str	r3, [r7, #20]
       if (hum < 0.0f)   hum = 0.0f;
 800264a:	edd7 7a05 	vldr	s15, [r7, #20]
 800264e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002656:	d502      	bpl.n	800265e <Soil_ReadRaw+0x92>
 8002658:	f04f 0300 	mov.w	r3, #0
 800265c:	617b      	str	r3, [r7, #20]
    return hum;
 800265e:	697b      	ldr	r3, [r7, #20]
}
 8002660:	ee07 3a90 	vmov	s15, r3
 8002664:	eeb0 0a67 	vmov.f32	s0, s15
 8002668:	3718      	adds	r7, #24
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	20000490 	.word	0x20000490
 8002674:	bf800000 	.word	0xbf800000
 8002678:	454e4000 	.word	0x454e4000
 800267c:	c4bb8000 	.word	0xc4bb8000
 8002680:	42c80000 	.word	0x42c80000
 8002684:	42c80000 	.word	0x42c80000

08002688 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800268e:	2300      	movs	r3, #0
 8002690:	607b      	str	r3, [r7, #4]
 8002692:	4b12      	ldr	r3, [pc, #72]	@ (80026dc <HAL_MspInit+0x54>)
 8002694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002696:	4a11      	ldr	r2, [pc, #68]	@ (80026dc <HAL_MspInit+0x54>)
 8002698:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800269c:	6453      	str	r3, [r2, #68]	@ 0x44
 800269e:	4b0f      	ldr	r3, [pc, #60]	@ (80026dc <HAL_MspInit+0x54>)
 80026a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026a6:	607b      	str	r3, [r7, #4]
 80026a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026aa:	2300      	movs	r3, #0
 80026ac:	603b      	str	r3, [r7, #0]
 80026ae:	4b0b      	ldr	r3, [pc, #44]	@ (80026dc <HAL_MspInit+0x54>)
 80026b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b2:	4a0a      	ldr	r2, [pc, #40]	@ (80026dc <HAL_MspInit+0x54>)
 80026b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ba:	4b08      	ldr	r3, [pc, #32]	@ (80026dc <HAL_MspInit+0x54>)
 80026bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026c2:	603b      	str	r3, [r7, #0]
 80026c4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80026c6:	2200      	movs	r2, #0
 80026c8:	210f      	movs	r1, #15
 80026ca:	f06f 0001 	mvn.w	r0, #1
 80026ce:	f000 fff5 	bl	80036bc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026d2:	bf00      	nop
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	40023800 	.word	0x40023800

080026e0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b08a      	sub	sp, #40	@ 0x28
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026e8:	f107 0314 	add.w	r3, r7, #20
 80026ec:	2200      	movs	r2, #0
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	605a      	str	r2, [r3, #4]
 80026f2:	609a      	str	r2, [r3, #8]
 80026f4:	60da      	str	r2, [r3, #12]
 80026f6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a17      	ldr	r2, [pc, #92]	@ (800275c <HAL_ADC_MspInit+0x7c>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d127      	bne.n	8002752 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002702:	2300      	movs	r3, #0
 8002704:	613b      	str	r3, [r7, #16]
 8002706:	4b16      	ldr	r3, [pc, #88]	@ (8002760 <HAL_ADC_MspInit+0x80>)
 8002708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270a:	4a15      	ldr	r2, [pc, #84]	@ (8002760 <HAL_ADC_MspInit+0x80>)
 800270c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002710:	6453      	str	r3, [r2, #68]	@ 0x44
 8002712:	4b13      	ldr	r3, [pc, #76]	@ (8002760 <HAL_ADC_MspInit+0x80>)
 8002714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002716:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800271a:	613b      	str	r3, [r7, #16]
 800271c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800271e:	2300      	movs	r3, #0
 8002720:	60fb      	str	r3, [r7, #12]
 8002722:	4b0f      	ldr	r3, [pc, #60]	@ (8002760 <HAL_ADC_MspInit+0x80>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002726:	4a0e      	ldr	r2, [pc, #56]	@ (8002760 <HAL_ADC_MspInit+0x80>)
 8002728:	f043 0301 	orr.w	r3, r3, #1
 800272c:	6313      	str	r3, [r2, #48]	@ 0x30
 800272e:	4b0c      	ldr	r3, [pc, #48]	@ (8002760 <HAL_ADC_MspInit+0x80>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002732:	f003 0301 	and.w	r3, r3, #1
 8002736:	60fb      	str	r3, [r7, #12]
 8002738:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800273a:	2301      	movs	r3, #1
 800273c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800273e:	2303      	movs	r3, #3
 8002740:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002742:	2300      	movs	r3, #0
 8002744:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002746:	f107 0314 	add.w	r3, r7, #20
 800274a:	4619      	mov	r1, r3
 800274c:	4805      	ldr	r0, [pc, #20]	@ (8002764 <HAL_ADC_MspInit+0x84>)
 800274e:	f001 f871 	bl	8003834 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002752:	bf00      	nop
 8002754:	3728      	adds	r7, #40	@ 0x28
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	40012000 	.word	0x40012000
 8002760:	40023800 	.word	0x40023800
 8002764:	40020000 	.word	0x40020000

08002768 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b08a      	sub	sp, #40	@ 0x28
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002770:	f107 0314 	add.w	r3, r7, #20
 8002774:	2200      	movs	r2, #0
 8002776:	601a      	str	r2, [r3, #0]
 8002778:	605a      	str	r2, [r3, #4]
 800277a:	609a      	str	r2, [r3, #8]
 800277c:	60da      	str	r2, [r3, #12]
 800277e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a19      	ldr	r2, [pc, #100]	@ (80027ec <HAL_I2C_MspInit+0x84>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d12b      	bne.n	80027e2 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800278a:	2300      	movs	r3, #0
 800278c:	613b      	str	r3, [r7, #16]
 800278e:	4b18      	ldr	r3, [pc, #96]	@ (80027f0 <HAL_I2C_MspInit+0x88>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002792:	4a17      	ldr	r2, [pc, #92]	@ (80027f0 <HAL_I2C_MspInit+0x88>)
 8002794:	f043 0302 	orr.w	r3, r3, #2
 8002798:	6313      	str	r3, [r2, #48]	@ 0x30
 800279a:	4b15      	ldr	r3, [pc, #84]	@ (80027f0 <HAL_I2C_MspInit+0x88>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	613b      	str	r3, [r7, #16]
 80027a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80027a6:	23c0      	movs	r3, #192	@ 0xc0
 80027a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027aa:	2312      	movs	r3, #18
 80027ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ae:	2300      	movs	r3, #0
 80027b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027b2:	2303      	movs	r3, #3
 80027b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80027b6:	2304      	movs	r3, #4
 80027b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ba:	f107 0314 	add.w	r3, r7, #20
 80027be:	4619      	mov	r1, r3
 80027c0:	480c      	ldr	r0, [pc, #48]	@ (80027f4 <HAL_I2C_MspInit+0x8c>)
 80027c2:	f001 f837 	bl	8003834 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027c6:	2300      	movs	r3, #0
 80027c8:	60fb      	str	r3, [r7, #12]
 80027ca:	4b09      	ldr	r3, [pc, #36]	@ (80027f0 <HAL_I2C_MspInit+0x88>)
 80027cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ce:	4a08      	ldr	r2, [pc, #32]	@ (80027f0 <HAL_I2C_MspInit+0x88>)
 80027d0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80027d6:	4b06      	ldr	r3, [pc, #24]	@ (80027f0 <HAL_I2C_MspInit+0x88>)
 80027d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027de:	60fb      	str	r3, [r7, #12]
 80027e0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80027e2:	bf00      	nop
 80027e4:	3728      	adds	r7, #40	@ 0x28
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	40005400 	.word	0x40005400
 80027f0:	40023800 	.word	0x40023800
 80027f4:	40020400 	.word	0x40020400

080027f8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002808:	d10d      	bne.n	8002826 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	60fb      	str	r3, [r7, #12]
 800280e:	4b09      	ldr	r3, [pc, #36]	@ (8002834 <HAL_TIM_Base_MspInit+0x3c>)
 8002810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002812:	4a08      	ldr	r2, [pc, #32]	@ (8002834 <HAL_TIM_Base_MspInit+0x3c>)
 8002814:	f043 0301 	orr.w	r3, r3, #1
 8002818:	6413      	str	r3, [r2, #64]	@ 0x40
 800281a:	4b06      	ldr	r3, [pc, #24]	@ (8002834 <HAL_TIM_Base_MspInit+0x3c>)
 800281c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	60fb      	str	r3, [r7, #12]
 8002824:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002826:	bf00      	nop
 8002828:	3714      	adds	r7, #20
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	40023800 	.word	0x40023800

08002838 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b08c      	sub	sp, #48	@ 0x30
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002840:	f107 031c 	add.w	r3, r7, #28
 8002844:	2200      	movs	r2, #0
 8002846:	601a      	str	r2, [r3, #0]
 8002848:	605a      	str	r2, [r3, #4]
 800284a:	609a      	str	r2, [r3, #8]
 800284c:	60da      	str	r2, [r3, #12]
 800284e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a36      	ldr	r2, [pc, #216]	@ (8002930 <HAL_UART_MspInit+0xf8>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d12d      	bne.n	80028b6 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800285a:	2300      	movs	r3, #0
 800285c:	61bb      	str	r3, [r7, #24]
 800285e:	4b35      	ldr	r3, [pc, #212]	@ (8002934 <HAL_UART_MspInit+0xfc>)
 8002860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002862:	4a34      	ldr	r2, [pc, #208]	@ (8002934 <HAL_UART_MspInit+0xfc>)
 8002864:	f043 0310 	orr.w	r3, r3, #16
 8002868:	6453      	str	r3, [r2, #68]	@ 0x44
 800286a:	4b32      	ldr	r3, [pc, #200]	@ (8002934 <HAL_UART_MspInit+0xfc>)
 800286c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286e:	f003 0310 	and.w	r3, r3, #16
 8002872:	61bb      	str	r3, [r7, #24]
 8002874:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002876:	2300      	movs	r3, #0
 8002878:	617b      	str	r3, [r7, #20]
 800287a:	4b2e      	ldr	r3, [pc, #184]	@ (8002934 <HAL_UART_MspInit+0xfc>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287e:	4a2d      	ldr	r2, [pc, #180]	@ (8002934 <HAL_UART_MspInit+0xfc>)
 8002880:	f043 0301 	orr.w	r3, r3, #1
 8002884:	6313      	str	r3, [r2, #48]	@ 0x30
 8002886:	4b2b      	ldr	r3, [pc, #172]	@ (8002934 <HAL_UART_MspInit+0xfc>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	617b      	str	r3, [r7, #20]
 8002890:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002892:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002896:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002898:	2302      	movs	r3, #2
 800289a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289c:	2300      	movs	r3, #0
 800289e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028a0:	2303      	movs	r3, #3
 80028a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80028a4:	2307      	movs	r3, #7
 80028a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028a8:	f107 031c 	add.w	r3, r7, #28
 80028ac:	4619      	mov	r1, r3
 80028ae:	4822      	ldr	r0, [pc, #136]	@ (8002938 <HAL_UART_MspInit+0x100>)
 80028b0:	f000 ffc0 	bl	8003834 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80028b4:	e038      	b.n	8002928 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a20      	ldr	r2, [pc, #128]	@ (800293c <HAL_UART_MspInit+0x104>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d133      	bne.n	8002928 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80028c0:	2300      	movs	r3, #0
 80028c2:	613b      	str	r3, [r7, #16]
 80028c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002934 <HAL_UART_MspInit+0xfc>)
 80028c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c8:	4a1a      	ldr	r2, [pc, #104]	@ (8002934 <HAL_UART_MspInit+0xfc>)
 80028ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80028d0:	4b18      	ldr	r3, [pc, #96]	@ (8002934 <HAL_UART_MspInit+0xfc>)
 80028d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d8:	613b      	str	r3, [r7, #16]
 80028da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028dc:	2300      	movs	r3, #0
 80028de:	60fb      	str	r3, [r7, #12]
 80028e0:	4b14      	ldr	r3, [pc, #80]	@ (8002934 <HAL_UART_MspInit+0xfc>)
 80028e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e4:	4a13      	ldr	r2, [pc, #76]	@ (8002934 <HAL_UART_MspInit+0xfc>)
 80028e6:	f043 0301 	orr.w	r3, r3, #1
 80028ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ec:	4b11      	ldr	r3, [pc, #68]	@ (8002934 <HAL_UART_MspInit+0xfc>)
 80028ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f0:	f003 0301 	and.w	r3, r3, #1
 80028f4:	60fb      	str	r3, [r7, #12]
 80028f6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80028f8:	230c      	movs	r3, #12
 80028fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028fc:	2302      	movs	r3, #2
 80028fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002900:	2300      	movs	r3, #0
 8002902:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002904:	2303      	movs	r3, #3
 8002906:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002908:	2307      	movs	r3, #7
 800290a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800290c:	f107 031c 	add.w	r3, r7, #28
 8002910:	4619      	mov	r1, r3
 8002912:	4809      	ldr	r0, [pc, #36]	@ (8002938 <HAL_UART_MspInit+0x100>)
 8002914:	f000 ff8e 	bl	8003834 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002918:	2200      	movs	r2, #0
 800291a:	2105      	movs	r1, #5
 800291c:	2026      	movs	r0, #38	@ 0x26
 800291e:	f000 fecd 	bl	80036bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002922:	2026      	movs	r0, #38	@ 0x26
 8002924:	f000 fee6 	bl	80036f4 <HAL_NVIC_EnableIRQ>
}
 8002928:	bf00      	nop
 800292a:	3730      	adds	r7, #48	@ 0x30
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	40011000 	.word	0x40011000
 8002934:	40023800 	.word	0x40023800
 8002938:	40020000 	.word	0x40020000
 800293c:	40004400 	.word	0x40004400

08002940 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b08e      	sub	sp, #56	@ 0x38
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002948:	2300      	movs	r3, #0
 800294a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800294c:	2300      	movs	r3, #0
 800294e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8002950:	2300      	movs	r3, #0
 8002952:	60fb      	str	r3, [r7, #12]
 8002954:	4b33      	ldr	r3, [pc, #204]	@ (8002a24 <HAL_InitTick+0xe4>)
 8002956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002958:	4a32      	ldr	r2, [pc, #200]	@ (8002a24 <HAL_InitTick+0xe4>)
 800295a:	f043 0308 	orr.w	r3, r3, #8
 800295e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002960:	4b30      	ldr	r3, [pc, #192]	@ (8002a24 <HAL_InitTick+0xe4>)
 8002962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002964:	f003 0308 	and.w	r3, r3, #8
 8002968:	60fb      	str	r3, [r7, #12]
 800296a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800296c:	f107 0210 	add.w	r2, r7, #16
 8002970:	f107 0314 	add.w	r3, r7, #20
 8002974:	4611      	mov	r1, r2
 8002976:	4618      	mov	r0, r3
 8002978:	f002 fa22 	bl	8004dc0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800297c:	6a3b      	ldr	r3, [r7, #32]
 800297e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002982:	2b00      	cmp	r3, #0
 8002984:	d103      	bne.n	800298e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002986:	f002 f9f3 	bl	8004d70 <HAL_RCC_GetPCLK1Freq>
 800298a:	6378      	str	r0, [r7, #52]	@ 0x34
 800298c:	e004      	b.n	8002998 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800298e:	f002 f9ef 	bl	8004d70 <HAL_RCC_GetPCLK1Freq>
 8002992:	4603      	mov	r3, r0
 8002994:	005b      	lsls	r3, r3, #1
 8002996:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800299a:	4a23      	ldr	r2, [pc, #140]	@ (8002a28 <HAL_InitTick+0xe8>)
 800299c:	fba2 2303 	umull	r2, r3, r2, r3
 80029a0:	0c9b      	lsrs	r3, r3, #18
 80029a2:	3b01      	subs	r3, #1
 80029a4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 80029a6:	4b21      	ldr	r3, [pc, #132]	@ (8002a2c <HAL_InitTick+0xec>)
 80029a8:	4a21      	ldr	r2, [pc, #132]	@ (8002a30 <HAL_InitTick+0xf0>)
 80029aa:	601a      	str	r2, [r3, #0]
   * Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 80029ac:	4b1f      	ldr	r3, [pc, #124]	@ (8002a2c <HAL_InitTick+0xec>)
 80029ae:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80029b2:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 80029b4:	4a1d      	ldr	r2, [pc, #116]	@ (8002a2c <HAL_InitTick+0xec>)
 80029b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029b8:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80029ba:	4b1c      	ldr	r3, [pc, #112]	@ (8002a2c <HAL_InitTick+0xec>)
 80029bc:	2200      	movs	r2, #0
 80029be:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029c0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a2c <HAL_InitTick+0xec>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029c6:	4b19      	ldr	r3, [pc, #100]	@ (8002a2c <HAL_InitTick+0xec>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 80029cc:	4817      	ldr	r0, [pc, #92]	@ (8002a2c <HAL_InitTick+0xec>)
 80029ce:	f002 fa29 	bl	8004e24 <HAL_TIM_Base_Init>
 80029d2:	4603      	mov	r3, r0
 80029d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80029d8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d11b      	bne.n	8002a18 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 80029e0:	4812      	ldr	r0, [pc, #72]	@ (8002a2c <HAL_InitTick+0xec>)
 80029e2:	f002 fac9 	bl	8004f78 <HAL_TIM_Base_Start_IT>
 80029e6:	4603      	mov	r3, r0
 80029e8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80029ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d111      	bne.n	8002a18 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80029f4:	2032      	movs	r0, #50	@ 0x32
 80029f6:	f000 fe7d 	bl	80036f4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2b0f      	cmp	r3, #15
 80029fe:	d808      	bhi.n	8002a12 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8002a00:	2200      	movs	r2, #0
 8002a02:	6879      	ldr	r1, [r7, #4]
 8002a04:	2032      	movs	r0, #50	@ 0x32
 8002a06:	f000 fe59 	bl	80036bc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002a0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002a34 <HAL_InitTick+0xf4>)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6013      	str	r3, [r2, #0]
 8002a10:	e002      	b.n	8002a18 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002a18:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3738      	adds	r7, #56	@ 0x38
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	40023800 	.word	0x40023800
 8002a28:	431bde83 	.word	0x431bde83
 8002a2c:	200004d8 	.word	0x200004d8
 8002a30:	40000c00 	.word	0x40000c00
 8002a34:	2000002c 	.word	0x2000002c

08002a38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a3c:	bf00      	nop
 8002a3e:	e7fd      	b.n	8002a3c <NMI_Handler+0x4>

08002a40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a44:	bf00      	nop
 8002a46:	e7fd      	b.n	8002a44 <HardFault_Handler+0x4>

08002a48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a4c:	bf00      	nop
 8002a4e:	e7fd      	b.n	8002a4c <MemManage_Handler+0x4>

08002a50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a54:	bf00      	nop
 8002a56:	e7fd      	b.n	8002a54 <BusFault_Handler+0x4>

08002a58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a5c:	bf00      	nop
 8002a5e:	e7fd      	b.n	8002a5c <UsageFault_Handler+0x4>

08002a60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a64:	bf00      	nop
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
	...

08002a70 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002a74:	4802      	ldr	r0, [pc, #8]	@ (8002a80 <USART2_IRQHandler+0x10>)
 8002a76:	f002 ff63 	bl	8005940 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002a7a:	bf00      	nop
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	20000358 	.word	0x20000358

08002a84 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002a88:	4802      	ldr	r0, [pc, #8]	@ (8002a94 <TIM5_IRQHandler+0x10>)
 8002a8a:	f002 fad7 	bl	800503c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	200004d8 	.word	0x200004d8

08002a98 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  return 1;
 8002a9c:	2301      	movs	r3, #1
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <_kill>:

int _kill(int pid, int sig)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ab2:	f008 fadb 	bl	800b06c <__errno>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2216      	movs	r2, #22
 8002aba:	601a      	str	r2, [r3, #0]
  return -1;
 8002abc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <_exit>:

void _exit (int status)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002ad0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f7ff ffe7 	bl	8002aa8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ada:	bf00      	nop
 8002adc:	e7fd      	b.n	8002ada <_exit+0x12>

08002ade <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b086      	sub	sp, #24
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	60f8      	str	r0, [r7, #12]
 8002ae6:	60b9      	str	r1, [r7, #8]
 8002ae8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aea:	2300      	movs	r3, #0
 8002aec:	617b      	str	r3, [r7, #20]
 8002aee:	e00a      	b.n	8002b06 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002af0:	f3af 8000 	nop.w
 8002af4:	4601      	mov	r1, r0
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	1c5a      	adds	r2, r3, #1
 8002afa:	60ba      	str	r2, [r7, #8]
 8002afc:	b2ca      	uxtb	r2, r1
 8002afe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	3301      	adds	r3, #1
 8002b04:	617b      	str	r3, [r7, #20]
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	dbf0      	blt.n	8002af0 <_read+0x12>
  }

  return len;
 8002b0e:	687b      	ldr	r3, [r7, #4]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3718      	adds	r7, #24
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b086      	sub	sp, #24
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	60f8      	str	r0, [r7, #12]
 8002b20:	60b9      	str	r1, [r7, #8]
 8002b22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b24:	2300      	movs	r3, #0
 8002b26:	617b      	str	r3, [r7, #20]
 8002b28:	e009      	b.n	8002b3e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	1c5a      	adds	r2, r3, #1
 8002b2e:	60ba      	str	r2, [r7, #8]
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	617b      	str	r3, [r7, #20]
 8002b3e:	697a      	ldr	r2, [r7, #20]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	429a      	cmp	r2, r3
 8002b44:	dbf1      	blt.n	8002b2a <_write+0x12>
  }
  return len;
 8002b46:	687b      	ldr	r3, [r7, #4]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3718      	adds	r7, #24
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <_close>:

int _close(int file)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b78:	605a      	str	r2, [r3, #4]
  return 0;
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <_isatty>:

int _isatty(int file)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b90:	2301      	movs	r3, #1
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr

08002b9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	b085      	sub	sp, #20
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	60f8      	str	r0, [r7, #12]
 8002ba6:	60b9      	str	r1, [r7, #8]
 8002ba8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002baa:	2300      	movs	r3, #0
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3714      	adds	r7, #20
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b086      	sub	sp, #24
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bc0:	4a14      	ldr	r2, [pc, #80]	@ (8002c14 <_sbrk+0x5c>)
 8002bc2:	4b15      	ldr	r3, [pc, #84]	@ (8002c18 <_sbrk+0x60>)
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bcc:	4b13      	ldr	r3, [pc, #76]	@ (8002c1c <_sbrk+0x64>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d102      	bne.n	8002bda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bd4:	4b11      	ldr	r3, [pc, #68]	@ (8002c1c <_sbrk+0x64>)
 8002bd6:	4a12      	ldr	r2, [pc, #72]	@ (8002c20 <_sbrk+0x68>)
 8002bd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bda:	4b10      	ldr	r3, [pc, #64]	@ (8002c1c <_sbrk+0x64>)
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4413      	add	r3, r2
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d207      	bcs.n	8002bf8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002be8:	f008 fa40 	bl	800b06c <__errno>
 8002bec:	4603      	mov	r3, r0
 8002bee:	220c      	movs	r2, #12
 8002bf0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8002bf6:	e009      	b.n	8002c0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bf8:	4b08      	ldr	r3, [pc, #32]	@ (8002c1c <_sbrk+0x64>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bfe:	4b07      	ldr	r3, [pc, #28]	@ (8002c1c <_sbrk+0x64>)
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4413      	add	r3, r2
 8002c06:	4a05      	ldr	r2, [pc, #20]	@ (8002c1c <_sbrk+0x64>)
 8002c08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3718      	adds	r7, #24
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	20020000 	.word	0x20020000
 8002c18:	00000400 	.word	0x00000400
 8002c1c:	20000520 	.word	0x20000520
 8002c20:	20005060 	.word	0x20005060

08002c24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c28:	4b06      	ldr	r3, [pc, #24]	@ (8002c44 <SystemInit+0x20>)
 8002c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c2e:	4a05      	ldr	r2, [pc, #20]	@ (8002c44 <SystemInit+0x20>)
 8002c30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c38:	bf00      	nop
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	e000ed00 	.word	0xe000ed00

08002c48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c80 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c4c:	f7ff ffea 	bl	8002c24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c50:	480c      	ldr	r0, [pc, #48]	@ (8002c84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c52:	490d      	ldr	r1, [pc, #52]	@ (8002c88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c54:	4a0d      	ldr	r2, [pc, #52]	@ (8002c8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c58:	e002      	b.n	8002c60 <LoopCopyDataInit>

08002c5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c5e:	3304      	adds	r3, #4

08002c60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c64:	d3f9      	bcc.n	8002c5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c66:	4a0a      	ldr	r2, [pc, #40]	@ (8002c90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c68:	4c0a      	ldr	r4, [pc, #40]	@ (8002c94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c6c:	e001      	b.n	8002c72 <LoopFillZerobss>

08002c6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c70:	3204      	adds	r2, #4

08002c72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c74:	d3fb      	bcc.n	8002c6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c76:	f008 f9ff 	bl	800b078 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c7a:	f7fe fbb5 	bl	80013e8 <main>
  bx  lr    
 8002c7e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c88:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8002c8c:	0800e2dc 	.word	0x0800e2dc
  ldr r2, =_sbss
 8002c90:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8002c94:	2000505c 	.word	0x2000505c

08002c98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c98:	e7fe      	b.n	8002c98 <ADC_IRQHandler>
	...

08002c9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ca0:	4b0e      	ldr	r3, [pc, #56]	@ (8002cdc <HAL_Init+0x40>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a0d      	ldr	r2, [pc, #52]	@ (8002cdc <HAL_Init+0x40>)
 8002ca6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002caa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002cac:	4b0b      	ldr	r3, [pc, #44]	@ (8002cdc <HAL_Init+0x40>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a0a      	ldr	r2, [pc, #40]	@ (8002cdc <HAL_Init+0x40>)
 8002cb2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002cb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cb8:	4b08      	ldr	r3, [pc, #32]	@ (8002cdc <HAL_Init+0x40>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a07      	ldr	r2, [pc, #28]	@ (8002cdc <HAL_Init+0x40>)
 8002cbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cc4:	2003      	movs	r0, #3
 8002cc6:	f000 fcee 	bl	80036a6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cca:	200f      	movs	r0, #15
 8002ccc:	f7ff fe38 	bl	8002940 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cd0:	f7ff fcda 	bl	8002688 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	40023c00 	.word	0x40023c00

08002ce0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ce4:	4b06      	ldr	r3, [pc, #24]	@ (8002d00 <HAL_IncTick+0x20>)
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	4b06      	ldr	r3, [pc, #24]	@ (8002d04 <HAL_IncTick+0x24>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4413      	add	r3, r2
 8002cf0:	4a04      	ldr	r2, [pc, #16]	@ (8002d04 <HAL_IncTick+0x24>)
 8002cf2:	6013      	str	r3, [r2, #0]
}
 8002cf4:	bf00      	nop
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	20000030 	.word	0x20000030
 8002d04:	20000524 	.word	0x20000524

08002d08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d0c:	4b03      	ldr	r3, [pc, #12]	@ (8002d1c <HAL_GetTick+0x14>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	20000524 	.word	0x20000524

08002d20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d28:	f7ff ffee 	bl	8002d08 <HAL_GetTick>
 8002d2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d38:	d005      	beq.n	8002d46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d64 <HAL_Delay+0x44>)
 8002d3c:	781b      	ldrb	r3, [r3, #0]
 8002d3e:	461a      	mov	r2, r3
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	4413      	add	r3, r2
 8002d44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d46:	bf00      	nop
 8002d48:	f7ff ffde 	bl	8002d08 <HAL_GetTick>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	68fa      	ldr	r2, [r7, #12]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d8f7      	bhi.n	8002d48 <HAL_Delay+0x28>
  {
  }
}
 8002d58:	bf00      	nop
 8002d5a:	bf00      	nop
 8002d5c:	3710      	adds	r7, #16
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	20000030 	.word	0x20000030

08002d68 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d70:	2300      	movs	r3, #0
 8002d72:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d101      	bne.n	8002d7e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e033      	b.n	8002de6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d109      	bne.n	8002d9a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f7ff fcaa 	bl	80026e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2200      	movs	r2, #0
 8002d96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9e:	f003 0310 	and.w	r3, r3, #16
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d118      	bne.n	8002dd8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002daa:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002dae:	f023 0302 	bic.w	r3, r3, #2
 8002db2:	f043 0202 	orr.w	r2, r3, #2
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 faca 	bl	8003354 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dca:	f023 0303 	bic.w	r3, r3, #3
 8002dce:	f043 0201 	orr.w	r2, r3, #1
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	641a      	str	r2, [r3, #64]	@ 0x40
 8002dd6:	e001      	b.n	8002ddc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3710      	adds	r7, #16
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
	...

08002df0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d101      	bne.n	8002e0a <HAL_ADC_Start+0x1a>
 8002e06:	2302      	movs	r3, #2
 8002e08:	e097      	b.n	8002f3a <HAL_ADC_Start+0x14a>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	f003 0301 	and.w	r3, r3, #1
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d018      	beq.n	8002e52 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	689a      	ldr	r2, [r3, #8]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f042 0201 	orr.w	r2, r2, #1
 8002e2e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e30:	4b45      	ldr	r3, [pc, #276]	@ (8002f48 <HAL_ADC_Start+0x158>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a45      	ldr	r2, [pc, #276]	@ (8002f4c <HAL_ADC_Start+0x15c>)
 8002e36:	fba2 2303 	umull	r2, r3, r2, r3
 8002e3a:	0c9a      	lsrs	r2, r3, #18
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	4413      	add	r3, r2
 8002e42:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002e44:	e002      	b.n	8002e4c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	3b01      	subs	r3, #1
 8002e4a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d1f9      	bne.n	8002e46 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f003 0301 	and.w	r3, r3, #1
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d15f      	bne.n	8002f20 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e64:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002e68:	f023 0301 	bic.w	r3, r3, #1
 8002e6c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d007      	beq.n	8002e92 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e86:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002e8a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e9e:	d106      	bne.n	8002eae <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ea4:	f023 0206 	bic.w	r2, r3, #6
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	645a      	str	r2, [r3, #68]	@ 0x44
 8002eac:	e002      	b.n	8002eb4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ebc:	4b24      	ldr	r3, [pc, #144]	@ (8002f50 <HAL_ADC_Start+0x160>)
 8002ebe:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002ec8:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f003 031f 	and.w	r3, r3, #31
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d10f      	bne.n	8002ef6 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d129      	bne.n	8002f38 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	689a      	ldr	r2, [r3, #8]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002ef2:	609a      	str	r2, [r3, #8]
 8002ef4:	e020      	b.n	8002f38 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a16      	ldr	r2, [pc, #88]	@ (8002f54 <HAL_ADC_Start+0x164>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d11b      	bne.n	8002f38 <HAL_ADC_Start+0x148>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d114      	bne.n	8002f38 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	689a      	ldr	r2, [r3, #8]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002f1c:	609a      	str	r2, [r3, #8]
 8002f1e:	e00b      	b.n	8002f38 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f24:	f043 0210 	orr.w	r2, r3, #16
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f30:	f043 0201 	orr.w	r2, r3, #1
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3714      	adds	r7, #20
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	20000028 	.word	0x20000028
 8002f4c:	431bde83 	.word	0x431bde83
 8002f50:	40012300 	.word	0x40012300
 8002f54:	40012000 	.word	0x40012000

08002f58 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d101      	bne.n	8002f6e <HAL_ADC_Stop+0x16>
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	e021      	b.n	8002fb2 <HAL_ADC_Stop+0x5a>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2201      	movs	r2, #1
 8002f72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	689a      	ldr	r2, [r3, #8]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f022 0201 	bic.w	r2, r2, #1
 8002f84:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f003 0301 	and.w	r3, r3, #1
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d109      	bne.n	8002fa8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f98:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002f9c:	f023 0301 	bic.w	r3, r3, #1
 8002fa0:	f043 0201 	orr.w	r2, r3, #1
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002fb0:	2300      	movs	r3, #0
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	370c      	adds	r7, #12
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr

08002fbe <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	b084      	sub	sp, #16
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
 8002fc6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fda:	d113      	bne.n	8003004 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002fe6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fea:	d10b      	bne.n	8003004 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff0:	f043 0220 	orr.w	r2, r3, #32
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e063      	b.n	80030cc <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003004:	f7ff fe80 	bl	8002d08 <HAL_GetTick>
 8003008:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800300a:	e021      	b.n	8003050 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003012:	d01d      	beq.n	8003050 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d007      	beq.n	800302a <HAL_ADC_PollForConversion+0x6c>
 800301a:	f7ff fe75 	bl	8002d08 <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d212      	bcs.n	8003050 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	2b02      	cmp	r3, #2
 8003036:	d00b      	beq.n	8003050 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303c:	f043 0204 	orr.w	r2, r3, #4
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800304c:	2303      	movs	r3, #3
 800304e:	e03d      	b.n	80030cc <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0302 	and.w	r3, r3, #2
 800305a:	2b02      	cmp	r3, #2
 800305c:	d1d6      	bne.n	800300c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f06f 0212 	mvn.w	r2, #18
 8003066:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d123      	bne.n	80030ca <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003086:	2b00      	cmp	r3, #0
 8003088:	d11f      	bne.n	80030ca <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003090:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003094:	2b00      	cmp	r3, #0
 8003096:	d006      	beq.n	80030a6 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d111      	bne.n	80030ca <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030aa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d105      	bne.n	80030ca <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c2:	f043 0201 	orr.w	r2, r3, #1
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80030ca:	2300      	movs	r3, #0
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3710      	adds	r7, #16
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	370c      	adds	r7, #12
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
	...

080030f0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b085      	sub	sp, #20
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80030fa:	2300      	movs	r3, #0
 80030fc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003104:	2b01      	cmp	r3, #1
 8003106:	d101      	bne.n	800310c <HAL_ADC_ConfigChannel+0x1c>
 8003108:	2302      	movs	r3, #2
 800310a:	e113      	b.n	8003334 <HAL_ADC_ConfigChannel+0x244>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2b09      	cmp	r3, #9
 800311a:	d925      	bls.n	8003168 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	68d9      	ldr	r1, [r3, #12]
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	b29b      	uxth	r3, r3
 8003128:	461a      	mov	r2, r3
 800312a:	4613      	mov	r3, r2
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	4413      	add	r3, r2
 8003130:	3b1e      	subs	r3, #30
 8003132:	2207      	movs	r2, #7
 8003134:	fa02 f303 	lsl.w	r3, r2, r3
 8003138:	43da      	mvns	r2, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	400a      	ands	r2, r1
 8003140:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	68d9      	ldr	r1, [r3, #12]
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	689a      	ldr	r2, [r3, #8]
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	b29b      	uxth	r3, r3
 8003152:	4618      	mov	r0, r3
 8003154:	4603      	mov	r3, r0
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	4403      	add	r3, r0
 800315a:	3b1e      	subs	r3, #30
 800315c:	409a      	lsls	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	430a      	orrs	r2, r1
 8003164:	60da      	str	r2, [r3, #12]
 8003166:	e022      	b.n	80031ae <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6919      	ldr	r1, [r3, #16]
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	b29b      	uxth	r3, r3
 8003174:	461a      	mov	r2, r3
 8003176:	4613      	mov	r3, r2
 8003178:	005b      	lsls	r3, r3, #1
 800317a:	4413      	add	r3, r2
 800317c:	2207      	movs	r2, #7
 800317e:	fa02 f303 	lsl.w	r3, r2, r3
 8003182:	43da      	mvns	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	400a      	ands	r2, r1
 800318a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6919      	ldr	r1, [r3, #16]
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	689a      	ldr	r2, [r3, #8]
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	b29b      	uxth	r3, r3
 800319c:	4618      	mov	r0, r3
 800319e:	4603      	mov	r3, r0
 80031a0:	005b      	lsls	r3, r3, #1
 80031a2:	4403      	add	r3, r0
 80031a4:	409a      	lsls	r2, r3
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	430a      	orrs	r2, r1
 80031ac:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	2b06      	cmp	r3, #6
 80031b4:	d824      	bhi.n	8003200 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	685a      	ldr	r2, [r3, #4]
 80031c0:	4613      	mov	r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	4413      	add	r3, r2
 80031c6:	3b05      	subs	r3, #5
 80031c8:	221f      	movs	r2, #31
 80031ca:	fa02 f303 	lsl.w	r3, r2, r3
 80031ce:	43da      	mvns	r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	400a      	ands	r2, r1
 80031d6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	b29b      	uxth	r3, r3
 80031e4:	4618      	mov	r0, r3
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	685a      	ldr	r2, [r3, #4]
 80031ea:	4613      	mov	r3, r2
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	4413      	add	r3, r2
 80031f0:	3b05      	subs	r3, #5
 80031f2:	fa00 f203 	lsl.w	r2, r0, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	430a      	orrs	r2, r1
 80031fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80031fe:	e04c      	b.n	800329a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	2b0c      	cmp	r3, #12
 8003206:	d824      	bhi.n	8003252 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	685a      	ldr	r2, [r3, #4]
 8003212:	4613      	mov	r3, r2
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	4413      	add	r3, r2
 8003218:	3b23      	subs	r3, #35	@ 0x23
 800321a:	221f      	movs	r2, #31
 800321c:	fa02 f303 	lsl.w	r3, r2, r3
 8003220:	43da      	mvns	r2, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	400a      	ands	r2, r1
 8003228:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	b29b      	uxth	r3, r3
 8003236:	4618      	mov	r0, r3
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685a      	ldr	r2, [r3, #4]
 800323c:	4613      	mov	r3, r2
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	4413      	add	r3, r2
 8003242:	3b23      	subs	r3, #35	@ 0x23
 8003244:	fa00 f203 	lsl.w	r2, r0, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	430a      	orrs	r2, r1
 800324e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003250:	e023      	b.n	800329a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685a      	ldr	r2, [r3, #4]
 800325c:	4613      	mov	r3, r2
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	4413      	add	r3, r2
 8003262:	3b41      	subs	r3, #65	@ 0x41
 8003264:	221f      	movs	r2, #31
 8003266:	fa02 f303 	lsl.w	r3, r2, r3
 800326a:	43da      	mvns	r2, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	400a      	ands	r2, r1
 8003272:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	b29b      	uxth	r3, r3
 8003280:	4618      	mov	r0, r3
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685a      	ldr	r2, [r3, #4]
 8003286:	4613      	mov	r3, r2
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	4413      	add	r3, r2
 800328c:	3b41      	subs	r3, #65	@ 0x41
 800328e:	fa00 f203 	lsl.w	r2, r0, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	430a      	orrs	r2, r1
 8003298:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800329a:	4b29      	ldr	r3, [pc, #164]	@ (8003340 <HAL_ADC_ConfigChannel+0x250>)
 800329c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a28      	ldr	r2, [pc, #160]	@ (8003344 <HAL_ADC_ConfigChannel+0x254>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d10f      	bne.n	80032c8 <HAL_ADC_ConfigChannel+0x1d8>
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2b12      	cmp	r3, #18
 80032ae:	d10b      	bne.n	80032c8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a1d      	ldr	r2, [pc, #116]	@ (8003344 <HAL_ADC_ConfigChannel+0x254>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d12b      	bne.n	800332a <HAL_ADC_ConfigChannel+0x23a>
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a1c      	ldr	r2, [pc, #112]	@ (8003348 <HAL_ADC_ConfigChannel+0x258>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d003      	beq.n	80032e4 <HAL_ADC_ConfigChannel+0x1f4>
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2b11      	cmp	r3, #17
 80032e2:	d122      	bne.n	800332a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a11      	ldr	r2, [pc, #68]	@ (8003348 <HAL_ADC_ConfigChannel+0x258>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d111      	bne.n	800332a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003306:	4b11      	ldr	r3, [pc, #68]	@ (800334c <HAL_ADC_ConfigChannel+0x25c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a11      	ldr	r2, [pc, #68]	@ (8003350 <HAL_ADC_ConfigChannel+0x260>)
 800330c:	fba2 2303 	umull	r2, r3, r2, r3
 8003310:	0c9a      	lsrs	r2, r3, #18
 8003312:	4613      	mov	r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	4413      	add	r3, r2
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800331c:	e002      	b.n	8003324 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	3b01      	subs	r3, #1
 8003322:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d1f9      	bne.n	800331e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3714      	adds	r7, #20
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr
 8003340:	40012300 	.word	0x40012300
 8003344:	40012000 	.word	0x40012000
 8003348:	10000012 	.word	0x10000012
 800334c:	20000028 	.word	0x20000028
 8003350:	431bde83 	.word	0x431bde83

08003354 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003354:	b480      	push	{r7}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800335c:	4b79      	ldr	r3, [pc, #484]	@ (8003544 <ADC_Init+0x1f0>)
 800335e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	685a      	ldr	r2, [r3, #4]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	431a      	orrs	r2, r3
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	685a      	ldr	r2, [r3, #4]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003388:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	6859      	ldr	r1, [r3, #4]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	691b      	ldr	r3, [r3, #16]
 8003394:	021a      	lsls	r2, r3, #8
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	430a      	orrs	r2, r1
 800339c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	685a      	ldr	r2, [r3, #4]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80033ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	6859      	ldr	r1, [r3, #4]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689a      	ldr	r2, [r3, #8]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	430a      	orrs	r2, r1
 80033be:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	689a      	ldr	r2, [r3, #8]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	6899      	ldr	r1, [r3, #8]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	68da      	ldr	r2, [r3, #12]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	430a      	orrs	r2, r1
 80033e0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033e6:	4a58      	ldr	r2, [pc, #352]	@ (8003548 <ADC_Init+0x1f4>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d022      	beq.n	8003432 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	689a      	ldr	r2, [r3, #8]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80033fa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	6899      	ldr	r1, [r3, #8]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	430a      	orrs	r2, r1
 800340c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	689a      	ldr	r2, [r3, #8]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800341c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	6899      	ldr	r1, [r3, #8]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	430a      	orrs	r2, r1
 800342e:	609a      	str	r2, [r3, #8]
 8003430:	e00f      	b.n	8003452 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	689a      	ldr	r2, [r3, #8]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003440:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	689a      	ldr	r2, [r3, #8]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003450:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	689a      	ldr	r2, [r3, #8]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f022 0202 	bic.w	r2, r2, #2
 8003460:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	6899      	ldr	r1, [r3, #8]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	7e1b      	ldrb	r3, [r3, #24]
 800346c:	005a      	lsls	r2, r3, #1
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	430a      	orrs	r2, r1
 8003474:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f893 3020 	ldrb.w	r3, [r3, #32]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d01b      	beq.n	80034b8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	685a      	ldr	r2, [r3, #4]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800348e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	685a      	ldr	r2, [r3, #4]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800349e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	6859      	ldr	r1, [r3, #4]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034aa:	3b01      	subs	r3, #1
 80034ac:	035a      	lsls	r2, r3, #13
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	430a      	orrs	r2, r1
 80034b4:	605a      	str	r2, [r3, #4]
 80034b6:	e007      	b.n	80034c8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	685a      	ldr	r2, [r3, #4]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034c6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80034d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	69db      	ldr	r3, [r3, #28]
 80034e2:	3b01      	subs	r3, #1
 80034e4:	051a      	lsls	r2, r3, #20
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	430a      	orrs	r2, r1
 80034ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	689a      	ldr	r2, [r3, #8]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80034fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	6899      	ldr	r1, [r3, #8]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800350a:	025a      	lsls	r2, r3, #9
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	430a      	orrs	r2, r1
 8003512:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	689a      	ldr	r2, [r3, #8]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003522:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	6899      	ldr	r1, [r3, #8]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	695b      	ldr	r3, [r3, #20]
 800352e:	029a      	lsls	r2, r3, #10
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	430a      	orrs	r2, r1
 8003536:	609a      	str	r2, [r3, #8]
}
 8003538:	bf00      	nop
 800353a:	3714      	adds	r7, #20
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr
 8003544:	40012300 	.word	0x40012300
 8003548:	0f000001 	.word	0x0f000001

0800354c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800354c:	b480      	push	{r7}
 800354e:	b085      	sub	sp, #20
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f003 0307 	and.w	r3, r3, #7
 800355a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800355c:	4b0c      	ldr	r3, [pc, #48]	@ (8003590 <__NVIC_SetPriorityGrouping+0x44>)
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003562:	68ba      	ldr	r2, [r7, #8]
 8003564:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003568:	4013      	ands	r3, r2
 800356a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003574:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003578:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800357c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800357e:	4a04      	ldr	r2, [pc, #16]	@ (8003590 <__NVIC_SetPriorityGrouping+0x44>)
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	60d3      	str	r3, [r2, #12]
}
 8003584:	bf00      	nop
 8003586:	3714      	adds	r7, #20
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr
 8003590:	e000ed00 	.word	0xe000ed00

08003594 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003594:	b480      	push	{r7}
 8003596:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003598:	4b04      	ldr	r3, [pc, #16]	@ (80035ac <__NVIC_GetPriorityGrouping+0x18>)
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	0a1b      	lsrs	r3, r3, #8
 800359e:	f003 0307 	and.w	r3, r3, #7
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr
 80035ac:	e000ed00 	.word	0xe000ed00

080035b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	4603      	mov	r3, r0
 80035b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	db0b      	blt.n	80035da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035c2:	79fb      	ldrb	r3, [r7, #7]
 80035c4:	f003 021f 	and.w	r2, r3, #31
 80035c8:	4907      	ldr	r1, [pc, #28]	@ (80035e8 <__NVIC_EnableIRQ+0x38>)
 80035ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ce:	095b      	lsrs	r3, r3, #5
 80035d0:	2001      	movs	r0, #1
 80035d2:	fa00 f202 	lsl.w	r2, r0, r2
 80035d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035da:	bf00      	nop
 80035dc:	370c      	adds	r7, #12
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	e000e100 	.word	0xe000e100

080035ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	4603      	mov	r3, r0
 80035f4:	6039      	str	r1, [r7, #0]
 80035f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	db0a      	blt.n	8003616 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	b2da      	uxtb	r2, r3
 8003604:	490c      	ldr	r1, [pc, #48]	@ (8003638 <__NVIC_SetPriority+0x4c>)
 8003606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800360a:	0112      	lsls	r2, r2, #4
 800360c:	b2d2      	uxtb	r2, r2
 800360e:	440b      	add	r3, r1
 8003610:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003614:	e00a      	b.n	800362c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	b2da      	uxtb	r2, r3
 800361a:	4908      	ldr	r1, [pc, #32]	@ (800363c <__NVIC_SetPriority+0x50>)
 800361c:	79fb      	ldrb	r3, [r7, #7]
 800361e:	f003 030f 	and.w	r3, r3, #15
 8003622:	3b04      	subs	r3, #4
 8003624:	0112      	lsls	r2, r2, #4
 8003626:	b2d2      	uxtb	r2, r2
 8003628:	440b      	add	r3, r1
 800362a:	761a      	strb	r2, [r3, #24]
}
 800362c:	bf00      	nop
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr
 8003638:	e000e100 	.word	0xe000e100
 800363c:	e000ed00 	.word	0xe000ed00

08003640 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003640:	b480      	push	{r7}
 8003642:	b089      	sub	sp, #36	@ 0x24
 8003644:	af00      	add	r7, sp, #0
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f003 0307 	and.w	r3, r3, #7
 8003652:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	f1c3 0307 	rsb	r3, r3, #7
 800365a:	2b04      	cmp	r3, #4
 800365c:	bf28      	it	cs
 800365e:	2304      	movcs	r3, #4
 8003660:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003662:	69fb      	ldr	r3, [r7, #28]
 8003664:	3304      	adds	r3, #4
 8003666:	2b06      	cmp	r3, #6
 8003668:	d902      	bls.n	8003670 <NVIC_EncodePriority+0x30>
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	3b03      	subs	r3, #3
 800366e:	e000      	b.n	8003672 <NVIC_EncodePriority+0x32>
 8003670:	2300      	movs	r3, #0
 8003672:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003674:	f04f 32ff 	mov.w	r2, #4294967295
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	fa02 f303 	lsl.w	r3, r2, r3
 800367e:	43da      	mvns	r2, r3
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	401a      	ands	r2, r3
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003688:	f04f 31ff 	mov.w	r1, #4294967295
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	fa01 f303 	lsl.w	r3, r1, r3
 8003692:	43d9      	mvns	r1, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003698:	4313      	orrs	r3, r2
         );
}
 800369a:	4618      	mov	r0, r3
 800369c:	3724      	adds	r7, #36	@ 0x24
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr

080036a6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036a6:	b580      	push	{r7, lr}
 80036a8:	b082      	sub	sp, #8
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f7ff ff4c 	bl	800354c <__NVIC_SetPriorityGrouping>
}
 80036b4:	bf00      	nop
 80036b6:	3708      	adds	r7, #8
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036bc:	b580      	push	{r7, lr}
 80036be:	b086      	sub	sp, #24
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	4603      	mov	r3, r0
 80036c4:	60b9      	str	r1, [r7, #8]
 80036c6:	607a      	str	r2, [r7, #4]
 80036c8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036ca:	2300      	movs	r3, #0
 80036cc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036ce:	f7ff ff61 	bl	8003594 <__NVIC_GetPriorityGrouping>
 80036d2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	68b9      	ldr	r1, [r7, #8]
 80036d8:	6978      	ldr	r0, [r7, #20]
 80036da:	f7ff ffb1 	bl	8003640 <NVIC_EncodePriority>
 80036de:	4602      	mov	r2, r0
 80036e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036e4:	4611      	mov	r1, r2
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7ff ff80 	bl	80035ec <__NVIC_SetPriority>
}
 80036ec:	bf00      	nop
 80036ee:	3718      	adds	r7, #24
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	4603      	mov	r3, r0
 80036fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003702:	4618      	mov	r0, r3
 8003704:	f7ff ff54 	bl	80035b0 <__NVIC_EnableIRQ>
}
 8003708:	bf00      	nop
 800370a:	3708      	adds	r7, #8
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800371c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800371e:	f7ff faf3 	bl	8002d08 <HAL_GetTick>
 8003722:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800372a:	b2db      	uxtb	r3, r3
 800372c:	2b02      	cmp	r3, #2
 800372e:	d008      	beq.n	8003742 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2280      	movs	r2, #128	@ 0x80
 8003734:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2200      	movs	r2, #0
 800373a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e052      	b.n	80037e8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f022 0216 	bic.w	r2, r2, #22
 8003750:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	695a      	ldr	r2, [r3, #20]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003760:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003766:	2b00      	cmp	r3, #0
 8003768:	d103      	bne.n	8003772 <HAL_DMA_Abort+0x62>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800376e:	2b00      	cmp	r3, #0
 8003770:	d007      	beq.n	8003782 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f022 0208 	bic.w	r2, r2, #8
 8003780:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f022 0201 	bic.w	r2, r2, #1
 8003790:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003792:	e013      	b.n	80037bc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003794:	f7ff fab8 	bl	8002d08 <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	2b05      	cmp	r3, #5
 80037a0:	d90c      	bls.n	80037bc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2220      	movs	r2, #32
 80037a6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2203      	movs	r2, #3
 80037ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	e015      	b.n	80037e8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d1e4      	bne.n	8003794 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037ce:	223f      	movs	r2, #63	@ 0x3f
 80037d0:	409a      	lsls	r2, r3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2201      	movs	r2, #1
 80037da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80037e6:	2300      	movs	r3, #0
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3710      	adds	r7, #16
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	2b02      	cmp	r3, #2
 8003802:	d004      	beq.n	800380e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2280      	movs	r2, #128	@ 0x80
 8003808:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e00c      	b.n	8003828 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2205      	movs	r2, #5
 8003812:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f022 0201 	bic.w	r2, r2, #1
 8003824:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003826:	2300      	movs	r3, #0
}
 8003828:	4618      	mov	r0, r3
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003834:	b480      	push	{r7}
 8003836:	b089      	sub	sp, #36	@ 0x24
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800383e:	2300      	movs	r3, #0
 8003840:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003842:	2300      	movs	r3, #0
 8003844:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003846:	2300      	movs	r3, #0
 8003848:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800384a:	2300      	movs	r3, #0
 800384c:	61fb      	str	r3, [r7, #28]
 800384e:	e159      	b.n	8003b04 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003850:	2201      	movs	r2, #1
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	fa02 f303 	lsl.w	r3, r2, r3
 8003858:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	697a      	ldr	r2, [r7, #20]
 8003860:	4013      	ands	r3, r2
 8003862:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003864:	693a      	ldr	r2, [r7, #16]
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	429a      	cmp	r2, r3
 800386a:	f040 8148 	bne.w	8003afe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f003 0303 	and.w	r3, r3, #3
 8003876:	2b01      	cmp	r3, #1
 8003878:	d005      	beq.n	8003886 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003882:	2b02      	cmp	r3, #2
 8003884:	d130      	bne.n	80038e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	005b      	lsls	r3, r3, #1
 8003890:	2203      	movs	r2, #3
 8003892:	fa02 f303 	lsl.w	r3, r2, r3
 8003896:	43db      	mvns	r3, r3
 8003898:	69ba      	ldr	r2, [r7, #24]
 800389a:	4013      	ands	r3, r2
 800389c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	68da      	ldr	r2, [r3, #12]
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	005b      	lsls	r3, r3, #1
 80038a6:	fa02 f303 	lsl.w	r3, r2, r3
 80038aa:	69ba      	ldr	r2, [r7, #24]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	69ba      	ldr	r2, [r7, #24]
 80038b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038bc:	2201      	movs	r2, #1
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	fa02 f303 	lsl.w	r3, r2, r3
 80038c4:	43db      	mvns	r3, r3
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	4013      	ands	r3, r2
 80038ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	091b      	lsrs	r3, r3, #4
 80038d2:	f003 0201 	and.w	r2, r3, #1
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	fa02 f303 	lsl.w	r3, r2, r3
 80038dc:	69ba      	ldr	r2, [r7, #24]
 80038de:	4313      	orrs	r3, r2
 80038e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f003 0303 	and.w	r3, r3, #3
 80038f0:	2b03      	cmp	r3, #3
 80038f2:	d017      	beq.n	8003924 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	2203      	movs	r2, #3
 8003900:	fa02 f303 	lsl.w	r3, r2, r3
 8003904:	43db      	mvns	r3, r3
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	4013      	ands	r3, r2
 800390a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	689a      	ldr	r2, [r3, #8]
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	005b      	lsls	r3, r3, #1
 8003914:	fa02 f303 	lsl.w	r3, r2, r3
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	4313      	orrs	r3, r2
 800391c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	69ba      	ldr	r2, [r7, #24]
 8003922:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f003 0303 	and.w	r3, r3, #3
 800392c:	2b02      	cmp	r3, #2
 800392e:	d123      	bne.n	8003978 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	08da      	lsrs	r2, r3, #3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	3208      	adds	r2, #8
 8003938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800393c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	220f      	movs	r2, #15
 8003948:	fa02 f303 	lsl.w	r3, r2, r3
 800394c:	43db      	mvns	r3, r3
 800394e:	69ba      	ldr	r2, [r7, #24]
 8003950:	4013      	ands	r3, r2
 8003952:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	691a      	ldr	r2, [r3, #16]
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	f003 0307 	and.w	r3, r3, #7
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	fa02 f303 	lsl.w	r3, r2, r3
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	4313      	orrs	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	08da      	lsrs	r2, r3, #3
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	3208      	adds	r2, #8
 8003972:	69b9      	ldr	r1, [r7, #24]
 8003974:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	005b      	lsls	r3, r3, #1
 8003982:	2203      	movs	r2, #3
 8003984:	fa02 f303 	lsl.w	r3, r2, r3
 8003988:	43db      	mvns	r3, r3
 800398a:	69ba      	ldr	r2, [r7, #24]
 800398c:	4013      	ands	r3, r2
 800398e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f003 0203 	and.w	r2, r3, #3
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	fa02 f303 	lsl.w	r3, r2, r3
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	69ba      	ldr	r2, [r7, #24]
 80039aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 80a2 	beq.w	8003afe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ba:	2300      	movs	r3, #0
 80039bc:	60fb      	str	r3, [r7, #12]
 80039be:	4b57      	ldr	r3, [pc, #348]	@ (8003b1c <HAL_GPIO_Init+0x2e8>)
 80039c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039c2:	4a56      	ldr	r2, [pc, #344]	@ (8003b1c <HAL_GPIO_Init+0x2e8>)
 80039c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80039ca:	4b54      	ldr	r3, [pc, #336]	@ (8003b1c <HAL_GPIO_Init+0x2e8>)
 80039cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039d2:	60fb      	str	r3, [r7, #12]
 80039d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039d6:	4a52      	ldr	r2, [pc, #328]	@ (8003b20 <HAL_GPIO_Init+0x2ec>)
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	089b      	lsrs	r3, r3, #2
 80039dc:	3302      	adds	r3, #2
 80039de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	f003 0303 	and.w	r3, r3, #3
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	220f      	movs	r2, #15
 80039ee:	fa02 f303 	lsl.w	r3, r2, r3
 80039f2:	43db      	mvns	r3, r3
 80039f4:	69ba      	ldr	r2, [r7, #24]
 80039f6:	4013      	ands	r3, r2
 80039f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a49      	ldr	r2, [pc, #292]	@ (8003b24 <HAL_GPIO_Init+0x2f0>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d019      	beq.n	8003a36 <HAL_GPIO_Init+0x202>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a48      	ldr	r2, [pc, #288]	@ (8003b28 <HAL_GPIO_Init+0x2f4>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d013      	beq.n	8003a32 <HAL_GPIO_Init+0x1fe>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a47      	ldr	r2, [pc, #284]	@ (8003b2c <HAL_GPIO_Init+0x2f8>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d00d      	beq.n	8003a2e <HAL_GPIO_Init+0x1fa>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a46      	ldr	r2, [pc, #280]	@ (8003b30 <HAL_GPIO_Init+0x2fc>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d007      	beq.n	8003a2a <HAL_GPIO_Init+0x1f6>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a45      	ldr	r2, [pc, #276]	@ (8003b34 <HAL_GPIO_Init+0x300>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d101      	bne.n	8003a26 <HAL_GPIO_Init+0x1f2>
 8003a22:	2304      	movs	r3, #4
 8003a24:	e008      	b.n	8003a38 <HAL_GPIO_Init+0x204>
 8003a26:	2307      	movs	r3, #7
 8003a28:	e006      	b.n	8003a38 <HAL_GPIO_Init+0x204>
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e004      	b.n	8003a38 <HAL_GPIO_Init+0x204>
 8003a2e:	2302      	movs	r3, #2
 8003a30:	e002      	b.n	8003a38 <HAL_GPIO_Init+0x204>
 8003a32:	2301      	movs	r3, #1
 8003a34:	e000      	b.n	8003a38 <HAL_GPIO_Init+0x204>
 8003a36:	2300      	movs	r3, #0
 8003a38:	69fa      	ldr	r2, [r7, #28]
 8003a3a:	f002 0203 	and.w	r2, r2, #3
 8003a3e:	0092      	lsls	r2, r2, #2
 8003a40:	4093      	lsls	r3, r2
 8003a42:	69ba      	ldr	r2, [r7, #24]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a48:	4935      	ldr	r1, [pc, #212]	@ (8003b20 <HAL_GPIO_Init+0x2ec>)
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	089b      	lsrs	r3, r3, #2
 8003a4e:	3302      	adds	r3, #2
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a56:	4b38      	ldr	r3, [pc, #224]	@ (8003b38 <HAL_GPIO_Init+0x304>)
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	43db      	mvns	r3, r3
 8003a60:	69ba      	ldr	r2, [r7, #24]
 8003a62:	4013      	ands	r3, r2
 8003a64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d003      	beq.n	8003a7a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003a72:	69ba      	ldr	r2, [r7, #24]
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a7a:	4a2f      	ldr	r2, [pc, #188]	@ (8003b38 <HAL_GPIO_Init+0x304>)
 8003a7c:	69bb      	ldr	r3, [r7, #24]
 8003a7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a80:	4b2d      	ldr	r3, [pc, #180]	@ (8003b38 <HAL_GPIO_Init+0x304>)
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	43db      	mvns	r3, r3
 8003a8a:	69ba      	ldr	r2, [r7, #24]
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d003      	beq.n	8003aa4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003a9c:	69ba      	ldr	r2, [r7, #24]
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003aa4:	4a24      	ldr	r2, [pc, #144]	@ (8003b38 <HAL_GPIO_Init+0x304>)
 8003aa6:	69bb      	ldr	r3, [r7, #24]
 8003aa8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003aaa:	4b23      	ldr	r3, [pc, #140]	@ (8003b38 <HAL_GPIO_Init+0x304>)
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	43db      	mvns	r3, r3
 8003ab4:	69ba      	ldr	r2, [r7, #24]
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d003      	beq.n	8003ace <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003ac6:	69ba      	ldr	r2, [r7, #24]
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ace:	4a1a      	ldr	r2, [pc, #104]	@ (8003b38 <HAL_GPIO_Init+0x304>)
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ad4:	4b18      	ldr	r3, [pc, #96]	@ (8003b38 <HAL_GPIO_Init+0x304>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	43db      	mvns	r3, r3
 8003ade:	69ba      	ldr	r2, [r7, #24]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d003      	beq.n	8003af8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003af0:	69ba      	ldr	r2, [r7, #24]
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003af8:	4a0f      	ldr	r2, [pc, #60]	@ (8003b38 <HAL_GPIO_Init+0x304>)
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	3301      	adds	r3, #1
 8003b02:	61fb      	str	r3, [r7, #28]
 8003b04:	69fb      	ldr	r3, [r7, #28]
 8003b06:	2b0f      	cmp	r3, #15
 8003b08:	f67f aea2 	bls.w	8003850 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b0c:	bf00      	nop
 8003b0e:	bf00      	nop
 8003b10:	3724      	adds	r7, #36	@ 0x24
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop
 8003b1c:	40023800 	.word	0x40023800
 8003b20:	40013800 	.word	0x40013800
 8003b24:	40020000 	.word	0x40020000
 8003b28:	40020400 	.word	0x40020400
 8003b2c:	40020800 	.word	0x40020800
 8003b30:	40020c00 	.word	0x40020c00
 8003b34:	40021000 	.word	0x40021000
 8003b38:	40013c00 	.word	0x40013c00

08003b3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	460b      	mov	r3, r1
 8003b46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	691a      	ldr	r2, [r3, #16]
 8003b4c:	887b      	ldrh	r3, [r7, #2]
 8003b4e:	4013      	ands	r3, r2
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d002      	beq.n	8003b5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b54:	2301      	movs	r3, #1
 8003b56:	73fb      	strb	r3, [r7, #15]
 8003b58:	e001      	b.n	8003b5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3714      	adds	r7, #20
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	460b      	mov	r3, r1
 8003b76:	807b      	strh	r3, [r7, #2]
 8003b78:	4613      	mov	r3, r2
 8003b7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b7c:	787b      	ldrb	r3, [r7, #1]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d003      	beq.n	8003b8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b82:	887a      	ldrh	r2, [r7, #2]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b88:	e003      	b.n	8003b92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b8a:	887b      	ldrh	r3, [r7, #2]
 8003b8c:	041a      	lsls	r2, r3, #16
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	619a      	str	r2, [r3, #24]
}
 8003b92:	bf00      	nop
 8003b94:	370c      	adds	r7, #12
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr

08003b9e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b9e:	b480      	push	{r7}
 8003ba0:	b085      	sub	sp, #20
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	6078      	str	r0, [r7, #4]
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	695b      	ldr	r3, [r3, #20]
 8003bae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003bb0:	887a      	ldrh	r2, [r7, #2]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	041a      	lsls	r2, r3, #16
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	43d9      	mvns	r1, r3
 8003bbc:	887b      	ldrh	r3, [r7, #2]
 8003bbe:	400b      	ands	r3, r1
 8003bc0:	431a      	orrs	r2, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	619a      	str	r2, [r3, #24]
}
 8003bc6:	bf00      	nop
 8003bc8:	3714      	adds	r7, #20
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr
	...

08003bd4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d101      	bne.n	8003be6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e12b      	b.n	8003e3e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d106      	bne.n	8003c00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f7fe fdb4 	bl	8002768 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2224      	movs	r2, #36	@ 0x24
 8003c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f022 0201 	bic.w	r2, r2, #1
 8003c16:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c26:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c36:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c38:	f001 f89a 	bl	8004d70 <HAL_RCC_GetPCLK1Freq>
 8003c3c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	4a81      	ldr	r2, [pc, #516]	@ (8003e48 <HAL_I2C_Init+0x274>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d807      	bhi.n	8003c58 <HAL_I2C_Init+0x84>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	4a80      	ldr	r2, [pc, #512]	@ (8003e4c <HAL_I2C_Init+0x278>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	bf94      	ite	ls
 8003c50:	2301      	movls	r3, #1
 8003c52:	2300      	movhi	r3, #0
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	e006      	b.n	8003c66 <HAL_I2C_Init+0x92>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	4a7d      	ldr	r2, [pc, #500]	@ (8003e50 <HAL_I2C_Init+0x27c>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	bf94      	ite	ls
 8003c60:	2301      	movls	r3, #1
 8003c62:	2300      	movhi	r3, #0
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d001      	beq.n	8003c6e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e0e7      	b.n	8003e3e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	4a78      	ldr	r2, [pc, #480]	@ (8003e54 <HAL_I2C_Init+0x280>)
 8003c72:	fba2 2303 	umull	r2, r3, r2, r3
 8003c76:	0c9b      	lsrs	r3, r3, #18
 8003c78:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	68ba      	ldr	r2, [r7, #8]
 8003c8a:	430a      	orrs	r2, r1
 8003c8c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	6a1b      	ldr	r3, [r3, #32]
 8003c94:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	4a6a      	ldr	r2, [pc, #424]	@ (8003e48 <HAL_I2C_Init+0x274>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d802      	bhi.n	8003ca8 <HAL_I2C_Init+0xd4>
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	3301      	adds	r3, #1
 8003ca6:	e009      	b.n	8003cbc <HAL_I2C_Init+0xe8>
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003cae:	fb02 f303 	mul.w	r3, r2, r3
 8003cb2:	4a69      	ldr	r2, [pc, #420]	@ (8003e58 <HAL_I2C_Init+0x284>)
 8003cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb8:	099b      	lsrs	r3, r3, #6
 8003cba:	3301      	adds	r3, #1
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	6812      	ldr	r2, [r2, #0]
 8003cc0:	430b      	orrs	r3, r1
 8003cc2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	69db      	ldr	r3, [r3, #28]
 8003cca:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003cce:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	495c      	ldr	r1, [pc, #368]	@ (8003e48 <HAL_I2C_Init+0x274>)
 8003cd8:	428b      	cmp	r3, r1
 8003cda:	d819      	bhi.n	8003d10 <HAL_I2C_Init+0x13c>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	1e59      	subs	r1, r3, #1
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	005b      	lsls	r3, r3, #1
 8003ce6:	fbb1 f3f3 	udiv	r3, r1, r3
 8003cea:	1c59      	adds	r1, r3, #1
 8003cec:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003cf0:	400b      	ands	r3, r1
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d00a      	beq.n	8003d0c <HAL_I2C_Init+0x138>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	1e59      	subs	r1, r3, #1
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	005b      	lsls	r3, r3, #1
 8003d00:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d04:	3301      	adds	r3, #1
 8003d06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d0a:	e051      	b.n	8003db0 <HAL_I2C_Init+0x1dc>
 8003d0c:	2304      	movs	r3, #4
 8003d0e:	e04f      	b.n	8003db0 <HAL_I2C_Init+0x1dc>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d111      	bne.n	8003d3c <HAL_I2C_Init+0x168>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	1e58      	subs	r0, r3, #1
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6859      	ldr	r1, [r3, #4]
 8003d20:	460b      	mov	r3, r1
 8003d22:	005b      	lsls	r3, r3, #1
 8003d24:	440b      	add	r3, r1
 8003d26:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	bf0c      	ite	eq
 8003d34:	2301      	moveq	r3, #1
 8003d36:	2300      	movne	r3, #0
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	e012      	b.n	8003d62 <HAL_I2C_Init+0x18e>
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	1e58      	subs	r0, r3, #1
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6859      	ldr	r1, [r3, #4]
 8003d44:	460b      	mov	r3, r1
 8003d46:	009b      	lsls	r3, r3, #2
 8003d48:	440b      	add	r3, r1
 8003d4a:	0099      	lsls	r1, r3, #2
 8003d4c:	440b      	add	r3, r1
 8003d4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d52:	3301      	adds	r3, #1
 8003d54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	bf0c      	ite	eq
 8003d5c:	2301      	moveq	r3, #1
 8003d5e:	2300      	movne	r3, #0
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d001      	beq.n	8003d6a <HAL_I2C_Init+0x196>
 8003d66:	2301      	movs	r3, #1
 8003d68:	e022      	b.n	8003db0 <HAL_I2C_Init+0x1dc>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d10e      	bne.n	8003d90 <HAL_I2C_Init+0x1bc>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	1e58      	subs	r0, r3, #1
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6859      	ldr	r1, [r3, #4]
 8003d7a:	460b      	mov	r3, r1
 8003d7c:	005b      	lsls	r3, r3, #1
 8003d7e:	440b      	add	r3, r1
 8003d80:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d84:	3301      	adds	r3, #1
 8003d86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d8e:	e00f      	b.n	8003db0 <HAL_I2C_Init+0x1dc>
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	1e58      	subs	r0, r3, #1
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6859      	ldr	r1, [r3, #4]
 8003d98:	460b      	mov	r3, r1
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	440b      	add	r3, r1
 8003d9e:	0099      	lsls	r1, r3, #2
 8003da0:	440b      	add	r3, r1
 8003da2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003da6:	3301      	adds	r3, #1
 8003da8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003db0:	6879      	ldr	r1, [r7, #4]
 8003db2:	6809      	ldr	r1, [r1, #0]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	69da      	ldr	r2, [r3, #28]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
 8003dca:	431a      	orrs	r2, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003dde:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	6911      	ldr	r1, [r2, #16]
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	68d2      	ldr	r2, [r2, #12]
 8003dea:	4311      	orrs	r1, r2
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	6812      	ldr	r2, [r2, #0]
 8003df0:	430b      	orrs	r3, r1
 8003df2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	695a      	ldr	r2, [r3, #20]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	431a      	orrs	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	430a      	orrs	r2, r1
 8003e0e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f042 0201 	orr.w	r2, r2, #1
 8003e1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2220      	movs	r2, #32
 8003e2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3710      	adds	r7, #16
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	000186a0 	.word	0x000186a0
 8003e4c:	001e847f 	.word	0x001e847f
 8003e50:	003d08ff 	.word	0x003d08ff
 8003e54:	431bde83 	.word	0x431bde83
 8003e58:	10624dd3 	.word	0x10624dd3

08003e5c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b088      	sub	sp, #32
 8003e60:	af02      	add	r7, sp, #8
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	607a      	str	r2, [r7, #4]
 8003e66:	461a      	mov	r2, r3
 8003e68:	460b      	mov	r3, r1
 8003e6a:	817b      	strh	r3, [r7, #10]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e70:	f7fe ff4a 	bl	8002d08 <HAL_GetTick>
 8003e74:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	2b20      	cmp	r3, #32
 8003e80:	f040 80e0 	bne.w	8004044 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	9300      	str	r3, [sp, #0]
 8003e88:	2319      	movs	r3, #25
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	4970      	ldr	r1, [pc, #448]	@ (8004050 <HAL_I2C_Master_Transmit+0x1f4>)
 8003e8e:	68f8      	ldr	r0, [r7, #12]
 8003e90:	f000 f964 	bl	800415c <I2C_WaitOnFlagUntilTimeout>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d001      	beq.n	8003e9e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	e0d3      	b.n	8004046 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d101      	bne.n	8003eac <HAL_I2C_Master_Transmit+0x50>
 8003ea8:	2302      	movs	r3, #2
 8003eaa:	e0cc      	b.n	8004046 <HAL_I2C_Master_Transmit+0x1ea>
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d007      	beq.n	8003ed2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f042 0201 	orr.w	r2, r2, #1
 8003ed0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ee0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2221      	movs	r2, #33	@ 0x21
 8003ee6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2210      	movs	r2, #16
 8003eee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	893a      	ldrh	r2, [r7, #8]
 8003f02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	4a50      	ldr	r2, [pc, #320]	@ (8004054 <HAL_I2C_Master_Transmit+0x1f8>)
 8003f12:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003f14:	8979      	ldrh	r1, [r7, #10]
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	6a3a      	ldr	r2, [r7, #32]
 8003f1a:	68f8      	ldr	r0, [r7, #12]
 8003f1c:	f000 f89c 	bl	8004058 <I2C_MasterRequestWrite>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d001      	beq.n	8003f2a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e08d      	b.n	8004046 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	613b      	str	r3, [r7, #16]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	695b      	ldr	r3, [r3, #20]
 8003f34:	613b      	str	r3, [r7, #16]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	699b      	ldr	r3, [r3, #24]
 8003f3c:	613b      	str	r3, [r7, #16]
 8003f3e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003f40:	e066      	b.n	8004010 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f42:	697a      	ldr	r2, [r7, #20]
 8003f44:	6a39      	ldr	r1, [r7, #32]
 8003f46:	68f8      	ldr	r0, [r7, #12]
 8003f48:	f000 fa22 	bl	8004390 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d00d      	beq.n	8003f6e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f56:	2b04      	cmp	r3, #4
 8003f58:	d107      	bne.n	8003f6a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f68:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e06b      	b.n	8004046 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f72:	781a      	ldrb	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7e:	1c5a      	adds	r2, r3, #1
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	b29a      	uxth	r2, r3
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f96:	3b01      	subs	r3, #1
 8003f98:	b29a      	uxth	r2, r3
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	695b      	ldr	r3, [r3, #20]
 8003fa4:	f003 0304 	and.w	r3, r3, #4
 8003fa8:	2b04      	cmp	r3, #4
 8003faa:	d11b      	bne.n	8003fe4 <HAL_I2C_Master_Transmit+0x188>
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d017      	beq.n	8003fe4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb8:	781a      	ldrb	r2, [r3, #0]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc4:	1c5a      	adds	r2, r3, #1
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	b29a      	uxth	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	b29a      	uxth	r2, r3
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	6a39      	ldr	r1, [r7, #32]
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	f000 fa19 	bl	8004420 <I2C_WaitOnBTFFlagUntilTimeout>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d00d      	beq.n	8004010 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff8:	2b04      	cmp	r3, #4
 8003ffa:	d107      	bne.n	800400c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800400a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e01a      	b.n	8004046 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004014:	2b00      	cmp	r3, #0
 8004016:	d194      	bne.n	8003f42 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004026:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2220      	movs	r2, #32
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2200      	movs	r2, #0
 8004034:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004040:	2300      	movs	r3, #0
 8004042:	e000      	b.n	8004046 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004044:	2302      	movs	r3, #2
  }
}
 8004046:	4618      	mov	r0, r3
 8004048:	3718      	adds	r7, #24
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	00100002 	.word	0x00100002
 8004054:	ffff0000 	.word	0xffff0000

08004058 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b088      	sub	sp, #32
 800405c:	af02      	add	r7, sp, #8
 800405e:	60f8      	str	r0, [r7, #12]
 8004060:	607a      	str	r2, [r7, #4]
 8004062:	603b      	str	r3, [r7, #0]
 8004064:	460b      	mov	r3, r1
 8004066:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800406c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	2b08      	cmp	r3, #8
 8004072:	d006      	beq.n	8004082 <I2C_MasterRequestWrite+0x2a>
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	2b01      	cmp	r3, #1
 8004078:	d003      	beq.n	8004082 <I2C_MasterRequestWrite+0x2a>
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004080:	d108      	bne.n	8004094 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004090:	601a      	str	r2, [r3, #0]
 8004092:	e00b      	b.n	80040ac <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004098:	2b12      	cmp	r3, #18
 800409a:	d107      	bne.n	80040ac <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040aa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040b8:	68f8      	ldr	r0, [r7, #12]
 80040ba:	f000 f84f 	bl	800415c <I2C_WaitOnFlagUntilTimeout>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00d      	beq.n	80040e0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040d2:	d103      	bne.n	80040dc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040da:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80040dc:	2303      	movs	r3, #3
 80040de:	e035      	b.n	800414c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	691b      	ldr	r3, [r3, #16]
 80040e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040e8:	d108      	bne.n	80040fc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80040ea:	897b      	ldrh	r3, [r7, #10]
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	461a      	mov	r2, r3
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80040f8:	611a      	str	r2, [r3, #16]
 80040fa:	e01b      	b.n	8004134 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80040fc:	897b      	ldrh	r3, [r7, #10]
 80040fe:	11db      	asrs	r3, r3, #7
 8004100:	b2db      	uxtb	r3, r3
 8004102:	f003 0306 	and.w	r3, r3, #6
 8004106:	b2db      	uxtb	r3, r3
 8004108:	f063 030f 	orn	r3, r3, #15
 800410c:	b2da      	uxtb	r2, r3
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	490e      	ldr	r1, [pc, #56]	@ (8004154 <I2C_MasterRequestWrite+0xfc>)
 800411a:	68f8      	ldr	r0, [r7, #12]
 800411c:	f000 f898 	bl	8004250 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d001      	beq.n	800412a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e010      	b.n	800414c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800412a:	897b      	ldrh	r3, [r7, #10]
 800412c:	b2da      	uxtb	r2, r3
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	4907      	ldr	r1, [pc, #28]	@ (8004158 <I2C_MasterRequestWrite+0x100>)
 800413a:	68f8      	ldr	r0, [r7, #12]
 800413c:	f000 f888 	bl	8004250 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e000      	b.n	800414c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800414a:	2300      	movs	r3, #0
}
 800414c:	4618      	mov	r0, r3
 800414e:	3718      	adds	r7, #24
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}
 8004154:	00010008 	.word	0x00010008
 8004158:	00010002 	.word	0x00010002

0800415c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	603b      	str	r3, [r7, #0]
 8004168:	4613      	mov	r3, r2
 800416a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800416c:	e048      	b.n	8004200 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004174:	d044      	beq.n	8004200 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004176:	f7fe fdc7 	bl	8002d08 <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	683a      	ldr	r2, [r7, #0]
 8004182:	429a      	cmp	r2, r3
 8004184:	d302      	bcc.n	800418c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d139      	bne.n	8004200 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	0c1b      	lsrs	r3, r3, #16
 8004190:	b2db      	uxtb	r3, r3
 8004192:	2b01      	cmp	r3, #1
 8004194:	d10d      	bne.n	80041b2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	695b      	ldr	r3, [r3, #20]
 800419c:	43da      	mvns	r2, r3
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	4013      	ands	r3, r2
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	bf0c      	ite	eq
 80041a8:	2301      	moveq	r3, #1
 80041aa:	2300      	movne	r3, #0
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	461a      	mov	r2, r3
 80041b0:	e00c      	b.n	80041cc <I2C_WaitOnFlagUntilTimeout+0x70>
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	699b      	ldr	r3, [r3, #24]
 80041b8:	43da      	mvns	r2, r3
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	4013      	ands	r3, r2
 80041be:	b29b      	uxth	r3, r3
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	bf0c      	ite	eq
 80041c4:	2301      	moveq	r3, #1
 80041c6:	2300      	movne	r3, #0
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	461a      	mov	r2, r3
 80041cc:	79fb      	ldrb	r3, [r7, #7]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d116      	bne.n	8004200 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2200      	movs	r2, #0
 80041d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2220      	movs	r2, #32
 80041dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ec:	f043 0220 	orr.w	r2, r3, #32
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e023      	b.n	8004248 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	0c1b      	lsrs	r3, r3, #16
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b01      	cmp	r3, #1
 8004208:	d10d      	bne.n	8004226 <I2C_WaitOnFlagUntilTimeout+0xca>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	43da      	mvns	r2, r3
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	4013      	ands	r3, r2
 8004216:	b29b      	uxth	r3, r3
 8004218:	2b00      	cmp	r3, #0
 800421a:	bf0c      	ite	eq
 800421c:	2301      	moveq	r3, #1
 800421e:	2300      	movne	r3, #0
 8004220:	b2db      	uxtb	r3, r3
 8004222:	461a      	mov	r2, r3
 8004224:	e00c      	b.n	8004240 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	699b      	ldr	r3, [r3, #24]
 800422c:	43da      	mvns	r2, r3
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	4013      	ands	r3, r2
 8004232:	b29b      	uxth	r3, r3
 8004234:	2b00      	cmp	r3, #0
 8004236:	bf0c      	ite	eq
 8004238:	2301      	moveq	r3, #1
 800423a:	2300      	movne	r3, #0
 800423c:	b2db      	uxtb	r3, r3
 800423e:	461a      	mov	r2, r3
 8004240:	79fb      	ldrb	r3, [r7, #7]
 8004242:	429a      	cmp	r2, r3
 8004244:	d093      	beq.n	800416e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004246:	2300      	movs	r3, #0
}
 8004248:	4618      	mov	r0, r3
 800424a:	3710      	adds	r7, #16
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}

08004250 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
 800425c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800425e:	e071      	b.n	8004344 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	695b      	ldr	r3, [r3, #20]
 8004266:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800426a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800426e:	d123      	bne.n	80042b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800427e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004288:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2220      	movs	r2, #32
 8004294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a4:	f043 0204 	orr.w	r2, r3, #4
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e067      	b.n	8004388 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042be:	d041      	beq.n	8004344 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042c0:	f7fe fd22 	bl	8002d08 <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d302      	bcc.n	80042d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d136      	bne.n	8004344 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	0c1b      	lsrs	r3, r3, #16
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d10c      	bne.n	80042fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	695b      	ldr	r3, [r3, #20]
 80042e6:	43da      	mvns	r2, r3
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	4013      	ands	r3, r2
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	bf14      	ite	ne
 80042f2:	2301      	movne	r3, #1
 80042f4:	2300      	moveq	r3, #0
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	e00b      	b.n	8004312 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	699b      	ldr	r3, [r3, #24]
 8004300:	43da      	mvns	r2, r3
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	4013      	ands	r3, r2
 8004306:	b29b      	uxth	r3, r3
 8004308:	2b00      	cmp	r3, #0
 800430a:	bf14      	ite	ne
 800430c:	2301      	movne	r3, #1
 800430e:	2300      	moveq	r3, #0
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b00      	cmp	r3, #0
 8004314:	d016      	beq.n	8004344 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2220      	movs	r2, #32
 8004320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004330:	f043 0220 	orr.w	r2, r3, #32
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2200      	movs	r2, #0
 800433c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e021      	b.n	8004388 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	0c1b      	lsrs	r3, r3, #16
 8004348:	b2db      	uxtb	r3, r3
 800434a:	2b01      	cmp	r3, #1
 800434c:	d10c      	bne.n	8004368 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	695b      	ldr	r3, [r3, #20]
 8004354:	43da      	mvns	r2, r3
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	4013      	ands	r3, r2
 800435a:	b29b      	uxth	r3, r3
 800435c:	2b00      	cmp	r3, #0
 800435e:	bf14      	ite	ne
 8004360:	2301      	movne	r3, #1
 8004362:	2300      	moveq	r3, #0
 8004364:	b2db      	uxtb	r3, r3
 8004366:	e00b      	b.n	8004380 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	699b      	ldr	r3, [r3, #24]
 800436e:	43da      	mvns	r2, r3
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	4013      	ands	r3, r2
 8004374:	b29b      	uxth	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	bf14      	ite	ne
 800437a:	2301      	movne	r3, #1
 800437c:	2300      	moveq	r3, #0
 800437e:	b2db      	uxtb	r3, r3
 8004380:	2b00      	cmp	r3, #0
 8004382:	f47f af6d 	bne.w	8004260 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004386:	2300      	movs	r3, #0
}
 8004388:	4618      	mov	r0, r3
 800438a:	3710      	adds	r7, #16
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}

08004390 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b084      	sub	sp, #16
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800439c:	e034      	b.n	8004408 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800439e:	68f8      	ldr	r0, [r7, #12]
 80043a0:	f000 f886 	bl	80044b0 <I2C_IsAcknowledgeFailed>
 80043a4:	4603      	mov	r3, r0
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d001      	beq.n	80043ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e034      	b.n	8004418 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b4:	d028      	beq.n	8004408 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043b6:	f7fe fca7 	bl	8002d08 <HAL_GetTick>
 80043ba:	4602      	mov	r2, r0
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	1ad3      	subs	r3, r2, r3
 80043c0:	68ba      	ldr	r2, [r7, #8]
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d302      	bcc.n	80043cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d11d      	bne.n	8004408 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	695b      	ldr	r3, [r3, #20]
 80043d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043d6:	2b80      	cmp	r3, #128	@ 0x80
 80043d8:	d016      	beq.n	8004408 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2220      	movs	r2, #32
 80043e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f4:	f043 0220 	orr.w	r2, r3, #32
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e007      	b.n	8004418 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	695b      	ldr	r3, [r3, #20]
 800440e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004412:	2b80      	cmp	r3, #128	@ 0x80
 8004414:	d1c3      	bne.n	800439e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004416:	2300      	movs	r3, #0
}
 8004418:	4618      	mov	r0, r3
 800441a:	3710      	adds	r7, #16
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}

08004420 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b084      	sub	sp, #16
 8004424:	af00      	add	r7, sp, #0
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800442c:	e034      	b.n	8004498 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800442e:	68f8      	ldr	r0, [r7, #12]
 8004430:	f000 f83e 	bl	80044b0 <I2C_IsAcknowledgeFailed>
 8004434:	4603      	mov	r3, r0
 8004436:	2b00      	cmp	r3, #0
 8004438:	d001      	beq.n	800443e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e034      	b.n	80044a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004444:	d028      	beq.n	8004498 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004446:	f7fe fc5f 	bl	8002d08 <HAL_GetTick>
 800444a:	4602      	mov	r2, r0
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	1ad3      	subs	r3, r2, r3
 8004450:	68ba      	ldr	r2, [r7, #8]
 8004452:	429a      	cmp	r2, r3
 8004454:	d302      	bcc.n	800445c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d11d      	bne.n	8004498 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	f003 0304 	and.w	r3, r3, #4
 8004466:	2b04      	cmp	r3, #4
 8004468:	d016      	beq.n	8004498 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2220      	movs	r2, #32
 8004474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004484:	f043 0220 	orr.w	r2, r3, #32
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e007      	b.n	80044a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	f003 0304 	and.w	r3, r3, #4
 80044a2:	2b04      	cmp	r3, #4
 80044a4:	d1c3      	bne.n	800442e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3710      	adds	r7, #16
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044c6:	d11b      	bne.n	8004500 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80044d0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2220      	movs	r2, #32
 80044dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2200      	movs	r2, #0
 80044e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ec:	f043 0204 	orr.w	r2, r3, #4
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e000      	b.n	8004502 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004500:	2300      	movs	r3, #0
}
 8004502:	4618      	mov	r0, r3
 8004504:	370c      	adds	r7, #12
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
	...

08004510 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b086      	sub	sp, #24
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d101      	bne.n	8004522 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e267      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0301 	and.w	r3, r3, #1
 800452a:	2b00      	cmp	r3, #0
 800452c:	d075      	beq.n	800461a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800452e:	4b88      	ldr	r3, [pc, #544]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f003 030c 	and.w	r3, r3, #12
 8004536:	2b04      	cmp	r3, #4
 8004538:	d00c      	beq.n	8004554 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800453a:	4b85      	ldr	r3, [pc, #532]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004542:	2b08      	cmp	r3, #8
 8004544:	d112      	bne.n	800456c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004546:	4b82      	ldr	r3, [pc, #520]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800454e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004552:	d10b      	bne.n	800456c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004554:	4b7e      	ldr	r3, [pc, #504]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d05b      	beq.n	8004618 <HAL_RCC_OscConfig+0x108>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d157      	bne.n	8004618 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e242      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004574:	d106      	bne.n	8004584 <HAL_RCC_OscConfig+0x74>
 8004576:	4b76      	ldr	r3, [pc, #472]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a75      	ldr	r2, [pc, #468]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 800457c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004580:	6013      	str	r3, [r2, #0]
 8004582:	e01d      	b.n	80045c0 <HAL_RCC_OscConfig+0xb0>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800458c:	d10c      	bne.n	80045a8 <HAL_RCC_OscConfig+0x98>
 800458e:	4b70      	ldr	r3, [pc, #448]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a6f      	ldr	r2, [pc, #444]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 8004594:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004598:	6013      	str	r3, [r2, #0]
 800459a:	4b6d      	ldr	r3, [pc, #436]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a6c      	ldr	r2, [pc, #432]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 80045a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045a4:	6013      	str	r3, [r2, #0]
 80045a6:	e00b      	b.n	80045c0 <HAL_RCC_OscConfig+0xb0>
 80045a8:	4b69      	ldr	r3, [pc, #420]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a68      	ldr	r2, [pc, #416]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 80045ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045b2:	6013      	str	r3, [r2, #0]
 80045b4:	4b66      	ldr	r3, [pc, #408]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a65      	ldr	r2, [pc, #404]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 80045ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d013      	beq.n	80045f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c8:	f7fe fb9e 	bl	8002d08 <HAL_GetTick>
 80045cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ce:	e008      	b.n	80045e2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045d0:	f7fe fb9a 	bl	8002d08 <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b64      	cmp	r3, #100	@ 0x64
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e207      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045e2:	4b5b      	ldr	r3, [pc, #364]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d0f0      	beq.n	80045d0 <HAL_RCC_OscConfig+0xc0>
 80045ee:	e014      	b.n	800461a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045f0:	f7fe fb8a 	bl	8002d08 <HAL_GetTick>
 80045f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045f6:	e008      	b.n	800460a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045f8:	f7fe fb86 	bl	8002d08 <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	2b64      	cmp	r3, #100	@ 0x64
 8004604:	d901      	bls.n	800460a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	e1f3      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800460a:	4b51      	ldr	r3, [pc, #324]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1f0      	bne.n	80045f8 <HAL_RCC_OscConfig+0xe8>
 8004616:	e000      	b.n	800461a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004618:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f003 0302 	and.w	r3, r3, #2
 8004622:	2b00      	cmp	r3, #0
 8004624:	d063      	beq.n	80046ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004626:	4b4a      	ldr	r3, [pc, #296]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	f003 030c 	and.w	r3, r3, #12
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00b      	beq.n	800464a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004632:	4b47      	ldr	r3, [pc, #284]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800463a:	2b08      	cmp	r3, #8
 800463c:	d11c      	bne.n	8004678 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800463e:	4b44      	ldr	r3, [pc, #272]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d116      	bne.n	8004678 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800464a:	4b41      	ldr	r3, [pc, #260]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0302 	and.w	r3, r3, #2
 8004652:	2b00      	cmp	r3, #0
 8004654:	d005      	beq.n	8004662 <HAL_RCC_OscConfig+0x152>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	2b01      	cmp	r3, #1
 800465c:	d001      	beq.n	8004662 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e1c7      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004662:	4b3b      	ldr	r3, [pc, #236]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	00db      	lsls	r3, r3, #3
 8004670:	4937      	ldr	r1, [pc, #220]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 8004672:	4313      	orrs	r3, r2
 8004674:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004676:	e03a      	b.n	80046ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d020      	beq.n	80046c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004680:	4b34      	ldr	r3, [pc, #208]	@ (8004754 <HAL_RCC_OscConfig+0x244>)
 8004682:	2201      	movs	r2, #1
 8004684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004686:	f7fe fb3f 	bl	8002d08 <HAL_GetTick>
 800468a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800468c:	e008      	b.n	80046a0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800468e:	f7fe fb3b 	bl	8002d08 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	2b02      	cmp	r3, #2
 800469a:	d901      	bls.n	80046a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e1a8      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046a0:	4b2b      	ldr	r3, [pc, #172]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0302 	and.w	r3, r3, #2
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d0f0      	beq.n	800468e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046ac:	4b28      	ldr	r3, [pc, #160]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	691b      	ldr	r3, [r3, #16]
 80046b8:	00db      	lsls	r3, r3, #3
 80046ba:	4925      	ldr	r1, [pc, #148]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 80046bc:	4313      	orrs	r3, r2
 80046be:	600b      	str	r3, [r1, #0]
 80046c0:	e015      	b.n	80046ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046c2:	4b24      	ldr	r3, [pc, #144]	@ (8004754 <HAL_RCC_OscConfig+0x244>)
 80046c4:	2200      	movs	r2, #0
 80046c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c8:	f7fe fb1e 	bl	8002d08 <HAL_GetTick>
 80046cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046ce:	e008      	b.n	80046e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046d0:	f7fe fb1a 	bl	8002d08 <HAL_GetTick>
 80046d4:	4602      	mov	r2, r0
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	2b02      	cmp	r3, #2
 80046dc:	d901      	bls.n	80046e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80046de:	2303      	movs	r3, #3
 80046e0:	e187      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046e2:	4b1b      	ldr	r3, [pc, #108]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1f0      	bne.n	80046d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0308 	and.w	r3, r3, #8
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d036      	beq.n	8004768 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	695b      	ldr	r3, [r3, #20]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d016      	beq.n	8004730 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004702:	4b15      	ldr	r3, [pc, #84]	@ (8004758 <HAL_RCC_OscConfig+0x248>)
 8004704:	2201      	movs	r2, #1
 8004706:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004708:	f7fe fafe 	bl	8002d08 <HAL_GetTick>
 800470c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800470e:	e008      	b.n	8004722 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004710:	f7fe fafa 	bl	8002d08 <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	2b02      	cmp	r3, #2
 800471c:	d901      	bls.n	8004722 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800471e:	2303      	movs	r3, #3
 8004720:	e167      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004722:	4b0b      	ldr	r3, [pc, #44]	@ (8004750 <HAL_RCC_OscConfig+0x240>)
 8004724:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004726:	f003 0302 	and.w	r3, r3, #2
 800472a:	2b00      	cmp	r3, #0
 800472c:	d0f0      	beq.n	8004710 <HAL_RCC_OscConfig+0x200>
 800472e:	e01b      	b.n	8004768 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004730:	4b09      	ldr	r3, [pc, #36]	@ (8004758 <HAL_RCC_OscConfig+0x248>)
 8004732:	2200      	movs	r2, #0
 8004734:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004736:	f7fe fae7 	bl	8002d08 <HAL_GetTick>
 800473a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800473c:	e00e      	b.n	800475c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800473e:	f7fe fae3 	bl	8002d08 <HAL_GetTick>
 8004742:	4602      	mov	r2, r0
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	2b02      	cmp	r3, #2
 800474a:	d907      	bls.n	800475c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800474c:	2303      	movs	r3, #3
 800474e:	e150      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
 8004750:	40023800 	.word	0x40023800
 8004754:	42470000 	.word	0x42470000
 8004758:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800475c:	4b88      	ldr	r3, [pc, #544]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 800475e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004760:	f003 0302 	and.w	r3, r3, #2
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1ea      	bne.n	800473e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 0304 	and.w	r3, r3, #4
 8004770:	2b00      	cmp	r3, #0
 8004772:	f000 8097 	beq.w	80048a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004776:	2300      	movs	r3, #0
 8004778:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800477a:	4b81      	ldr	r3, [pc, #516]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 800477c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004782:	2b00      	cmp	r3, #0
 8004784:	d10f      	bne.n	80047a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004786:	2300      	movs	r3, #0
 8004788:	60bb      	str	r3, [r7, #8]
 800478a:	4b7d      	ldr	r3, [pc, #500]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 800478c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800478e:	4a7c      	ldr	r2, [pc, #496]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 8004790:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004794:	6413      	str	r3, [r2, #64]	@ 0x40
 8004796:	4b7a      	ldr	r3, [pc, #488]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 8004798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800479a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800479e:	60bb      	str	r3, [r7, #8]
 80047a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047a2:	2301      	movs	r3, #1
 80047a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047a6:	4b77      	ldr	r3, [pc, #476]	@ (8004984 <HAL_RCC_OscConfig+0x474>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d118      	bne.n	80047e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047b2:	4b74      	ldr	r3, [pc, #464]	@ (8004984 <HAL_RCC_OscConfig+0x474>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a73      	ldr	r2, [pc, #460]	@ (8004984 <HAL_RCC_OscConfig+0x474>)
 80047b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047be:	f7fe faa3 	bl	8002d08 <HAL_GetTick>
 80047c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047c4:	e008      	b.n	80047d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047c6:	f7fe fa9f 	bl	8002d08 <HAL_GetTick>
 80047ca:	4602      	mov	r2, r0
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d901      	bls.n	80047d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e10c      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047d8:	4b6a      	ldr	r3, [pc, #424]	@ (8004984 <HAL_RCC_OscConfig+0x474>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d0f0      	beq.n	80047c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d106      	bne.n	80047fa <HAL_RCC_OscConfig+0x2ea>
 80047ec:	4b64      	ldr	r3, [pc, #400]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 80047ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047f0:	4a63      	ldr	r2, [pc, #396]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 80047f2:	f043 0301 	orr.w	r3, r3, #1
 80047f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80047f8:	e01c      	b.n	8004834 <HAL_RCC_OscConfig+0x324>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	2b05      	cmp	r3, #5
 8004800:	d10c      	bne.n	800481c <HAL_RCC_OscConfig+0x30c>
 8004802:	4b5f      	ldr	r3, [pc, #380]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 8004804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004806:	4a5e      	ldr	r2, [pc, #376]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 8004808:	f043 0304 	orr.w	r3, r3, #4
 800480c:	6713      	str	r3, [r2, #112]	@ 0x70
 800480e:	4b5c      	ldr	r3, [pc, #368]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 8004810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004812:	4a5b      	ldr	r2, [pc, #364]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 8004814:	f043 0301 	orr.w	r3, r3, #1
 8004818:	6713      	str	r3, [r2, #112]	@ 0x70
 800481a:	e00b      	b.n	8004834 <HAL_RCC_OscConfig+0x324>
 800481c:	4b58      	ldr	r3, [pc, #352]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 800481e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004820:	4a57      	ldr	r2, [pc, #348]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 8004822:	f023 0301 	bic.w	r3, r3, #1
 8004826:	6713      	str	r3, [r2, #112]	@ 0x70
 8004828:	4b55      	ldr	r3, [pc, #340]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 800482a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800482c:	4a54      	ldr	r2, [pc, #336]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 800482e:	f023 0304 	bic.w	r3, r3, #4
 8004832:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d015      	beq.n	8004868 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800483c:	f7fe fa64 	bl	8002d08 <HAL_GetTick>
 8004840:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004842:	e00a      	b.n	800485a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004844:	f7fe fa60 	bl	8002d08 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004852:	4293      	cmp	r3, r2
 8004854:	d901      	bls.n	800485a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e0cb      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800485a:	4b49      	ldr	r3, [pc, #292]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 800485c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800485e:	f003 0302 	and.w	r3, r3, #2
 8004862:	2b00      	cmp	r3, #0
 8004864:	d0ee      	beq.n	8004844 <HAL_RCC_OscConfig+0x334>
 8004866:	e014      	b.n	8004892 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004868:	f7fe fa4e 	bl	8002d08 <HAL_GetTick>
 800486c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800486e:	e00a      	b.n	8004886 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004870:	f7fe fa4a 	bl	8002d08 <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800487e:	4293      	cmp	r3, r2
 8004880:	d901      	bls.n	8004886 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e0b5      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004886:	4b3e      	ldr	r3, [pc, #248]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 8004888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800488a:	f003 0302 	and.w	r3, r3, #2
 800488e:	2b00      	cmp	r3, #0
 8004890:	d1ee      	bne.n	8004870 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004892:	7dfb      	ldrb	r3, [r7, #23]
 8004894:	2b01      	cmp	r3, #1
 8004896:	d105      	bne.n	80048a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004898:	4b39      	ldr	r3, [pc, #228]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 800489a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800489c:	4a38      	ldr	r2, [pc, #224]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 800489e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	699b      	ldr	r3, [r3, #24]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	f000 80a1 	beq.w	80049f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048ae:	4b34      	ldr	r3, [pc, #208]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f003 030c 	and.w	r3, r3, #12
 80048b6:	2b08      	cmp	r3, #8
 80048b8:	d05c      	beq.n	8004974 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	699b      	ldr	r3, [r3, #24]
 80048be:	2b02      	cmp	r3, #2
 80048c0:	d141      	bne.n	8004946 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048c2:	4b31      	ldr	r3, [pc, #196]	@ (8004988 <HAL_RCC_OscConfig+0x478>)
 80048c4:	2200      	movs	r2, #0
 80048c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048c8:	f7fe fa1e 	bl	8002d08 <HAL_GetTick>
 80048cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ce:	e008      	b.n	80048e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048d0:	f7fe fa1a 	bl	8002d08 <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d901      	bls.n	80048e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e087      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048e2:	4b27      	ldr	r3, [pc, #156]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d1f0      	bne.n	80048d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	69da      	ldr	r2, [r3, #28]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a1b      	ldr	r3, [r3, #32]
 80048f6:	431a      	orrs	r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fc:	019b      	lsls	r3, r3, #6
 80048fe:	431a      	orrs	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004904:	085b      	lsrs	r3, r3, #1
 8004906:	3b01      	subs	r3, #1
 8004908:	041b      	lsls	r3, r3, #16
 800490a:	431a      	orrs	r2, r3
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004910:	061b      	lsls	r3, r3, #24
 8004912:	491b      	ldr	r1, [pc, #108]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 8004914:	4313      	orrs	r3, r2
 8004916:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004918:	4b1b      	ldr	r3, [pc, #108]	@ (8004988 <HAL_RCC_OscConfig+0x478>)
 800491a:	2201      	movs	r2, #1
 800491c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800491e:	f7fe f9f3 	bl	8002d08 <HAL_GetTick>
 8004922:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004924:	e008      	b.n	8004938 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004926:	f7fe f9ef 	bl	8002d08 <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	2b02      	cmp	r3, #2
 8004932:	d901      	bls.n	8004938 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e05c      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004938:	4b11      	ldr	r3, [pc, #68]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004940:	2b00      	cmp	r3, #0
 8004942:	d0f0      	beq.n	8004926 <HAL_RCC_OscConfig+0x416>
 8004944:	e054      	b.n	80049f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004946:	4b10      	ldr	r3, [pc, #64]	@ (8004988 <HAL_RCC_OscConfig+0x478>)
 8004948:	2200      	movs	r2, #0
 800494a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800494c:	f7fe f9dc 	bl	8002d08 <HAL_GetTick>
 8004950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004952:	e008      	b.n	8004966 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004954:	f7fe f9d8 	bl	8002d08 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	2b02      	cmp	r3, #2
 8004960:	d901      	bls.n	8004966 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e045      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004966:	4b06      	ldr	r3, [pc, #24]	@ (8004980 <HAL_RCC_OscConfig+0x470>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d1f0      	bne.n	8004954 <HAL_RCC_OscConfig+0x444>
 8004972:	e03d      	b.n	80049f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	2b01      	cmp	r3, #1
 800497a:	d107      	bne.n	800498c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	e038      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
 8004980:	40023800 	.word	0x40023800
 8004984:	40007000 	.word	0x40007000
 8004988:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800498c:	4b1b      	ldr	r3, [pc, #108]	@ (80049fc <HAL_RCC_OscConfig+0x4ec>)
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	699b      	ldr	r3, [r3, #24]
 8004996:	2b01      	cmp	r3, #1
 8004998:	d028      	beq.n	80049ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d121      	bne.n	80049ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d11a      	bne.n	80049ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049b6:	68fa      	ldr	r2, [r7, #12]
 80049b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80049bc:	4013      	ands	r3, r2
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80049c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d111      	bne.n	80049ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049d2:	085b      	lsrs	r3, r3, #1
 80049d4:	3b01      	subs	r3, #1
 80049d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049d8:	429a      	cmp	r2, r3
 80049da:	d107      	bne.n	80049ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d001      	beq.n	80049f0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e000      	b.n	80049f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3718      	adds	r7, #24
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	40023800 	.word	0x40023800

08004a00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b084      	sub	sp, #16
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d101      	bne.n	8004a14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e0cc      	b.n	8004bae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a14:	4b68      	ldr	r3, [pc, #416]	@ (8004bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0307 	and.w	r3, r3, #7
 8004a1c:	683a      	ldr	r2, [r7, #0]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d90c      	bls.n	8004a3c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a22:	4b65      	ldr	r3, [pc, #404]	@ (8004bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a24:	683a      	ldr	r2, [r7, #0]
 8004a26:	b2d2      	uxtb	r2, r2
 8004a28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a2a:	4b63      	ldr	r3, [pc, #396]	@ (8004bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 0307 	and.w	r3, r3, #7
 8004a32:	683a      	ldr	r2, [r7, #0]
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d001      	beq.n	8004a3c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e0b8      	b.n	8004bae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0302 	and.w	r3, r3, #2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d020      	beq.n	8004a8a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0304 	and.w	r3, r3, #4
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d005      	beq.n	8004a60 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a54:	4b59      	ldr	r3, [pc, #356]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	4a58      	ldr	r2, [pc, #352]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004a5a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004a5e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0308 	and.w	r3, r3, #8
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d005      	beq.n	8004a78 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a6c:	4b53      	ldr	r3, [pc, #332]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	4a52      	ldr	r2, [pc, #328]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004a72:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004a76:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a78:	4b50      	ldr	r3, [pc, #320]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	494d      	ldr	r1, [pc, #308]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004a86:	4313      	orrs	r3, r2
 8004a88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d044      	beq.n	8004b20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d107      	bne.n	8004aae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a9e:	4b47      	ldr	r3, [pc, #284]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d119      	bne.n	8004ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e07f      	b.n	8004bae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	d003      	beq.n	8004abe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004aba:	2b03      	cmp	r3, #3
 8004abc:	d107      	bne.n	8004ace <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004abe:	4b3f      	ldr	r3, [pc, #252]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d109      	bne.n	8004ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e06f      	b.n	8004bae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ace:	4b3b      	ldr	r3, [pc, #236]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 0302 	and.w	r3, r3, #2
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d101      	bne.n	8004ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e067      	b.n	8004bae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ade:	4b37      	ldr	r3, [pc, #220]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	f023 0203 	bic.w	r2, r3, #3
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	4934      	ldr	r1, [pc, #208]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004af0:	f7fe f90a 	bl	8002d08 <HAL_GetTick>
 8004af4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004af6:	e00a      	b.n	8004b0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004af8:	f7fe f906 	bl	8002d08 <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d901      	bls.n	8004b0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	e04f      	b.n	8004bae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b0e:	4b2b      	ldr	r3, [pc, #172]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f003 020c 	and.w	r2, r3, #12
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d1eb      	bne.n	8004af8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b20:	4b25      	ldr	r3, [pc, #148]	@ (8004bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0307 	and.w	r3, r3, #7
 8004b28:	683a      	ldr	r2, [r7, #0]
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d20c      	bcs.n	8004b48 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b2e:	4b22      	ldr	r3, [pc, #136]	@ (8004bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b30:	683a      	ldr	r2, [r7, #0]
 8004b32:	b2d2      	uxtb	r2, r2
 8004b34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b36:	4b20      	ldr	r3, [pc, #128]	@ (8004bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 0307 	and.w	r3, r3, #7
 8004b3e:	683a      	ldr	r2, [r7, #0]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d001      	beq.n	8004b48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e032      	b.n	8004bae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 0304 	and.w	r3, r3, #4
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d008      	beq.n	8004b66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b54:	4b19      	ldr	r3, [pc, #100]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	4916      	ldr	r1, [pc, #88]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004b62:	4313      	orrs	r3, r2
 8004b64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0308 	and.w	r3, r3, #8
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d009      	beq.n	8004b86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b72:	4b12      	ldr	r3, [pc, #72]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	691b      	ldr	r3, [r3, #16]
 8004b7e:	00db      	lsls	r3, r3, #3
 8004b80:	490e      	ldr	r1, [pc, #56]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b86:	f000 f821 	bl	8004bcc <HAL_RCC_GetSysClockFreq>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8004bbc <HAL_RCC_ClockConfig+0x1bc>)
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	091b      	lsrs	r3, r3, #4
 8004b92:	f003 030f 	and.w	r3, r3, #15
 8004b96:	490a      	ldr	r1, [pc, #40]	@ (8004bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8004b98:	5ccb      	ldrb	r3, [r1, r3]
 8004b9a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b9e:	4a09      	ldr	r2, [pc, #36]	@ (8004bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8004ba0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004ba2:	4b09      	ldr	r3, [pc, #36]	@ (8004bc8 <HAL_RCC_ClockConfig+0x1c8>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f7fd feca 	bl	8002940 <HAL_InitTick>

  return HAL_OK;
 8004bac:	2300      	movs	r3, #0
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3710      	adds	r7, #16
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	40023c00 	.word	0x40023c00
 8004bbc:	40023800 	.word	0x40023800
 8004bc0:	0800df2c 	.word	0x0800df2c
 8004bc4:	20000028 	.word	0x20000028
 8004bc8:	2000002c 	.word	0x2000002c

08004bcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bd0:	b090      	sub	sp, #64	@ 0x40
 8004bd2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004be0:	2300      	movs	r3, #0
 8004be2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004be4:	4b59      	ldr	r3, [pc, #356]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0x180>)
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	f003 030c 	and.w	r3, r3, #12
 8004bec:	2b08      	cmp	r3, #8
 8004bee:	d00d      	beq.n	8004c0c <HAL_RCC_GetSysClockFreq+0x40>
 8004bf0:	2b08      	cmp	r3, #8
 8004bf2:	f200 80a1 	bhi.w	8004d38 <HAL_RCC_GetSysClockFreq+0x16c>
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d002      	beq.n	8004c00 <HAL_RCC_GetSysClockFreq+0x34>
 8004bfa:	2b04      	cmp	r3, #4
 8004bfc:	d003      	beq.n	8004c06 <HAL_RCC_GetSysClockFreq+0x3a>
 8004bfe:	e09b      	b.n	8004d38 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c00:	4b53      	ldr	r3, [pc, #332]	@ (8004d50 <HAL_RCC_GetSysClockFreq+0x184>)
 8004c02:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004c04:	e09b      	b.n	8004d3e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c06:	4b53      	ldr	r3, [pc, #332]	@ (8004d54 <HAL_RCC_GetSysClockFreq+0x188>)
 8004c08:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004c0a:	e098      	b.n	8004d3e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c0c:	4b4f      	ldr	r3, [pc, #316]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0x180>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c14:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c16:	4b4d      	ldr	r3, [pc, #308]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0x180>)
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d028      	beq.n	8004c74 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c22:	4b4a      	ldr	r3, [pc, #296]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0x180>)
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	099b      	lsrs	r3, r3, #6
 8004c28:	2200      	movs	r2, #0
 8004c2a:	623b      	str	r3, [r7, #32]
 8004c2c:	627a      	str	r2, [r7, #36]	@ 0x24
 8004c2e:	6a3b      	ldr	r3, [r7, #32]
 8004c30:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004c34:	2100      	movs	r1, #0
 8004c36:	4b47      	ldr	r3, [pc, #284]	@ (8004d54 <HAL_RCC_GetSysClockFreq+0x188>)
 8004c38:	fb03 f201 	mul.w	r2, r3, r1
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	fb00 f303 	mul.w	r3, r0, r3
 8004c42:	4413      	add	r3, r2
 8004c44:	4a43      	ldr	r2, [pc, #268]	@ (8004d54 <HAL_RCC_GetSysClockFreq+0x188>)
 8004c46:	fba0 1202 	umull	r1, r2, r0, r2
 8004c4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c4c:	460a      	mov	r2, r1
 8004c4e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004c50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c52:	4413      	add	r3, r2
 8004c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c58:	2200      	movs	r2, #0
 8004c5a:	61bb      	str	r3, [r7, #24]
 8004c5c:	61fa      	str	r2, [r7, #28]
 8004c5e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c62:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004c66:	f7fb ffa7 	bl	8000bb8 <__aeabi_uldivmod>
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	4613      	mov	r3, r2
 8004c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c72:	e053      	b.n	8004d1c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c74:	4b35      	ldr	r3, [pc, #212]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0x180>)
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	099b      	lsrs	r3, r3, #6
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	613b      	str	r3, [r7, #16]
 8004c7e:	617a      	str	r2, [r7, #20]
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004c86:	f04f 0b00 	mov.w	fp, #0
 8004c8a:	4652      	mov	r2, sl
 8004c8c:	465b      	mov	r3, fp
 8004c8e:	f04f 0000 	mov.w	r0, #0
 8004c92:	f04f 0100 	mov.w	r1, #0
 8004c96:	0159      	lsls	r1, r3, #5
 8004c98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c9c:	0150      	lsls	r0, r2, #5
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	ebb2 080a 	subs.w	r8, r2, sl
 8004ca6:	eb63 090b 	sbc.w	r9, r3, fp
 8004caa:	f04f 0200 	mov.w	r2, #0
 8004cae:	f04f 0300 	mov.w	r3, #0
 8004cb2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004cb6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004cba:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004cbe:	ebb2 0408 	subs.w	r4, r2, r8
 8004cc2:	eb63 0509 	sbc.w	r5, r3, r9
 8004cc6:	f04f 0200 	mov.w	r2, #0
 8004cca:	f04f 0300 	mov.w	r3, #0
 8004cce:	00eb      	lsls	r3, r5, #3
 8004cd0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cd4:	00e2      	lsls	r2, r4, #3
 8004cd6:	4614      	mov	r4, r2
 8004cd8:	461d      	mov	r5, r3
 8004cda:	eb14 030a 	adds.w	r3, r4, sl
 8004cde:	603b      	str	r3, [r7, #0]
 8004ce0:	eb45 030b 	adc.w	r3, r5, fp
 8004ce4:	607b      	str	r3, [r7, #4]
 8004ce6:	f04f 0200 	mov.w	r2, #0
 8004cea:	f04f 0300 	mov.w	r3, #0
 8004cee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cf2:	4629      	mov	r1, r5
 8004cf4:	028b      	lsls	r3, r1, #10
 8004cf6:	4621      	mov	r1, r4
 8004cf8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cfc:	4621      	mov	r1, r4
 8004cfe:	028a      	lsls	r2, r1, #10
 8004d00:	4610      	mov	r0, r2
 8004d02:	4619      	mov	r1, r3
 8004d04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d06:	2200      	movs	r2, #0
 8004d08:	60bb      	str	r3, [r7, #8]
 8004d0a:	60fa      	str	r2, [r7, #12]
 8004d0c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d10:	f7fb ff52 	bl	8000bb8 <__aeabi_uldivmod>
 8004d14:	4602      	mov	r2, r0
 8004d16:	460b      	mov	r3, r1
 8004d18:	4613      	mov	r3, r2
 8004d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004d1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0x180>)
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	0c1b      	lsrs	r3, r3, #16
 8004d22:	f003 0303 	and.w	r3, r3, #3
 8004d26:	3301      	adds	r3, #1
 8004d28:	005b      	lsls	r3, r3, #1
 8004d2a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004d2c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d34:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004d36:	e002      	b.n	8004d3e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d38:	4b05      	ldr	r3, [pc, #20]	@ (8004d50 <HAL_RCC_GetSysClockFreq+0x184>)
 8004d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004d3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3740      	adds	r7, #64	@ 0x40
 8004d44:	46bd      	mov	sp, r7
 8004d46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d4a:	bf00      	nop
 8004d4c:	40023800 	.word	0x40023800
 8004d50:	00f42400 	.word	0x00f42400
 8004d54:	017d7840 	.word	0x017d7840

08004d58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d5c:	4b03      	ldr	r3, [pc, #12]	@ (8004d6c <HAL_RCC_GetHCLKFreq+0x14>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	20000028 	.word	0x20000028

08004d70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d74:	f7ff fff0 	bl	8004d58 <HAL_RCC_GetHCLKFreq>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	4b05      	ldr	r3, [pc, #20]	@ (8004d90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	0a9b      	lsrs	r3, r3, #10
 8004d80:	f003 0307 	and.w	r3, r3, #7
 8004d84:	4903      	ldr	r1, [pc, #12]	@ (8004d94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d86:	5ccb      	ldrb	r3, [r1, r3]
 8004d88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	40023800 	.word	0x40023800
 8004d94:	0800df3c 	.word	0x0800df3c

08004d98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d9c:	f7ff ffdc 	bl	8004d58 <HAL_RCC_GetHCLKFreq>
 8004da0:	4602      	mov	r2, r0
 8004da2:	4b05      	ldr	r3, [pc, #20]	@ (8004db8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	0b5b      	lsrs	r3, r3, #13
 8004da8:	f003 0307 	and.w	r3, r3, #7
 8004dac:	4903      	ldr	r1, [pc, #12]	@ (8004dbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004dae:	5ccb      	ldrb	r3, [r1, r3]
 8004db0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	40023800 	.word	0x40023800
 8004dbc:	0800df3c 	.word	0x0800df3c

08004dc0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	220f      	movs	r2, #15
 8004dce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004dd0:	4b12      	ldr	r3, [pc, #72]	@ (8004e1c <HAL_RCC_GetClockConfig+0x5c>)
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f003 0203 	and.w	r2, r3, #3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004ddc:	4b0f      	ldr	r3, [pc, #60]	@ (8004e1c <HAL_RCC_GetClockConfig+0x5c>)
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004de8:	4b0c      	ldr	r3, [pc, #48]	@ (8004e1c <HAL_RCC_GetClockConfig+0x5c>)
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004df4:	4b09      	ldr	r3, [pc, #36]	@ (8004e1c <HAL_RCC_GetClockConfig+0x5c>)
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	08db      	lsrs	r3, r3, #3
 8004dfa:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004e02:	4b07      	ldr	r3, [pc, #28]	@ (8004e20 <HAL_RCC_GetClockConfig+0x60>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 0207 	and.w	r2, r3, #7
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	601a      	str	r2, [r3, #0]
}
 8004e0e:	bf00      	nop
 8004e10:	370c      	adds	r7, #12
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	40023800 	.word	0x40023800
 8004e20:	40023c00 	.word	0x40023c00

08004e24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d101      	bne.n	8004e36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e041      	b.n	8004eba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d106      	bne.n	8004e50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f7fd fcd4 	bl	80027f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2202      	movs	r2, #2
 8004e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	3304      	adds	r3, #4
 8004e60:	4619      	mov	r1, r3
 8004e62:	4610      	mov	r0, r2
 8004e64:	f000 faca 	bl	80053fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004eb8:	2300      	movs	r3, #0
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3708      	adds	r7, #8
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
	...

08004ec4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b085      	sub	sp, #20
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ed2:	b2db      	uxtb	r3, r3
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d001      	beq.n	8004edc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e03c      	b.n	8004f56 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2202      	movs	r2, #2
 8004ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a1e      	ldr	r2, [pc, #120]	@ (8004f64 <HAL_TIM_Base_Start+0xa0>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d018      	beq.n	8004f20 <HAL_TIM_Base_Start+0x5c>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ef6:	d013      	beq.n	8004f20 <HAL_TIM_Base_Start+0x5c>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a1a      	ldr	r2, [pc, #104]	@ (8004f68 <HAL_TIM_Base_Start+0xa4>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d00e      	beq.n	8004f20 <HAL_TIM_Base_Start+0x5c>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a19      	ldr	r2, [pc, #100]	@ (8004f6c <HAL_TIM_Base_Start+0xa8>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d009      	beq.n	8004f20 <HAL_TIM_Base_Start+0x5c>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a17      	ldr	r2, [pc, #92]	@ (8004f70 <HAL_TIM_Base_Start+0xac>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d004      	beq.n	8004f20 <HAL_TIM_Base_Start+0x5c>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a16      	ldr	r2, [pc, #88]	@ (8004f74 <HAL_TIM_Base_Start+0xb0>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d111      	bne.n	8004f44 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	f003 0307 	and.w	r3, r3, #7
 8004f2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2b06      	cmp	r3, #6
 8004f30:	d010      	beq.n	8004f54 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f042 0201 	orr.w	r2, r2, #1
 8004f40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f42:	e007      	b.n	8004f54 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f042 0201 	orr.w	r2, r2, #1
 8004f52:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f54:	2300      	movs	r3, #0
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3714      	adds	r7, #20
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr
 8004f62:	bf00      	nop
 8004f64:	40010000 	.word	0x40010000
 8004f68:	40000400 	.word	0x40000400
 8004f6c:	40000800 	.word	0x40000800
 8004f70:	40000c00 	.word	0x40000c00
 8004f74:	40014000 	.word	0x40014000

08004f78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b085      	sub	sp, #20
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d001      	beq.n	8004f90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e044      	b.n	800501a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2202      	movs	r2, #2
 8004f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	68da      	ldr	r2, [r3, #12]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f042 0201 	orr.w	r2, r2, #1
 8004fa6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a1e      	ldr	r2, [pc, #120]	@ (8005028 <HAL_TIM_Base_Start_IT+0xb0>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d018      	beq.n	8004fe4 <HAL_TIM_Base_Start_IT+0x6c>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fba:	d013      	beq.n	8004fe4 <HAL_TIM_Base_Start_IT+0x6c>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a1a      	ldr	r2, [pc, #104]	@ (800502c <HAL_TIM_Base_Start_IT+0xb4>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d00e      	beq.n	8004fe4 <HAL_TIM_Base_Start_IT+0x6c>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a19      	ldr	r2, [pc, #100]	@ (8005030 <HAL_TIM_Base_Start_IT+0xb8>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d009      	beq.n	8004fe4 <HAL_TIM_Base_Start_IT+0x6c>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a17      	ldr	r2, [pc, #92]	@ (8005034 <HAL_TIM_Base_Start_IT+0xbc>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d004      	beq.n	8004fe4 <HAL_TIM_Base_Start_IT+0x6c>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a16      	ldr	r2, [pc, #88]	@ (8005038 <HAL_TIM_Base_Start_IT+0xc0>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d111      	bne.n	8005008 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	f003 0307 	and.w	r3, r3, #7
 8004fee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2b06      	cmp	r3, #6
 8004ff4:	d010      	beq.n	8005018 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f042 0201 	orr.w	r2, r2, #1
 8005004:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005006:	e007      	b.n	8005018 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f042 0201 	orr.w	r2, r2, #1
 8005016:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005018:	2300      	movs	r3, #0
}
 800501a:	4618      	mov	r0, r3
 800501c:	3714      	adds	r7, #20
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	40010000 	.word	0x40010000
 800502c:	40000400 	.word	0x40000400
 8005030:	40000800 	.word	0x40000800
 8005034:	40000c00 	.word	0x40000c00
 8005038:	40014000 	.word	0x40014000

0800503c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b084      	sub	sp, #16
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	f003 0302 	and.w	r3, r3, #2
 800505a:	2b00      	cmp	r3, #0
 800505c:	d020      	beq.n	80050a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f003 0302 	and.w	r3, r3, #2
 8005064:	2b00      	cmp	r3, #0
 8005066:	d01b      	beq.n	80050a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f06f 0202 	mvn.w	r2, #2
 8005070:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2201      	movs	r2, #1
 8005076:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	699b      	ldr	r3, [r3, #24]
 800507e:	f003 0303 	and.w	r3, r3, #3
 8005082:	2b00      	cmp	r3, #0
 8005084:	d003      	beq.n	800508e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 f999 	bl	80053be <HAL_TIM_IC_CaptureCallback>
 800508c:	e005      	b.n	800509a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 f98b 	bl	80053aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 f99c 	bl	80053d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	f003 0304 	and.w	r3, r3, #4
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d020      	beq.n	80050ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f003 0304 	and.w	r3, r3, #4
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d01b      	beq.n	80050ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f06f 0204 	mvn.w	r2, #4
 80050bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2202      	movs	r2, #2
 80050c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	699b      	ldr	r3, [r3, #24]
 80050ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d003      	beq.n	80050da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 f973 	bl	80053be <HAL_TIM_IC_CaptureCallback>
 80050d8:	e005      	b.n	80050e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 f965 	bl	80053aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f000 f976 	bl	80053d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	f003 0308 	and.w	r3, r3, #8
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d020      	beq.n	8005138 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	f003 0308 	and.w	r3, r3, #8
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d01b      	beq.n	8005138 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f06f 0208 	mvn.w	r2, #8
 8005108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2204      	movs	r2, #4
 800510e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	f003 0303 	and.w	r3, r3, #3
 800511a:	2b00      	cmp	r3, #0
 800511c:	d003      	beq.n	8005126 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f000 f94d 	bl	80053be <HAL_TIM_IC_CaptureCallback>
 8005124:	e005      	b.n	8005132 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 f93f 	bl	80053aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	f000 f950 	bl	80053d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	f003 0310 	and.w	r3, r3, #16
 800513e:	2b00      	cmp	r3, #0
 8005140:	d020      	beq.n	8005184 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f003 0310 	and.w	r3, r3, #16
 8005148:	2b00      	cmp	r3, #0
 800514a:	d01b      	beq.n	8005184 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f06f 0210 	mvn.w	r2, #16
 8005154:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2208      	movs	r2, #8
 800515a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	69db      	ldr	r3, [r3, #28]
 8005162:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005166:	2b00      	cmp	r3, #0
 8005168:	d003      	beq.n	8005172 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 f927 	bl	80053be <HAL_TIM_IC_CaptureCallback>
 8005170:	e005      	b.n	800517e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f000 f919 	bl	80053aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f000 f92a 	bl	80053d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	f003 0301 	and.w	r3, r3, #1
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00c      	beq.n	80051a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f003 0301 	and.w	r3, r3, #1
 8005194:	2b00      	cmp	r3, #0
 8005196:	d007      	beq.n	80051a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f06f 0201 	mvn.w	r2, #1
 80051a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f7fd f8d0 	bl	8002348 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d00c      	beq.n	80051cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d007      	beq.n	80051cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80051c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 fab0 	bl	800572c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d00c      	beq.n	80051f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d007      	beq.n	80051f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80051e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 f8fb 	bl	80053e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	f003 0320 	and.w	r3, r3, #32
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00c      	beq.n	8005214 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f003 0320 	and.w	r3, r3, #32
 8005200:	2b00      	cmp	r3, #0
 8005202:	d007      	beq.n	8005214 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f06f 0220 	mvn.w	r2, #32
 800520c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f000 fa82 	bl	8005718 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005214:	bf00      	nop
 8005216:	3710      	adds	r7, #16
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}

0800521c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005226:	2300      	movs	r3, #0
 8005228:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005230:	2b01      	cmp	r3, #1
 8005232:	d101      	bne.n	8005238 <HAL_TIM_ConfigClockSource+0x1c>
 8005234:	2302      	movs	r3, #2
 8005236:	e0b4      	b.n	80053a2 <HAL_TIM_ConfigClockSource+0x186>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2202      	movs	r2, #2
 8005244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005256:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800525e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68ba      	ldr	r2, [r7, #8]
 8005266:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005270:	d03e      	beq.n	80052f0 <HAL_TIM_ConfigClockSource+0xd4>
 8005272:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005276:	f200 8087 	bhi.w	8005388 <HAL_TIM_ConfigClockSource+0x16c>
 800527a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800527e:	f000 8086 	beq.w	800538e <HAL_TIM_ConfigClockSource+0x172>
 8005282:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005286:	d87f      	bhi.n	8005388 <HAL_TIM_ConfigClockSource+0x16c>
 8005288:	2b70      	cmp	r3, #112	@ 0x70
 800528a:	d01a      	beq.n	80052c2 <HAL_TIM_ConfigClockSource+0xa6>
 800528c:	2b70      	cmp	r3, #112	@ 0x70
 800528e:	d87b      	bhi.n	8005388 <HAL_TIM_ConfigClockSource+0x16c>
 8005290:	2b60      	cmp	r3, #96	@ 0x60
 8005292:	d050      	beq.n	8005336 <HAL_TIM_ConfigClockSource+0x11a>
 8005294:	2b60      	cmp	r3, #96	@ 0x60
 8005296:	d877      	bhi.n	8005388 <HAL_TIM_ConfigClockSource+0x16c>
 8005298:	2b50      	cmp	r3, #80	@ 0x50
 800529a:	d03c      	beq.n	8005316 <HAL_TIM_ConfigClockSource+0xfa>
 800529c:	2b50      	cmp	r3, #80	@ 0x50
 800529e:	d873      	bhi.n	8005388 <HAL_TIM_ConfigClockSource+0x16c>
 80052a0:	2b40      	cmp	r3, #64	@ 0x40
 80052a2:	d058      	beq.n	8005356 <HAL_TIM_ConfigClockSource+0x13a>
 80052a4:	2b40      	cmp	r3, #64	@ 0x40
 80052a6:	d86f      	bhi.n	8005388 <HAL_TIM_ConfigClockSource+0x16c>
 80052a8:	2b30      	cmp	r3, #48	@ 0x30
 80052aa:	d064      	beq.n	8005376 <HAL_TIM_ConfigClockSource+0x15a>
 80052ac:	2b30      	cmp	r3, #48	@ 0x30
 80052ae:	d86b      	bhi.n	8005388 <HAL_TIM_ConfigClockSource+0x16c>
 80052b0:	2b20      	cmp	r3, #32
 80052b2:	d060      	beq.n	8005376 <HAL_TIM_ConfigClockSource+0x15a>
 80052b4:	2b20      	cmp	r3, #32
 80052b6:	d867      	bhi.n	8005388 <HAL_TIM_ConfigClockSource+0x16c>
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d05c      	beq.n	8005376 <HAL_TIM_ConfigClockSource+0x15a>
 80052bc:	2b10      	cmp	r3, #16
 80052be:	d05a      	beq.n	8005376 <HAL_TIM_ConfigClockSource+0x15a>
 80052c0:	e062      	b.n	8005388 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80052d2:	f000 f993 	bl	80055fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80052e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	68ba      	ldr	r2, [r7, #8]
 80052ec:	609a      	str	r2, [r3, #8]
      break;
 80052ee:	e04f      	b.n	8005390 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005300:	f000 f97c 	bl	80055fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	689a      	ldr	r2, [r3, #8]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005312:	609a      	str	r2, [r3, #8]
      break;
 8005314:	e03c      	b.n	8005390 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005322:	461a      	mov	r2, r3
 8005324:	f000 f8f0 	bl	8005508 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2150      	movs	r1, #80	@ 0x50
 800532e:	4618      	mov	r0, r3
 8005330:	f000 f949 	bl	80055c6 <TIM_ITRx_SetConfig>
      break;
 8005334:	e02c      	b.n	8005390 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005342:	461a      	mov	r2, r3
 8005344:	f000 f90f 	bl	8005566 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2160      	movs	r1, #96	@ 0x60
 800534e:	4618      	mov	r0, r3
 8005350:	f000 f939 	bl	80055c6 <TIM_ITRx_SetConfig>
      break;
 8005354:	e01c      	b.n	8005390 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005362:	461a      	mov	r2, r3
 8005364:	f000 f8d0 	bl	8005508 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2140      	movs	r1, #64	@ 0x40
 800536e:	4618      	mov	r0, r3
 8005370:	f000 f929 	bl	80055c6 <TIM_ITRx_SetConfig>
      break;
 8005374:	e00c      	b.n	8005390 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4619      	mov	r1, r3
 8005380:	4610      	mov	r0, r2
 8005382:	f000 f920 	bl	80055c6 <TIM_ITRx_SetConfig>
      break;
 8005386:	e003      	b.n	8005390 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005388:	2301      	movs	r3, #1
 800538a:	73fb      	strb	r3, [r7, #15]
      break;
 800538c:	e000      	b.n	8005390 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800538e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2200      	movs	r2, #0
 800539c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80053a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3710      	adds	r7, #16
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}

080053aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053aa:	b480      	push	{r7}
 80053ac:	b083      	sub	sp, #12
 80053ae:	af00      	add	r7, sp, #0
 80053b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053b2:	bf00      	nop
 80053b4:	370c      	adds	r7, #12
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr

080053be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80053be:	b480      	push	{r7}
 80053c0:	b083      	sub	sp, #12
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80053c6:	bf00      	nop
 80053c8:	370c      	adds	r7, #12
 80053ca:	46bd      	mov	sp, r7
 80053cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d0:	4770      	bx	lr

080053d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053d2:	b480      	push	{r7}
 80053d4:	b083      	sub	sp, #12
 80053d6:	af00      	add	r7, sp, #0
 80053d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053da:	bf00      	nop
 80053dc:	370c      	adds	r7, #12
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr

080053e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80053e6:	b480      	push	{r7}
 80053e8:	b083      	sub	sp, #12
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80053ee:	bf00      	nop
 80053f0:	370c      	adds	r7, #12
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr
	...

080053fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b085      	sub	sp, #20
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	4a37      	ldr	r2, [pc, #220]	@ (80054ec <TIM_Base_SetConfig+0xf0>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d00f      	beq.n	8005434 <TIM_Base_SetConfig+0x38>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800541a:	d00b      	beq.n	8005434 <TIM_Base_SetConfig+0x38>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a34      	ldr	r2, [pc, #208]	@ (80054f0 <TIM_Base_SetConfig+0xf4>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d007      	beq.n	8005434 <TIM_Base_SetConfig+0x38>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4a33      	ldr	r2, [pc, #204]	@ (80054f4 <TIM_Base_SetConfig+0xf8>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d003      	beq.n	8005434 <TIM_Base_SetConfig+0x38>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a32      	ldr	r2, [pc, #200]	@ (80054f8 <TIM_Base_SetConfig+0xfc>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d108      	bne.n	8005446 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800543a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	4313      	orrs	r3, r2
 8005444:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a28      	ldr	r2, [pc, #160]	@ (80054ec <TIM_Base_SetConfig+0xf0>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d01b      	beq.n	8005486 <TIM_Base_SetConfig+0x8a>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005454:	d017      	beq.n	8005486 <TIM_Base_SetConfig+0x8a>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a25      	ldr	r2, [pc, #148]	@ (80054f0 <TIM_Base_SetConfig+0xf4>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d013      	beq.n	8005486 <TIM_Base_SetConfig+0x8a>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a24      	ldr	r2, [pc, #144]	@ (80054f4 <TIM_Base_SetConfig+0xf8>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d00f      	beq.n	8005486 <TIM_Base_SetConfig+0x8a>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a23      	ldr	r2, [pc, #140]	@ (80054f8 <TIM_Base_SetConfig+0xfc>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d00b      	beq.n	8005486 <TIM_Base_SetConfig+0x8a>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a22      	ldr	r2, [pc, #136]	@ (80054fc <TIM_Base_SetConfig+0x100>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d007      	beq.n	8005486 <TIM_Base_SetConfig+0x8a>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a21      	ldr	r2, [pc, #132]	@ (8005500 <TIM_Base_SetConfig+0x104>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d003      	beq.n	8005486 <TIM_Base_SetConfig+0x8a>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a20      	ldr	r2, [pc, #128]	@ (8005504 <TIM_Base_SetConfig+0x108>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d108      	bne.n	8005498 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800548c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	4313      	orrs	r3, r2
 8005496:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	695b      	ldr	r3, [r3, #20]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	689a      	ldr	r2, [r3, #8]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a0c      	ldr	r2, [pc, #48]	@ (80054ec <TIM_Base_SetConfig+0xf0>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d103      	bne.n	80054c6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	691a      	ldr	r2, [r3, #16]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f043 0204 	orr.w	r2, r3, #4
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2201      	movs	r2, #1
 80054d6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	601a      	str	r2, [r3, #0]
}
 80054de:	bf00      	nop
 80054e0:	3714      	adds	r7, #20
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr
 80054ea:	bf00      	nop
 80054ec:	40010000 	.word	0x40010000
 80054f0:	40000400 	.word	0x40000400
 80054f4:	40000800 	.word	0x40000800
 80054f8:	40000c00 	.word	0x40000c00
 80054fc:	40014000 	.word	0x40014000
 8005500:	40014400 	.word	0x40014400
 8005504:	40014800 	.word	0x40014800

08005508 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005508:	b480      	push	{r7}
 800550a:	b087      	sub	sp, #28
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6a1b      	ldr	r3, [r3, #32]
 8005518:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	6a1b      	ldr	r3, [r3, #32]
 800551e:	f023 0201 	bic.w	r2, r3, #1
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	699b      	ldr	r3, [r3, #24]
 800552a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005532:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	011b      	lsls	r3, r3, #4
 8005538:	693a      	ldr	r2, [r7, #16]
 800553a:	4313      	orrs	r3, r2
 800553c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	f023 030a 	bic.w	r3, r3, #10
 8005544:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005546:	697a      	ldr	r2, [r7, #20]
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	4313      	orrs	r3, r2
 800554c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	693a      	ldr	r2, [r7, #16]
 8005552:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	697a      	ldr	r2, [r7, #20]
 8005558:	621a      	str	r2, [r3, #32]
}
 800555a:	bf00      	nop
 800555c:	371c      	adds	r7, #28
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr

08005566 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005566:	b480      	push	{r7}
 8005568:	b087      	sub	sp, #28
 800556a:	af00      	add	r7, sp, #0
 800556c:	60f8      	str	r0, [r7, #12]
 800556e:	60b9      	str	r1, [r7, #8]
 8005570:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6a1b      	ldr	r3, [r3, #32]
 8005576:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6a1b      	ldr	r3, [r3, #32]
 800557c:	f023 0210 	bic.w	r2, r3, #16
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005590:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	031b      	lsls	r3, r3, #12
 8005596:	693a      	ldr	r2, [r7, #16]
 8005598:	4313      	orrs	r3, r2
 800559a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80055a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	011b      	lsls	r3, r3, #4
 80055a8:	697a      	ldr	r2, [r7, #20]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	621a      	str	r2, [r3, #32]
}
 80055ba:	bf00      	nop
 80055bc:	371c      	adds	r7, #28
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr

080055c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055c6:	b480      	push	{r7}
 80055c8:	b085      	sub	sp, #20
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
 80055ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055de:	683a      	ldr	r2, [r7, #0]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	f043 0307 	orr.w	r3, r3, #7
 80055e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	68fa      	ldr	r2, [r7, #12]
 80055ee:	609a      	str	r2, [r3, #8]
}
 80055f0:	bf00      	nop
 80055f2:	3714      	adds	r7, #20
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b087      	sub	sp, #28
 8005600:	af00      	add	r7, sp, #0
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	60b9      	str	r1, [r7, #8]
 8005606:	607a      	str	r2, [r7, #4]
 8005608:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005616:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	021a      	lsls	r2, r3, #8
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	431a      	orrs	r2, r3
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	4313      	orrs	r3, r2
 8005624:	697a      	ldr	r2, [r7, #20]
 8005626:	4313      	orrs	r3, r2
 8005628:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	609a      	str	r2, [r3, #8]
}
 8005630:	bf00      	nop
 8005632:	371c      	adds	r7, #28
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800563c:	b480      	push	{r7}
 800563e:	b085      	sub	sp, #20
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800564c:	2b01      	cmp	r3, #1
 800564e:	d101      	bne.n	8005654 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005650:	2302      	movs	r3, #2
 8005652:	e050      	b.n	80056f6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2202      	movs	r2, #2
 8005660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800567a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68fa      	ldr	r2, [r7, #12]
 8005682:	4313      	orrs	r3, r2
 8005684:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a1c      	ldr	r2, [pc, #112]	@ (8005704 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d018      	beq.n	80056ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056a0:	d013      	beq.n	80056ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a18      	ldr	r2, [pc, #96]	@ (8005708 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d00e      	beq.n	80056ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a16      	ldr	r2, [pc, #88]	@ (800570c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d009      	beq.n	80056ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a15      	ldr	r2, [pc, #84]	@ (8005710 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d004      	beq.n	80056ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a13      	ldr	r2, [pc, #76]	@ (8005714 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d10c      	bne.n	80056e4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	68ba      	ldr	r2, [r7, #8]
 80056d8:	4313      	orrs	r3, r2
 80056da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68ba      	ldr	r2, [r7, #8]
 80056e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80056f4:	2300      	movs	r3, #0
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3714      	adds	r7, #20
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr
 8005702:	bf00      	nop
 8005704:	40010000 	.word	0x40010000
 8005708:	40000400 	.word	0x40000400
 800570c:	40000800 	.word	0x40000800
 8005710:	40000c00 	.word	0x40000c00
 8005714:	40014000 	.word	0x40014000

08005718 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005734:	bf00      	nop
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b082      	sub	sp, #8
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d101      	bne.n	8005752 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e042      	b.n	80057d8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005758:	b2db      	uxtb	r3, r3
 800575a:	2b00      	cmp	r3, #0
 800575c:	d106      	bne.n	800576c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f7fd f866 	bl	8002838 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2224      	movs	r2, #36	@ 0x24
 8005770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	68da      	ldr	r2, [r3, #12]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005782:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f000 fdd3 	bl	8006330 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	691a      	ldr	r2, [r3, #16]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005798:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	695a      	ldr	r2, [r3, #20]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80057a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	68da      	ldr	r2, [r3, #12]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80057b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2220      	movs	r2, #32
 80057c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2220      	movs	r2, #32
 80057cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80057d6:	2300      	movs	r3, #0
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3708      	adds	r7, #8
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b08a      	sub	sp, #40	@ 0x28
 80057e4:	af02      	add	r7, sp, #8
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	603b      	str	r3, [r7, #0]
 80057ec:	4613      	mov	r3, r2
 80057ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80057f0:	2300      	movs	r3, #0
 80057f2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	2b20      	cmp	r3, #32
 80057fe:	d175      	bne.n	80058ec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d002      	beq.n	800580c <HAL_UART_Transmit+0x2c>
 8005806:	88fb      	ldrh	r3, [r7, #6]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d101      	bne.n	8005810 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e06e      	b.n	80058ee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2200      	movs	r2, #0
 8005814:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2221      	movs	r2, #33	@ 0x21
 800581a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800581e:	f7fd fa73 	bl	8002d08 <HAL_GetTick>
 8005822:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	88fa      	ldrh	r2, [r7, #6]
 8005828:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	88fa      	ldrh	r2, [r7, #6]
 800582e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005838:	d108      	bne.n	800584c <HAL_UART_Transmit+0x6c>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d104      	bne.n	800584c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005842:	2300      	movs	r3, #0
 8005844:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	61bb      	str	r3, [r7, #24]
 800584a:	e003      	b.n	8005854 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005850:	2300      	movs	r3, #0
 8005852:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005854:	e02e      	b.n	80058b4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	9300      	str	r3, [sp, #0]
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	2200      	movs	r2, #0
 800585e:	2180      	movs	r1, #128	@ 0x80
 8005860:	68f8      	ldr	r0, [r7, #12]
 8005862:	f000 fb37 	bl	8005ed4 <UART_WaitOnFlagUntilTimeout>
 8005866:	4603      	mov	r3, r0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d005      	beq.n	8005878 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2220      	movs	r2, #32
 8005870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e03a      	b.n	80058ee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005878:	69fb      	ldr	r3, [r7, #28]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d10b      	bne.n	8005896 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	881b      	ldrh	r3, [r3, #0]
 8005882:	461a      	mov	r2, r3
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800588c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800588e:	69bb      	ldr	r3, [r7, #24]
 8005890:	3302      	adds	r3, #2
 8005892:	61bb      	str	r3, [r7, #24]
 8005894:	e007      	b.n	80058a6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005896:	69fb      	ldr	r3, [r7, #28]
 8005898:	781a      	ldrb	r2, [r3, #0]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80058a0:	69fb      	ldr	r3, [r7, #28]
 80058a2:	3301      	adds	r3, #1
 80058a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	3b01      	subs	r3, #1
 80058ae:	b29a      	uxth	r2, r3
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d1cb      	bne.n	8005856 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	9300      	str	r3, [sp, #0]
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	2200      	movs	r2, #0
 80058c6:	2140      	movs	r1, #64	@ 0x40
 80058c8:	68f8      	ldr	r0, [r7, #12]
 80058ca:	f000 fb03 	bl	8005ed4 <UART_WaitOnFlagUntilTimeout>
 80058ce:	4603      	mov	r3, r0
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d005      	beq.n	80058e0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2220      	movs	r2, #32
 80058d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80058dc:	2303      	movs	r3, #3
 80058de:	e006      	b.n	80058ee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2220      	movs	r2, #32
 80058e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80058e8:	2300      	movs	r3, #0
 80058ea:	e000      	b.n	80058ee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80058ec:	2302      	movs	r3, #2
  }
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3720      	adds	r7, #32
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b084      	sub	sp, #16
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	60f8      	str	r0, [r7, #12]
 80058fe:	60b9      	str	r1, [r7, #8]
 8005900:	4613      	mov	r3, r2
 8005902:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800590a:	b2db      	uxtb	r3, r3
 800590c:	2b20      	cmp	r3, #32
 800590e:	d112      	bne.n	8005936 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d002      	beq.n	800591c <HAL_UART_Receive_IT+0x26>
 8005916:	88fb      	ldrh	r3, [r7, #6]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d101      	bne.n	8005920 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e00b      	b.n	8005938 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005926:	88fb      	ldrh	r3, [r7, #6]
 8005928:	461a      	mov	r2, r3
 800592a:	68b9      	ldr	r1, [r7, #8]
 800592c:	68f8      	ldr	r0, [r7, #12]
 800592e:	f000 fb2a 	bl	8005f86 <UART_Start_Receive_IT>
 8005932:	4603      	mov	r3, r0
 8005934:	e000      	b.n	8005938 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005936:	2302      	movs	r3, #2
  }
}
 8005938:	4618      	mov	r0, r3
 800593a:	3710      	adds	r7, #16
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b0ba      	sub	sp, #232	@ 0xe8
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	695b      	ldr	r3, [r3, #20]
 8005962:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005966:	2300      	movs	r3, #0
 8005968:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800596c:	2300      	movs	r3, #0
 800596e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005976:	f003 030f 	and.w	r3, r3, #15
 800597a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800597e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005982:	2b00      	cmp	r3, #0
 8005984:	d10f      	bne.n	80059a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005986:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800598a:	f003 0320 	and.w	r3, r3, #32
 800598e:	2b00      	cmp	r3, #0
 8005990:	d009      	beq.n	80059a6 <HAL_UART_IRQHandler+0x66>
 8005992:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005996:	f003 0320 	and.w	r3, r3, #32
 800599a:	2b00      	cmp	r3, #0
 800599c:	d003      	beq.n	80059a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 fc07 	bl	80061b2 <UART_Receive_IT>
      return;
 80059a4:	e273      	b.n	8005e8e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80059a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	f000 80de 	beq.w	8005b6c <HAL_UART_IRQHandler+0x22c>
 80059b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059b4:	f003 0301 	and.w	r3, r3, #1
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d106      	bne.n	80059ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80059bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059c0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	f000 80d1 	beq.w	8005b6c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80059ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059ce:	f003 0301 	and.w	r3, r3, #1
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d00b      	beq.n	80059ee <HAL_UART_IRQHandler+0xae>
 80059d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d005      	beq.n	80059ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059e6:	f043 0201 	orr.w	r2, r3, #1
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059f2:	f003 0304 	and.w	r3, r3, #4
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d00b      	beq.n	8005a12 <HAL_UART_IRQHandler+0xd2>
 80059fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059fe:	f003 0301 	and.w	r3, r3, #1
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d005      	beq.n	8005a12 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a0a:	f043 0202 	orr.w	r2, r3, #2
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a16:	f003 0302 	and.w	r3, r3, #2
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d00b      	beq.n	8005a36 <HAL_UART_IRQHandler+0xf6>
 8005a1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a22:	f003 0301 	and.w	r3, r3, #1
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d005      	beq.n	8005a36 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a2e:	f043 0204 	orr.w	r2, r3, #4
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005a36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a3a:	f003 0308 	and.w	r3, r3, #8
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d011      	beq.n	8005a66 <HAL_UART_IRQHandler+0x126>
 8005a42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a46:	f003 0320 	and.w	r3, r3, #32
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d105      	bne.n	8005a5a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005a4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a52:	f003 0301 	and.w	r3, r3, #1
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d005      	beq.n	8005a66 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a5e:	f043 0208 	orr.w	r2, r3, #8
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	f000 820a 	beq.w	8005e84 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a74:	f003 0320 	and.w	r3, r3, #32
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d008      	beq.n	8005a8e <HAL_UART_IRQHandler+0x14e>
 8005a7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a80:	f003 0320 	and.w	r3, r3, #32
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d002      	beq.n	8005a8e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 fb92 	bl	80061b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	695b      	ldr	r3, [r3, #20]
 8005a94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a98:	2b40      	cmp	r3, #64	@ 0x40
 8005a9a:	bf0c      	ite	eq
 8005a9c:	2301      	moveq	r3, #1
 8005a9e:	2300      	movne	r3, #0
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aaa:	f003 0308 	and.w	r3, r3, #8
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d103      	bne.n	8005aba <HAL_UART_IRQHandler+0x17a>
 8005ab2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d04f      	beq.n	8005b5a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 fa9d 	bl	8005ffa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	695b      	ldr	r3, [r3, #20]
 8005ac6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aca:	2b40      	cmp	r3, #64	@ 0x40
 8005acc:	d141      	bne.n	8005b52 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	3314      	adds	r3, #20
 8005ad4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005adc:	e853 3f00 	ldrex	r3, [r3]
 8005ae0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005ae4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005ae8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005aec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	3314      	adds	r3, #20
 8005af6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005afa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005afe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005b06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005b0a:	e841 2300 	strex	r3, r2, [r1]
 8005b0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005b12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d1d9      	bne.n	8005ace <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d013      	beq.n	8005b4a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b26:	4a8a      	ldr	r2, [pc, #552]	@ (8005d50 <HAL_UART_IRQHandler+0x410>)
 8005b28:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f7fd fe5e 	bl	80037f0 <HAL_DMA_Abort_IT>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d016      	beq.n	8005b68 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005b44:	4610      	mov	r0, r2
 8005b46:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b48:	e00e      	b.n	8005b68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 f9ac 	bl	8005ea8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b50:	e00a      	b.n	8005b68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f000 f9a8 	bl	8005ea8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b58:	e006      	b.n	8005b68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	f000 f9a4 	bl	8005ea8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2200      	movs	r2, #0
 8005b64:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005b66:	e18d      	b.n	8005e84 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b68:	bf00      	nop
    return;
 8005b6a:	e18b      	b.n	8005e84 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	f040 8167 	bne.w	8005e44 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005b76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b7a:	f003 0310 	and.w	r3, r3, #16
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	f000 8160 	beq.w	8005e44 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005b84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b88:	f003 0310 	and.w	r3, r3, #16
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	f000 8159 	beq.w	8005e44 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b92:	2300      	movs	r3, #0
 8005b94:	60bb      	str	r3, [r7, #8]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	60bb      	str	r3, [r7, #8]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	60bb      	str	r3, [r7, #8]
 8005ba6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	695b      	ldr	r3, [r3, #20]
 8005bae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bb2:	2b40      	cmp	r3, #64	@ 0x40
 8005bb4:	f040 80ce 	bne.w	8005d54 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005bc4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	f000 80a9 	beq.w	8005d20 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005bd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	f080 80a2 	bcs.w	8005d20 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005be2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005be8:	69db      	ldr	r3, [r3, #28]
 8005bea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bee:	f000 8088 	beq.w	8005d02 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	330c      	adds	r3, #12
 8005bf8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bfc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005c00:	e853 3f00 	ldrex	r3, [r3]
 8005c04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005c08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005c0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	330c      	adds	r3, #12
 8005c1a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005c1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005c22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c26:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005c2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005c2e:	e841 2300 	strex	r3, r2, [r1]
 8005c32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005c36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d1d9      	bne.n	8005bf2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	3314      	adds	r3, #20
 8005c44:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c48:	e853 3f00 	ldrex	r3, [r3]
 8005c4c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005c4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005c50:	f023 0301 	bic.w	r3, r3, #1
 8005c54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	3314      	adds	r3, #20
 8005c5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005c62:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005c66:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c68:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005c6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005c6e:	e841 2300 	strex	r3, r2, [r1]
 8005c72:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005c74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d1e1      	bne.n	8005c3e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	3314      	adds	r3, #20
 8005c80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005c84:	e853 3f00 	ldrex	r3, [r3]
 8005c88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005c8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	3314      	adds	r3, #20
 8005c9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005c9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005ca0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005ca4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005ca6:	e841 2300 	strex	r3, r2, [r1]
 8005caa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005cac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d1e3      	bne.n	8005c7a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2220      	movs	r2, #32
 8005cb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	330c      	adds	r3, #12
 8005cc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cca:	e853 3f00 	ldrex	r3, [r3]
 8005cce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005cd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cd2:	f023 0310 	bic.w	r3, r3, #16
 8005cd6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	330c      	adds	r3, #12
 8005ce0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005ce4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005ce6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005cea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005cec:	e841 2300 	strex	r3, r2, [r1]
 8005cf0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005cf2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d1e3      	bne.n	8005cc0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f7fd fd07 	bl	8003710 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2202      	movs	r2, #2
 8005d06:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	1ad3      	subs	r3, r2, r3
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	4619      	mov	r1, r3
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f000 f8cf 	bl	8005ebc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005d1e:	e0b3      	b.n	8005e88 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d24:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	f040 80ad 	bne.w	8005e88 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d32:	69db      	ldr	r3, [r3, #28]
 8005d34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d38:	f040 80a6 	bne.w	8005e88 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2202      	movs	r2, #2
 8005d40:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d46:	4619      	mov	r1, r3
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f000 f8b7 	bl	8005ebc <HAL_UARTEx_RxEventCallback>
      return;
 8005d4e:	e09b      	b.n	8005e88 <HAL_UART_IRQHandler+0x548>
 8005d50:	080060c1 	.word	0x080060c1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d5c:	b29b      	uxth	r3, r3
 8005d5e:	1ad3      	subs	r3, r2, r3
 8005d60:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	f000 808e 	beq.w	8005e8c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005d70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	f000 8089 	beq.w	8005e8c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	330c      	adds	r3, #12
 8005d80:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d84:	e853 3f00 	ldrex	r3, [r3]
 8005d88:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d90:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	330c      	adds	r3, #12
 8005d9a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005d9e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005da0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005da4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005da6:	e841 2300 	strex	r3, r2, [r1]
 8005daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005dac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d1e3      	bne.n	8005d7a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	3314      	adds	r3, #20
 8005db8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dbc:	e853 3f00 	ldrex	r3, [r3]
 8005dc0:	623b      	str	r3, [r7, #32]
   return(result);
 8005dc2:	6a3b      	ldr	r3, [r7, #32]
 8005dc4:	f023 0301 	bic.w	r3, r3, #1
 8005dc8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	3314      	adds	r3, #20
 8005dd2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005dd6:	633a      	str	r2, [r7, #48]	@ 0x30
 8005dd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ddc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dde:	e841 2300 	strex	r3, r2, [r1]
 8005de2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d1e3      	bne.n	8005db2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2220      	movs	r2, #32
 8005dee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	330c      	adds	r3, #12
 8005dfe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	e853 3f00 	ldrex	r3, [r3]
 8005e06:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f023 0310 	bic.w	r3, r3, #16
 8005e0e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	330c      	adds	r3, #12
 8005e18:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005e1c:	61fa      	str	r2, [r7, #28]
 8005e1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e20:	69b9      	ldr	r1, [r7, #24]
 8005e22:	69fa      	ldr	r2, [r7, #28]
 8005e24:	e841 2300 	strex	r3, r2, [r1]
 8005e28:	617b      	str	r3, [r7, #20]
   return(result);
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d1e3      	bne.n	8005df8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2202      	movs	r2, #2
 8005e34:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e36:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e3a:	4619      	mov	r1, r3
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f000 f83d 	bl	8005ebc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e42:	e023      	b.n	8005e8c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d009      	beq.n	8005e64 <HAL_UART_IRQHandler+0x524>
 8005e50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d003      	beq.n	8005e64 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f000 f940 	bl	80060e2 <UART_Transmit_IT>
    return;
 8005e62:	e014      	b.n	8005e8e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d00e      	beq.n	8005e8e <HAL_UART_IRQHandler+0x54e>
 8005e70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d008      	beq.n	8005e8e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f000 f980 	bl	8006182 <UART_EndTransmit_IT>
    return;
 8005e82:	e004      	b.n	8005e8e <HAL_UART_IRQHandler+0x54e>
    return;
 8005e84:	bf00      	nop
 8005e86:	e002      	b.n	8005e8e <HAL_UART_IRQHandler+0x54e>
      return;
 8005e88:	bf00      	nop
 8005e8a:	e000      	b.n	8005e8e <HAL_UART_IRQHandler+0x54e>
      return;
 8005e8c:	bf00      	nop
  }
}
 8005e8e:	37e8      	adds	r7, #232	@ 0xe8
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b083      	sub	sp, #12
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005e9c:	bf00      	nop
 8005e9e:	370c      	adds	r7, #12
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr

08005ea8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005eb0:	bf00      	nop
 8005eb2:	370c      	adds	r7, #12
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	460b      	mov	r3, r1
 8005ec6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b086      	sub	sp, #24
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	60f8      	str	r0, [r7, #12]
 8005edc:	60b9      	str	r1, [r7, #8]
 8005ede:	603b      	str	r3, [r7, #0]
 8005ee0:	4613      	mov	r3, r2
 8005ee2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ee4:	e03b      	b.n	8005f5e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ee6:	6a3b      	ldr	r3, [r7, #32]
 8005ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eec:	d037      	beq.n	8005f5e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eee:	f7fc ff0b 	bl	8002d08 <HAL_GetTick>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	1ad3      	subs	r3, r2, r3
 8005ef8:	6a3a      	ldr	r2, [r7, #32]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d302      	bcc.n	8005f04 <UART_WaitOnFlagUntilTimeout+0x30>
 8005efe:	6a3b      	ldr	r3, [r7, #32]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d101      	bne.n	8005f08 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f04:	2303      	movs	r3, #3
 8005f06:	e03a      	b.n	8005f7e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	68db      	ldr	r3, [r3, #12]
 8005f0e:	f003 0304 	and.w	r3, r3, #4
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d023      	beq.n	8005f5e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	2b80      	cmp	r3, #128	@ 0x80
 8005f1a:	d020      	beq.n	8005f5e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	2b40      	cmp	r3, #64	@ 0x40
 8005f20:	d01d      	beq.n	8005f5e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 0308 	and.w	r3, r3, #8
 8005f2c:	2b08      	cmp	r3, #8
 8005f2e:	d116      	bne.n	8005f5e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005f30:	2300      	movs	r3, #0
 8005f32:	617b      	str	r3, [r7, #20]
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	617b      	str	r3, [r7, #20]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	617b      	str	r3, [r7, #20]
 8005f44:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f46:	68f8      	ldr	r0, [r7, #12]
 8005f48:	f000 f857 	bl	8005ffa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2208      	movs	r2, #8
 8005f50:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2200      	movs	r2, #0
 8005f56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e00f      	b.n	8005f7e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	4013      	ands	r3, r2
 8005f68:	68ba      	ldr	r2, [r7, #8]
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	bf0c      	ite	eq
 8005f6e:	2301      	moveq	r3, #1
 8005f70:	2300      	movne	r3, #0
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	461a      	mov	r2, r3
 8005f76:	79fb      	ldrb	r3, [r7, #7]
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d0b4      	beq.n	8005ee6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3718      	adds	r7, #24
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}

08005f86 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f86:	b480      	push	{r7}
 8005f88:	b085      	sub	sp, #20
 8005f8a:	af00      	add	r7, sp, #0
 8005f8c:	60f8      	str	r0, [r7, #12]
 8005f8e:	60b9      	str	r1, [r7, #8]
 8005f90:	4613      	mov	r3, r2
 8005f92:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	68ba      	ldr	r2, [r7, #8]
 8005f98:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	88fa      	ldrh	r2, [r7, #6]
 8005f9e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	88fa      	ldrh	r2, [r7, #6]
 8005fa4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	2222      	movs	r2, #34	@ 0x22
 8005fb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	691b      	ldr	r3, [r3, #16]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d007      	beq.n	8005fcc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	68da      	ldr	r2, [r3, #12]
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fca:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	695a      	ldr	r2, [r3, #20]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f042 0201 	orr.w	r2, r2, #1
 8005fda:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	68da      	ldr	r2, [r3, #12]
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f042 0220 	orr.w	r2, r2, #32
 8005fea:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005fec:	2300      	movs	r3, #0
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3714      	adds	r7, #20
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr

08005ffa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	b095      	sub	sp, #84	@ 0x54
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	330c      	adds	r3, #12
 8006008:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800600a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800600c:	e853 3f00 	ldrex	r3, [r3]
 8006010:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006014:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006018:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	330c      	adds	r3, #12
 8006020:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006022:	643a      	str	r2, [r7, #64]	@ 0x40
 8006024:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006026:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006028:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800602a:	e841 2300 	strex	r3, r2, [r1]
 800602e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006032:	2b00      	cmp	r3, #0
 8006034:	d1e5      	bne.n	8006002 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	3314      	adds	r3, #20
 800603c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800603e:	6a3b      	ldr	r3, [r7, #32]
 8006040:	e853 3f00 	ldrex	r3, [r3]
 8006044:	61fb      	str	r3, [r7, #28]
   return(result);
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	f023 0301 	bic.w	r3, r3, #1
 800604c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	3314      	adds	r3, #20
 8006054:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006056:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006058:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800605a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800605c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800605e:	e841 2300 	strex	r3, r2, [r1]
 8006062:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006066:	2b00      	cmp	r3, #0
 8006068:	d1e5      	bne.n	8006036 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800606e:	2b01      	cmp	r3, #1
 8006070:	d119      	bne.n	80060a6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	330c      	adds	r3, #12
 8006078:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	e853 3f00 	ldrex	r3, [r3]
 8006080:	60bb      	str	r3, [r7, #8]
   return(result);
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	f023 0310 	bic.w	r3, r3, #16
 8006088:	647b      	str	r3, [r7, #68]	@ 0x44
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	330c      	adds	r3, #12
 8006090:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006092:	61ba      	str	r2, [r7, #24]
 8006094:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006096:	6979      	ldr	r1, [r7, #20]
 8006098:	69ba      	ldr	r2, [r7, #24]
 800609a:	e841 2300 	strex	r3, r2, [r1]
 800609e:	613b      	str	r3, [r7, #16]
   return(result);
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d1e5      	bne.n	8006072 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2220      	movs	r2, #32
 80060aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2200      	movs	r2, #0
 80060b2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80060b4:	bf00      	nop
 80060b6:	3754      	adds	r7, #84	@ 0x54
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr

080060c0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2200      	movs	r2, #0
 80060d2:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060d4:	68f8      	ldr	r0, [r7, #12]
 80060d6:	f7ff fee7 	bl	8005ea8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060da:	bf00      	nop
 80060dc:	3710      	adds	r7, #16
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}

080060e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80060e2:	b480      	push	{r7}
 80060e4:	b085      	sub	sp, #20
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	2b21      	cmp	r3, #33	@ 0x21
 80060f4:	d13e      	bne.n	8006174 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	689b      	ldr	r3, [r3, #8]
 80060fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060fe:	d114      	bne.n	800612a <UART_Transmit_IT+0x48>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	691b      	ldr	r3, [r3, #16]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d110      	bne.n	800612a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6a1b      	ldr	r3, [r3, #32]
 800610c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	881b      	ldrh	r3, [r3, #0]
 8006112:	461a      	mov	r2, r3
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800611c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a1b      	ldr	r3, [r3, #32]
 8006122:	1c9a      	adds	r2, r3, #2
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	621a      	str	r2, [r3, #32]
 8006128:	e008      	b.n	800613c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	1c59      	adds	r1, r3, #1
 8006130:	687a      	ldr	r2, [r7, #4]
 8006132:	6211      	str	r1, [r2, #32]
 8006134:	781a      	ldrb	r2, [r3, #0]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006140:	b29b      	uxth	r3, r3
 8006142:	3b01      	subs	r3, #1
 8006144:	b29b      	uxth	r3, r3
 8006146:	687a      	ldr	r2, [r7, #4]
 8006148:	4619      	mov	r1, r3
 800614a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800614c:	2b00      	cmp	r3, #0
 800614e:	d10f      	bne.n	8006170 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	68da      	ldr	r2, [r3, #12]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800615e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68da      	ldr	r2, [r3, #12]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800616e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006170:	2300      	movs	r3, #0
 8006172:	e000      	b.n	8006176 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006174:	2302      	movs	r3, #2
  }
}
 8006176:	4618      	mov	r0, r3
 8006178:	3714      	adds	r7, #20
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr

08006182 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006182:	b580      	push	{r7, lr}
 8006184:	b082      	sub	sp, #8
 8006186:	af00      	add	r7, sp, #0
 8006188:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68da      	ldr	r2, [r3, #12]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006198:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2220      	movs	r2, #32
 800619e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f7ff fe76 	bl	8005e94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80061a8:	2300      	movs	r3, #0
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3708      	adds	r7, #8
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80061b2:	b580      	push	{r7, lr}
 80061b4:	b08c      	sub	sp, #48	@ 0x30
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80061ba:	2300      	movs	r3, #0
 80061bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80061be:	2300      	movs	r3, #0
 80061c0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	2b22      	cmp	r3, #34	@ 0x22
 80061cc:	f040 80aa 	bne.w	8006324 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061d8:	d115      	bne.n	8006206 <UART_Receive_IT+0x54>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	691b      	ldr	r3, [r3, #16]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d111      	bne.n	8006206 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061f4:	b29a      	uxth	r2, r3
 80061f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061fe:	1c9a      	adds	r2, r3, #2
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	629a      	str	r2, [r3, #40]	@ 0x28
 8006204:	e024      	b.n	8006250 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800620a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006214:	d007      	beq.n	8006226 <UART_Receive_IT+0x74>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10a      	bne.n	8006234 <UART_Receive_IT+0x82>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	691b      	ldr	r3, [r3, #16]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d106      	bne.n	8006234 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	b2da      	uxtb	r2, r3
 800622e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006230:	701a      	strb	r2, [r3, #0]
 8006232:	e008      	b.n	8006246 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	b2db      	uxtb	r3, r3
 800623c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006240:	b2da      	uxtb	r2, r3
 8006242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006244:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800624a:	1c5a      	adds	r2, r3, #1
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006254:	b29b      	uxth	r3, r3
 8006256:	3b01      	subs	r3, #1
 8006258:	b29b      	uxth	r3, r3
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	4619      	mov	r1, r3
 800625e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006260:	2b00      	cmp	r3, #0
 8006262:	d15d      	bne.n	8006320 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	68da      	ldr	r2, [r3, #12]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f022 0220 	bic.w	r2, r2, #32
 8006272:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	68da      	ldr	r2, [r3, #12]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006282:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	695a      	ldr	r2, [r3, #20]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f022 0201 	bic.w	r2, r2, #1
 8006292:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2220      	movs	r2, #32
 8006298:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2200      	movs	r2, #0
 80062a0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d135      	bne.n	8006316 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2200      	movs	r2, #0
 80062ae:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	330c      	adds	r3, #12
 80062b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	e853 3f00 	ldrex	r3, [r3]
 80062be:	613b      	str	r3, [r7, #16]
   return(result);
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	f023 0310 	bic.w	r3, r3, #16
 80062c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	330c      	adds	r3, #12
 80062ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062d0:	623a      	str	r2, [r7, #32]
 80062d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d4:	69f9      	ldr	r1, [r7, #28]
 80062d6:	6a3a      	ldr	r2, [r7, #32]
 80062d8:	e841 2300 	strex	r3, r2, [r1]
 80062dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80062de:	69bb      	ldr	r3, [r7, #24]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d1e5      	bne.n	80062b0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f003 0310 	and.w	r3, r3, #16
 80062ee:	2b10      	cmp	r3, #16
 80062f0:	d10a      	bne.n	8006308 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062f2:	2300      	movs	r3, #0
 80062f4:	60fb      	str	r3, [r7, #12]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	60fb      	str	r3, [r7, #12]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	60fb      	str	r3, [r7, #12]
 8006306:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800630c:	4619      	mov	r1, r3
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f7ff fdd4 	bl	8005ebc <HAL_UARTEx_RxEventCallback>
 8006314:	e002      	b.n	800631c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f7fb f81a 	bl	8001350 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800631c:	2300      	movs	r3, #0
 800631e:	e002      	b.n	8006326 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006320:	2300      	movs	r3, #0
 8006322:	e000      	b.n	8006326 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006324:	2302      	movs	r3, #2
  }
}
 8006326:	4618      	mov	r0, r3
 8006328:	3730      	adds	r7, #48	@ 0x30
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
	...

08006330 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006330:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006334:	b0c0      	sub	sp, #256	@ 0x100
 8006336:	af00      	add	r7, sp, #0
 8006338:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800633c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	691b      	ldr	r3, [r3, #16]
 8006344:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800634c:	68d9      	ldr	r1, [r3, #12]
 800634e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	ea40 0301 	orr.w	r3, r0, r1
 8006358:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800635a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800635e:	689a      	ldr	r2, [r3, #8]
 8006360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006364:	691b      	ldr	r3, [r3, #16]
 8006366:	431a      	orrs	r2, r3
 8006368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800636c:	695b      	ldr	r3, [r3, #20]
 800636e:	431a      	orrs	r2, r3
 8006370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006374:	69db      	ldr	r3, [r3, #28]
 8006376:	4313      	orrs	r3, r2
 8006378:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800637c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	68db      	ldr	r3, [r3, #12]
 8006384:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006388:	f021 010c 	bic.w	r1, r1, #12
 800638c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006396:	430b      	orrs	r3, r1
 8006398:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800639a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	695b      	ldr	r3, [r3, #20]
 80063a2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80063a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063aa:	6999      	ldr	r1, [r3, #24]
 80063ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	ea40 0301 	orr.w	r3, r0, r1
 80063b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80063b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	4b8f      	ldr	r3, [pc, #572]	@ (80065fc <UART_SetConfig+0x2cc>)
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d005      	beq.n	80063d0 <UART_SetConfig+0xa0>
 80063c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	4b8d      	ldr	r3, [pc, #564]	@ (8006600 <UART_SetConfig+0x2d0>)
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d104      	bne.n	80063da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80063d0:	f7fe fce2 	bl	8004d98 <HAL_RCC_GetPCLK2Freq>
 80063d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80063d8:	e003      	b.n	80063e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80063da:	f7fe fcc9 	bl	8004d70 <HAL_RCC_GetPCLK1Freq>
 80063de:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063e6:	69db      	ldr	r3, [r3, #28]
 80063e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063ec:	f040 810c 	bne.w	8006608 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80063f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063f4:	2200      	movs	r2, #0
 80063f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80063fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80063fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006402:	4622      	mov	r2, r4
 8006404:	462b      	mov	r3, r5
 8006406:	1891      	adds	r1, r2, r2
 8006408:	65b9      	str	r1, [r7, #88]	@ 0x58
 800640a:	415b      	adcs	r3, r3
 800640c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800640e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006412:	4621      	mov	r1, r4
 8006414:	eb12 0801 	adds.w	r8, r2, r1
 8006418:	4629      	mov	r1, r5
 800641a:	eb43 0901 	adc.w	r9, r3, r1
 800641e:	f04f 0200 	mov.w	r2, #0
 8006422:	f04f 0300 	mov.w	r3, #0
 8006426:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800642a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800642e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006432:	4690      	mov	r8, r2
 8006434:	4699      	mov	r9, r3
 8006436:	4623      	mov	r3, r4
 8006438:	eb18 0303 	adds.w	r3, r8, r3
 800643c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006440:	462b      	mov	r3, r5
 8006442:	eb49 0303 	adc.w	r3, r9, r3
 8006446:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800644a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006456:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800645a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800645e:	460b      	mov	r3, r1
 8006460:	18db      	adds	r3, r3, r3
 8006462:	653b      	str	r3, [r7, #80]	@ 0x50
 8006464:	4613      	mov	r3, r2
 8006466:	eb42 0303 	adc.w	r3, r2, r3
 800646a:	657b      	str	r3, [r7, #84]	@ 0x54
 800646c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006470:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006474:	f7fa fba0 	bl	8000bb8 <__aeabi_uldivmod>
 8006478:	4602      	mov	r2, r0
 800647a:	460b      	mov	r3, r1
 800647c:	4b61      	ldr	r3, [pc, #388]	@ (8006604 <UART_SetConfig+0x2d4>)
 800647e:	fba3 2302 	umull	r2, r3, r3, r2
 8006482:	095b      	lsrs	r3, r3, #5
 8006484:	011c      	lsls	r4, r3, #4
 8006486:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800648a:	2200      	movs	r2, #0
 800648c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006490:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006494:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006498:	4642      	mov	r2, r8
 800649a:	464b      	mov	r3, r9
 800649c:	1891      	adds	r1, r2, r2
 800649e:	64b9      	str	r1, [r7, #72]	@ 0x48
 80064a0:	415b      	adcs	r3, r3
 80064a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80064a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80064a8:	4641      	mov	r1, r8
 80064aa:	eb12 0a01 	adds.w	sl, r2, r1
 80064ae:	4649      	mov	r1, r9
 80064b0:	eb43 0b01 	adc.w	fp, r3, r1
 80064b4:	f04f 0200 	mov.w	r2, #0
 80064b8:	f04f 0300 	mov.w	r3, #0
 80064bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80064c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80064c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80064c8:	4692      	mov	sl, r2
 80064ca:	469b      	mov	fp, r3
 80064cc:	4643      	mov	r3, r8
 80064ce:	eb1a 0303 	adds.w	r3, sl, r3
 80064d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80064d6:	464b      	mov	r3, r9
 80064d8:	eb4b 0303 	adc.w	r3, fp, r3
 80064dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80064e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80064ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80064f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80064f4:	460b      	mov	r3, r1
 80064f6:	18db      	adds	r3, r3, r3
 80064f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80064fa:	4613      	mov	r3, r2
 80064fc:	eb42 0303 	adc.w	r3, r2, r3
 8006500:	647b      	str	r3, [r7, #68]	@ 0x44
 8006502:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006506:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800650a:	f7fa fb55 	bl	8000bb8 <__aeabi_uldivmod>
 800650e:	4602      	mov	r2, r0
 8006510:	460b      	mov	r3, r1
 8006512:	4611      	mov	r1, r2
 8006514:	4b3b      	ldr	r3, [pc, #236]	@ (8006604 <UART_SetConfig+0x2d4>)
 8006516:	fba3 2301 	umull	r2, r3, r3, r1
 800651a:	095b      	lsrs	r3, r3, #5
 800651c:	2264      	movs	r2, #100	@ 0x64
 800651e:	fb02 f303 	mul.w	r3, r2, r3
 8006522:	1acb      	subs	r3, r1, r3
 8006524:	00db      	lsls	r3, r3, #3
 8006526:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800652a:	4b36      	ldr	r3, [pc, #216]	@ (8006604 <UART_SetConfig+0x2d4>)
 800652c:	fba3 2302 	umull	r2, r3, r3, r2
 8006530:	095b      	lsrs	r3, r3, #5
 8006532:	005b      	lsls	r3, r3, #1
 8006534:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006538:	441c      	add	r4, r3
 800653a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800653e:	2200      	movs	r2, #0
 8006540:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006544:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006548:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800654c:	4642      	mov	r2, r8
 800654e:	464b      	mov	r3, r9
 8006550:	1891      	adds	r1, r2, r2
 8006552:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006554:	415b      	adcs	r3, r3
 8006556:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006558:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800655c:	4641      	mov	r1, r8
 800655e:	1851      	adds	r1, r2, r1
 8006560:	6339      	str	r1, [r7, #48]	@ 0x30
 8006562:	4649      	mov	r1, r9
 8006564:	414b      	adcs	r3, r1
 8006566:	637b      	str	r3, [r7, #52]	@ 0x34
 8006568:	f04f 0200 	mov.w	r2, #0
 800656c:	f04f 0300 	mov.w	r3, #0
 8006570:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006574:	4659      	mov	r1, fp
 8006576:	00cb      	lsls	r3, r1, #3
 8006578:	4651      	mov	r1, sl
 800657a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800657e:	4651      	mov	r1, sl
 8006580:	00ca      	lsls	r2, r1, #3
 8006582:	4610      	mov	r0, r2
 8006584:	4619      	mov	r1, r3
 8006586:	4603      	mov	r3, r0
 8006588:	4642      	mov	r2, r8
 800658a:	189b      	adds	r3, r3, r2
 800658c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006590:	464b      	mov	r3, r9
 8006592:	460a      	mov	r2, r1
 8006594:	eb42 0303 	adc.w	r3, r2, r3
 8006598:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800659c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80065a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80065ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80065b0:	460b      	mov	r3, r1
 80065b2:	18db      	adds	r3, r3, r3
 80065b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065b6:	4613      	mov	r3, r2
 80065b8:	eb42 0303 	adc.w	r3, r2, r3
 80065bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80065c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80065c6:	f7fa faf7 	bl	8000bb8 <__aeabi_uldivmod>
 80065ca:	4602      	mov	r2, r0
 80065cc:	460b      	mov	r3, r1
 80065ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006604 <UART_SetConfig+0x2d4>)
 80065d0:	fba3 1302 	umull	r1, r3, r3, r2
 80065d4:	095b      	lsrs	r3, r3, #5
 80065d6:	2164      	movs	r1, #100	@ 0x64
 80065d8:	fb01 f303 	mul.w	r3, r1, r3
 80065dc:	1ad3      	subs	r3, r2, r3
 80065de:	00db      	lsls	r3, r3, #3
 80065e0:	3332      	adds	r3, #50	@ 0x32
 80065e2:	4a08      	ldr	r2, [pc, #32]	@ (8006604 <UART_SetConfig+0x2d4>)
 80065e4:	fba2 2303 	umull	r2, r3, r2, r3
 80065e8:	095b      	lsrs	r3, r3, #5
 80065ea:	f003 0207 	and.w	r2, r3, #7
 80065ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4422      	add	r2, r4
 80065f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80065f8:	e106      	b.n	8006808 <UART_SetConfig+0x4d8>
 80065fa:	bf00      	nop
 80065fc:	40011000 	.word	0x40011000
 8006600:	40011400 	.word	0x40011400
 8006604:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006608:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800660c:	2200      	movs	r2, #0
 800660e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006612:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006616:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800661a:	4642      	mov	r2, r8
 800661c:	464b      	mov	r3, r9
 800661e:	1891      	adds	r1, r2, r2
 8006620:	6239      	str	r1, [r7, #32]
 8006622:	415b      	adcs	r3, r3
 8006624:	627b      	str	r3, [r7, #36]	@ 0x24
 8006626:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800662a:	4641      	mov	r1, r8
 800662c:	1854      	adds	r4, r2, r1
 800662e:	4649      	mov	r1, r9
 8006630:	eb43 0501 	adc.w	r5, r3, r1
 8006634:	f04f 0200 	mov.w	r2, #0
 8006638:	f04f 0300 	mov.w	r3, #0
 800663c:	00eb      	lsls	r3, r5, #3
 800663e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006642:	00e2      	lsls	r2, r4, #3
 8006644:	4614      	mov	r4, r2
 8006646:	461d      	mov	r5, r3
 8006648:	4643      	mov	r3, r8
 800664a:	18e3      	adds	r3, r4, r3
 800664c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006650:	464b      	mov	r3, r9
 8006652:	eb45 0303 	adc.w	r3, r5, r3
 8006656:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800665a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	2200      	movs	r2, #0
 8006662:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006666:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800666a:	f04f 0200 	mov.w	r2, #0
 800666e:	f04f 0300 	mov.w	r3, #0
 8006672:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006676:	4629      	mov	r1, r5
 8006678:	008b      	lsls	r3, r1, #2
 800667a:	4621      	mov	r1, r4
 800667c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006680:	4621      	mov	r1, r4
 8006682:	008a      	lsls	r2, r1, #2
 8006684:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006688:	f7fa fa96 	bl	8000bb8 <__aeabi_uldivmod>
 800668c:	4602      	mov	r2, r0
 800668e:	460b      	mov	r3, r1
 8006690:	4b60      	ldr	r3, [pc, #384]	@ (8006814 <UART_SetConfig+0x4e4>)
 8006692:	fba3 2302 	umull	r2, r3, r3, r2
 8006696:	095b      	lsrs	r3, r3, #5
 8006698:	011c      	lsls	r4, r3, #4
 800669a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800669e:	2200      	movs	r2, #0
 80066a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80066a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80066a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80066ac:	4642      	mov	r2, r8
 80066ae:	464b      	mov	r3, r9
 80066b0:	1891      	adds	r1, r2, r2
 80066b2:	61b9      	str	r1, [r7, #24]
 80066b4:	415b      	adcs	r3, r3
 80066b6:	61fb      	str	r3, [r7, #28]
 80066b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80066bc:	4641      	mov	r1, r8
 80066be:	1851      	adds	r1, r2, r1
 80066c0:	6139      	str	r1, [r7, #16]
 80066c2:	4649      	mov	r1, r9
 80066c4:	414b      	adcs	r3, r1
 80066c6:	617b      	str	r3, [r7, #20]
 80066c8:	f04f 0200 	mov.w	r2, #0
 80066cc:	f04f 0300 	mov.w	r3, #0
 80066d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80066d4:	4659      	mov	r1, fp
 80066d6:	00cb      	lsls	r3, r1, #3
 80066d8:	4651      	mov	r1, sl
 80066da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066de:	4651      	mov	r1, sl
 80066e0:	00ca      	lsls	r2, r1, #3
 80066e2:	4610      	mov	r0, r2
 80066e4:	4619      	mov	r1, r3
 80066e6:	4603      	mov	r3, r0
 80066e8:	4642      	mov	r2, r8
 80066ea:	189b      	adds	r3, r3, r2
 80066ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80066f0:	464b      	mov	r3, r9
 80066f2:	460a      	mov	r2, r1
 80066f4:	eb42 0303 	adc.w	r3, r2, r3
 80066f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80066fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006706:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006708:	f04f 0200 	mov.w	r2, #0
 800670c:	f04f 0300 	mov.w	r3, #0
 8006710:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006714:	4649      	mov	r1, r9
 8006716:	008b      	lsls	r3, r1, #2
 8006718:	4641      	mov	r1, r8
 800671a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800671e:	4641      	mov	r1, r8
 8006720:	008a      	lsls	r2, r1, #2
 8006722:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006726:	f7fa fa47 	bl	8000bb8 <__aeabi_uldivmod>
 800672a:	4602      	mov	r2, r0
 800672c:	460b      	mov	r3, r1
 800672e:	4611      	mov	r1, r2
 8006730:	4b38      	ldr	r3, [pc, #224]	@ (8006814 <UART_SetConfig+0x4e4>)
 8006732:	fba3 2301 	umull	r2, r3, r3, r1
 8006736:	095b      	lsrs	r3, r3, #5
 8006738:	2264      	movs	r2, #100	@ 0x64
 800673a:	fb02 f303 	mul.w	r3, r2, r3
 800673e:	1acb      	subs	r3, r1, r3
 8006740:	011b      	lsls	r3, r3, #4
 8006742:	3332      	adds	r3, #50	@ 0x32
 8006744:	4a33      	ldr	r2, [pc, #204]	@ (8006814 <UART_SetConfig+0x4e4>)
 8006746:	fba2 2303 	umull	r2, r3, r2, r3
 800674a:	095b      	lsrs	r3, r3, #5
 800674c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006750:	441c      	add	r4, r3
 8006752:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006756:	2200      	movs	r2, #0
 8006758:	673b      	str	r3, [r7, #112]	@ 0x70
 800675a:	677a      	str	r2, [r7, #116]	@ 0x74
 800675c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006760:	4642      	mov	r2, r8
 8006762:	464b      	mov	r3, r9
 8006764:	1891      	adds	r1, r2, r2
 8006766:	60b9      	str	r1, [r7, #8]
 8006768:	415b      	adcs	r3, r3
 800676a:	60fb      	str	r3, [r7, #12]
 800676c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006770:	4641      	mov	r1, r8
 8006772:	1851      	adds	r1, r2, r1
 8006774:	6039      	str	r1, [r7, #0]
 8006776:	4649      	mov	r1, r9
 8006778:	414b      	adcs	r3, r1
 800677a:	607b      	str	r3, [r7, #4]
 800677c:	f04f 0200 	mov.w	r2, #0
 8006780:	f04f 0300 	mov.w	r3, #0
 8006784:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006788:	4659      	mov	r1, fp
 800678a:	00cb      	lsls	r3, r1, #3
 800678c:	4651      	mov	r1, sl
 800678e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006792:	4651      	mov	r1, sl
 8006794:	00ca      	lsls	r2, r1, #3
 8006796:	4610      	mov	r0, r2
 8006798:	4619      	mov	r1, r3
 800679a:	4603      	mov	r3, r0
 800679c:	4642      	mov	r2, r8
 800679e:	189b      	adds	r3, r3, r2
 80067a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80067a2:	464b      	mov	r3, r9
 80067a4:	460a      	mov	r2, r1
 80067a6:	eb42 0303 	adc.w	r3, r2, r3
 80067aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80067ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80067b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80067b8:	f04f 0200 	mov.w	r2, #0
 80067bc:	f04f 0300 	mov.w	r3, #0
 80067c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80067c4:	4649      	mov	r1, r9
 80067c6:	008b      	lsls	r3, r1, #2
 80067c8:	4641      	mov	r1, r8
 80067ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80067ce:	4641      	mov	r1, r8
 80067d0:	008a      	lsls	r2, r1, #2
 80067d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80067d6:	f7fa f9ef 	bl	8000bb8 <__aeabi_uldivmod>
 80067da:	4602      	mov	r2, r0
 80067dc:	460b      	mov	r3, r1
 80067de:	4b0d      	ldr	r3, [pc, #52]	@ (8006814 <UART_SetConfig+0x4e4>)
 80067e0:	fba3 1302 	umull	r1, r3, r3, r2
 80067e4:	095b      	lsrs	r3, r3, #5
 80067e6:	2164      	movs	r1, #100	@ 0x64
 80067e8:	fb01 f303 	mul.w	r3, r1, r3
 80067ec:	1ad3      	subs	r3, r2, r3
 80067ee:	011b      	lsls	r3, r3, #4
 80067f0:	3332      	adds	r3, #50	@ 0x32
 80067f2:	4a08      	ldr	r2, [pc, #32]	@ (8006814 <UART_SetConfig+0x4e4>)
 80067f4:	fba2 2303 	umull	r2, r3, r2, r3
 80067f8:	095b      	lsrs	r3, r3, #5
 80067fa:	f003 020f 	and.w	r2, r3, #15
 80067fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4422      	add	r2, r4
 8006806:	609a      	str	r2, [r3, #8]
}
 8006808:	bf00      	nop
 800680a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800680e:	46bd      	mov	sp, r7
 8006810:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006814:	51eb851f 	.word	0x51eb851f

08006818 <__NVIC_SetPriority>:
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
 800681e:	4603      	mov	r3, r0
 8006820:	6039      	str	r1, [r7, #0]
 8006822:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006828:	2b00      	cmp	r3, #0
 800682a:	db0a      	blt.n	8006842 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	b2da      	uxtb	r2, r3
 8006830:	490c      	ldr	r1, [pc, #48]	@ (8006864 <__NVIC_SetPriority+0x4c>)
 8006832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006836:	0112      	lsls	r2, r2, #4
 8006838:	b2d2      	uxtb	r2, r2
 800683a:	440b      	add	r3, r1
 800683c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006840:	e00a      	b.n	8006858 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	b2da      	uxtb	r2, r3
 8006846:	4908      	ldr	r1, [pc, #32]	@ (8006868 <__NVIC_SetPriority+0x50>)
 8006848:	79fb      	ldrb	r3, [r7, #7]
 800684a:	f003 030f 	and.w	r3, r3, #15
 800684e:	3b04      	subs	r3, #4
 8006850:	0112      	lsls	r2, r2, #4
 8006852:	b2d2      	uxtb	r2, r2
 8006854:	440b      	add	r3, r1
 8006856:	761a      	strb	r2, [r3, #24]
}
 8006858:	bf00      	nop
 800685a:	370c      	adds	r7, #12
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr
 8006864:	e000e100 	.word	0xe000e100
 8006868:	e000ed00 	.word	0xe000ed00

0800686c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800686c:	b580      	push	{r7, lr}
 800686e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006870:	4b05      	ldr	r3, [pc, #20]	@ (8006888 <SysTick_Handler+0x1c>)
 8006872:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006874:	f002 fbf0 	bl	8009058 <xTaskGetSchedulerState>
 8006878:	4603      	mov	r3, r0
 800687a:	2b01      	cmp	r3, #1
 800687c:	d001      	beq.n	8006882 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800687e:	f003 faeb 	bl	8009e58 <xPortSysTickHandler>
  }
}
 8006882:	bf00      	nop
 8006884:	bd80      	pop	{r7, pc}
 8006886:	bf00      	nop
 8006888:	e000e010 	.word	0xe000e010

0800688c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800688c:	b580      	push	{r7, lr}
 800688e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006890:	2100      	movs	r1, #0
 8006892:	f06f 0004 	mvn.w	r0, #4
 8006896:	f7ff ffbf 	bl	8006818 <__NVIC_SetPriority>
#endif
}
 800689a:	bf00      	nop
 800689c:	bd80      	pop	{r7, pc}
	...

080068a0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80068a0:	b480      	push	{r7}
 80068a2:	b083      	sub	sp, #12
 80068a4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068a6:	f3ef 8305 	mrs	r3, IPSR
 80068aa:	603b      	str	r3, [r7, #0]
  return(result);
 80068ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d003      	beq.n	80068ba <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80068b2:	f06f 0305 	mvn.w	r3, #5
 80068b6:	607b      	str	r3, [r7, #4]
 80068b8:	e00c      	b.n	80068d4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80068ba:	4b0a      	ldr	r3, [pc, #40]	@ (80068e4 <osKernelInitialize+0x44>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d105      	bne.n	80068ce <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80068c2:	4b08      	ldr	r3, [pc, #32]	@ (80068e4 <osKernelInitialize+0x44>)
 80068c4:	2201      	movs	r2, #1
 80068c6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80068c8:	2300      	movs	r3, #0
 80068ca:	607b      	str	r3, [r7, #4]
 80068cc:	e002      	b.n	80068d4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80068ce:	f04f 33ff 	mov.w	r3, #4294967295
 80068d2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80068d4:	687b      	ldr	r3, [r7, #4]
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	370c      	adds	r7, #12
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	20000528 	.word	0x20000528

080068e8 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b082      	sub	sp, #8
 80068ec:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 80068ee:	f002 fbb3 	bl	8009058 <xTaskGetSchedulerState>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d004      	beq.n	8006902 <osKernelGetState+0x1a>
 80068f8:	2b02      	cmp	r3, #2
 80068fa:	d105      	bne.n	8006908 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 80068fc:	2302      	movs	r3, #2
 80068fe:	607b      	str	r3, [r7, #4]
      break;
 8006900:	e00c      	b.n	800691c <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 8006902:	2303      	movs	r3, #3
 8006904:	607b      	str	r3, [r7, #4]
      break;
 8006906:	e009      	b.n	800691c <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 8006908:	4b07      	ldr	r3, [pc, #28]	@ (8006928 <osKernelGetState+0x40>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	2b01      	cmp	r3, #1
 800690e:	d102      	bne.n	8006916 <osKernelGetState+0x2e>
        state = osKernelReady;
 8006910:	2301      	movs	r3, #1
 8006912:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 8006914:	e001      	b.n	800691a <osKernelGetState+0x32>
        state = osKernelInactive;
 8006916:	2300      	movs	r3, #0
 8006918:	607b      	str	r3, [r7, #4]
      break;
 800691a:	bf00      	nop
  }

  return (state);
 800691c:	687b      	ldr	r3, [r7, #4]
}
 800691e:	4618      	mov	r0, r3
 8006920:	3708      	adds	r7, #8
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	20000528 	.word	0x20000528

0800692c <osKernelStart>:

osStatus_t osKernelStart (void) {
 800692c:	b580      	push	{r7, lr}
 800692e:	b082      	sub	sp, #8
 8006930:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006932:	f3ef 8305 	mrs	r3, IPSR
 8006936:	603b      	str	r3, [r7, #0]
  return(result);
 8006938:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800693a:	2b00      	cmp	r3, #0
 800693c:	d003      	beq.n	8006946 <osKernelStart+0x1a>
    stat = osErrorISR;
 800693e:	f06f 0305 	mvn.w	r3, #5
 8006942:	607b      	str	r3, [r7, #4]
 8006944:	e010      	b.n	8006968 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006946:	4b0b      	ldr	r3, [pc, #44]	@ (8006974 <osKernelStart+0x48>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	2b01      	cmp	r3, #1
 800694c:	d109      	bne.n	8006962 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800694e:	f7ff ff9d 	bl	800688c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006952:	4b08      	ldr	r3, [pc, #32]	@ (8006974 <osKernelStart+0x48>)
 8006954:	2202      	movs	r2, #2
 8006956:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006958:	f001 fef8 	bl	800874c <vTaskStartScheduler>
      stat = osOK;
 800695c:	2300      	movs	r3, #0
 800695e:	607b      	str	r3, [r7, #4]
 8006960:	e002      	b.n	8006968 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006962:	f04f 33ff 	mov.w	r3, #4294967295
 8006966:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006968:	687b      	ldr	r3, [r7, #4]
}
 800696a:	4618      	mov	r0, r3
 800696c:	3708      	adds	r7, #8
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}
 8006972:	bf00      	nop
 8006974:	20000528 	.word	0x20000528

08006978 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8006978:	b580      	push	{r7, lr}
 800697a:	b082      	sub	sp, #8
 800697c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800697e:	f3ef 8305 	mrs	r3, IPSR
 8006982:	603b      	str	r3, [r7, #0]
  return(result);
 8006984:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8006986:	2b00      	cmp	r3, #0
 8006988:	d003      	beq.n	8006992 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800698a:	f002 f80b 	bl	80089a4 <xTaskGetTickCountFromISR>
 800698e:	6078      	str	r0, [r7, #4]
 8006990:	e002      	b.n	8006998 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8006992:	f001 fff7 	bl	8008984 <xTaskGetTickCount>
 8006996:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8006998:	687b      	ldr	r3, [r7, #4]
}
 800699a:	4618      	mov	r0, r3
 800699c:	3708      	adds	r7, #8
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}

080069a2 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80069a2:	b580      	push	{r7, lr}
 80069a4:	b08e      	sub	sp, #56	@ 0x38
 80069a6:	af04      	add	r7, sp, #16
 80069a8:	60f8      	str	r0, [r7, #12]
 80069aa:	60b9      	str	r1, [r7, #8]
 80069ac:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80069ae:	2300      	movs	r3, #0
 80069b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069b2:	f3ef 8305 	mrs	r3, IPSR
 80069b6:	617b      	str	r3, [r7, #20]
  return(result);
 80069b8:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d17e      	bne.n	8006abc <osThreadNew+0x11a>
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d07b      	beq.n	8006abc <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80069c4:	2380      	movs	r3, #128	@ 0x80
 80069c6:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80069c8:	2318      	movs	r3, #24
 80069ca:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80069cc:	2300      	movs	r3, #0
 80069ce:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80069d0:	f04f 33ff 	mov.w	r3, #4294967295
 80069d4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d045      	beq.n	8006a68 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d002      	beq.n	80069ea <osThreadNew+0x48>
        name = attr->name;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	699b      	ldr	r3, [r3, #24]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d002      	beq.n	80069f8 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	699b      	ldr	r3, [r3, #24]
 80069f6:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80069f8:	69fb      	ldr	r3, [r7, #28]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d008      	beq.n	8006a10 <osThreadNew+0x6e>
 80069fe:	69fb      	ldr	r3, [r7, #28]
 8006a00:	2b38      	cmp	r3, #56	@ 0x38
 8006a02:	d805      	bhi.n	8006a10 <osThreadNew+0x6e>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	f003 0301 	and.w	r3, r3, #1
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d001      	beq.n	8006a14 <osThreadNew+0x72>
        return (NULL);
 8006a10:	2300      	movs	r3, #0
 8006a12:	e054      	b.n	8006abe <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	695b      	ldr	r3, [r3, #20]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d003      	beq.n	8006a24 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	695b      	ldr	r3, [r3, #20]
 8006a20:	089b      	lsrs	r3, r3, #2
 8006a22:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d00e      	beq.n	8006a4a <osThreadNew+0xa8>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	2ba7      	cmp	r3, #167	@ 0xa7
 8006a32:	d90a      	bls.n	8006a4a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d006      	beq.n	8006a4a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	695b      	ldr	r3, [r3, #20]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d002      	beq.n	8006a4a <osThreadNew+0xa8>
        mem = 1;
 8006a44:	2301      	movs	r3, #1
 8006a46:	61bb      	str	r3, [r7, #24]
 8006a48:	e010      	b.n	8006a6c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d10c      	bne.n	8006a6c <osThreadNew+0xca>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	68db      	ldr	r3, [r3, #12]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d108      	bne.n	8006a6c <osThreadNew+0xca>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	691b      	ldr	r3, [r3, #16]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d104      	bne.n	8006a6c <osThreadNew+0xca>
          mem = 0;
 8006a62:	2300      	movs	r3, #0
 8006a64:	61bb      	str	r3, [r7, #24]
 8006a66:	e001      	b.n	8006a6c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006a6c:	69bb      	ldr	r3, [r7, #24]
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	d110      	bne.n	8006a94 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006a76:	687a      	ldr	r2, [r7, #4]
 8006a78:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006a7a:	9202      	str	r2, [sp, #8]
 8006a7c:	9301      	str	r3, [sp, #4]
 8006a7e:	69fb      	ldr	r3, [r7, #28]
 8006a80:	9300      	str	r3, [sp, #0]
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	6a3a      	ldr	r2, [r7, #32]
 8006a86:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006a88:	68f8      	ldr	r0, [r7, #12]
 8006a8a:	f001 fb4d 	bl	8008128 <xTaskCreateStatic>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	613b      	str	r3, [r7, #16]
 8006a92:	e013      	b.n	8006abc <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006a94:	69bb      	ldr	r3, [r7, #24]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d110      	bne.n	8006abc <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006a9a:	6a3b      	ldr	r3, [r7, #32]
 8006a9c:	b29a      	uxth	r2, r3
 8006a9e:	f107 0310 	add.w	r3, r7, #16
 8006aa2:	9301      	str	r3, [sp, #4]
 8006aa4:	69fb      	ldr	r3, [r7, #28]
 8006aa6:	9300      	str	r3, [sp, #0]
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006aac:	68f8      	ldr	r0, [r7, #12]
 8006aae:	f001 fb9b 	bl	80081e8 <xTaskCreate>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d001      	beq.n	8006abc <osThreadNew+0x11a>
            hTask = NULL;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006abc:	693b      	ldr	r3, [r7, #16]
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	3728      	adds	r7, #40	@ 0x28
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bd80      	pop	{r7, pc}

08006ac6 <osThreadSetPriority>:
  }

  return (sz);
}

osStatus_t osThreadSetPriority (osThreadId_t thread_id, osPriority_t priority) {
 8006ac6:	b580      	push	{r7, lr}
 8006ac8:	b086      	sub	sp, #24
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	6078      	str	r0, [r7, #4]
 8006ace:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ad4:	f3ef 8305 	mrs	r3, IPSR
 8006ad8:	60fb      	str	r3, [r7, #12]
  return(result);
 8006ada:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d003      	beq.n	8006ae8 <osThreadSetPriority+0x22>
    stat = osErrorISR;
 8006ae0:	f06f 0305 	mvn.w	r3, #5
 8006ae4:	617b      	str	r3, [r7, #20]
 8006ae6:	e013      	b.n	8006b10 <osThreadSetPriority+0x4a>
  }
  else if ((hTask == NULL) || (priority < osPriorityIdle) || (priority > osPriorityISR)) {
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d005      	beq.n	8006afa <osThreadSetPriority+0x34>
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	dd02      	ble.n	8006afa <osThreadSetPriority+0x34>
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	2b38      	cmp	r3, #56	@ 0x38
 8006af8:	dd03      	ble.n	8006b02 <osThreadSetPriority+0x3c>
    stat = osErrorParameter;
 8006afa:	f06f 0303 	mvn.w	r3, #3
 8006afe:	617b      	str	r3, [r7, #20]
 8006b00:	e006      	b.n	8006b10 <osThreadSetPriority+0x4a>
  }
  else {
    stat = osOK;
 8006b02:	2300      	movs	r3, #0
 8006b04:	617b      	str	r3, [r7, #20]
    vTaskPrioritySet (hTask, (UBaseType_t)priority);
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	4619      	mov	r1, r3
 8006b0a:	6938      	ldr	r0, [r7, #16]
 8006b0c:	f001 fd80 	bl	8008610 <vTaskPrioritySet>
  }

  return (stat);
 8006b10:	697b      	ldr	r3, [r7, #20]
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3718      	adds	r7, #24
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}

08006b1a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006b1a:	b580      	push	{r7, lr}
 8006b1c:	b084      	sub	sp, #16
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b22:	f3ef 8305 	mrs	r3, IPSR
 8006b26:	60bb      	str	r3, [r7, #8]
  return(result);
 8006b28:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d003      	beq.n	8006b36 <osDelay+0x1c>
    stat = osErrorISR;
 8006b2e:	f06f 0305 	mvn.w	r3, #5
 8006b32:	60fb      	str	r3, [r7, #12]
 8006b34:	e007      	b.n	8006b46 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006b36:	2300      	movs	r3, #0
 8006b38:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d002      	beq.n	8006b46 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f001 fd2f 	bl	80085a4 <vTaskDelay>
    }
  }

  return (stat);
 8006b46:	68fb      	ldr	r3, [r7, #12]
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3710      	adds	r7, #16
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bd80      	pop	{r7, pc}

08006b50 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b086      	sub	sp, #24
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b58:	f3ef 8305 	mrs	r3, IPSR
 8006b5c:	60fb      	str	r3, [r7, #12]
  return(result);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d003      	beq.n	8006b6c <osDelayUntil+0x1c>
    stat = osErrorISR;
 8006b64:	f06f 0305 	mvn.w	r3, #5
 8006b68:	617b      	str	r3, [r7, #20]
 8006b6a:	e019      	b.n	8006ba0 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8006b70:	f001 ff08 	bl	8008984 <xTaskGetTickCount>
 8006b74:	4603      	mov	r3, r0
 8006b76:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	687a      	ldr	r2, [r7, #4]
 8006b7c:	1ad3      	subs	r3, r2, r3
 8006b7e:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d009      	beq.n	8006b9a <osDelayUntil+0x4a>
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	db06      	blt.n	8006b9a <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8006b8c:	f107 0308 	add.w	r3, r7, #8
 8006b90:	6939      	ldr	r1, [r7, #16]
 8006b92:	4618      	mov	r0, r3
 8006b94:	f001 fc86 	bl	80084a4 <vTaskDelayUntil>
 8006b98:	e002      	b.n	8006ba0 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8006b9a:	f06f 0303 	mvn.w	r3, #3
 8006b9e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006ba0:	697b      	ldr	r3, [r7, #20]
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3718      	adds	r7, #24
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}

08006baa <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8006baa:	b580      	push	{r7, lr}
 8006bac:	b088      	sub	sp, #32
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006bb6:	f3ef 8305 	mrs	r3, IPSR
 8006bba:	60bb      	str	r3, [r7, #8]
  return(result);
 8006bbc:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d174      	bne.n	8006cac <osMutexNew+0x102>
    if (attr != NULL) {
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d003      	beq.n	8006bd0 <osMutexNew+0x26>
      type = attr->attr_bits;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	61bb      	str	r3, [r7, #24]
 8006bce:	e001      	b.n	8006bd4 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8006bd4:	69bb      	ldr	r3, [r7, #24]
 8006bd6:	f003 0301 	and.w	r3, r3, #1
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d002      	beq.n	8006be4 <osMutexNew+0x3a>
      rmtx = 1U;
 8006bde:	2301      	movs	r3, #1
 8006be0:	617b      	str	r3, [r7, #20]
 8006be2:	e001      	b.n	8006be8 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8006be4:	2300      	movs	r3, #0
 8006be6:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8006be8:	69bb      	ldr	r3, [r7, #24]
 8006bea:	f003 0308 	and.w	r3, r3, #8
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d15c      	bne.n	8006cac <osMutexNew+0x102>
      mem = -1;
 8006bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8006bf6:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d015      	beq.n	8006c2a <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d006      	beq.n	8006c14 <osMutexNew+0x6a>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	2b4f      	cmp	r3, #79	@ 0x4f
 8006c0c:	d902      	bls.n	8006c14 <osMutexNew+0x6a>
          mem = 1;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	613b      	str	r3, [r7, #16]
 8006c12:	e00c      	b.n	8006c2e <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d108      	bne.n	8006c2e <osMutexNew+0x84>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d104      	bne.n	8006c2e <osMutexNew+0x84>
            mem = 0;
 8006c24:	2300      	movs	r3, #0
 8006c26:	613b      	str	r3, [r7, #16]
 8006c28:	e001      	b.n	8006c2e <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8006c2e:	693b      	ldr	r3, [r7, #16]
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d112      	bne.n	8006c5a <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d007      	beq.n	8006c4a <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	689b      	ldr	r3, [r3, #8]
 8006c3e:	4619      	mov	r1, r3
 8006c40:	2004      	movs	r0, #4
 8006c42:	f000 fc50 	bl	80074e6 <xQueueCreateMutexStatic>
 8006c46:	61f8      	str	r0, [r7, #28]
 8006c48:	e016      	b.n	8006c78 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	4619      	mov	r1, r3
 8006c50:	2001      	movs	r0, #1
 8006c52:	f000 fc48 	bl	80074e6 <xQueueCreateMutexStatic>
 8006c56:	61f8      	str	r0, [r7, #28]
 8006c58:	e00e      	b.n	8006c78 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d10b      	bne.n	8006c78 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d004      	beq.n	8006c70 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8006c66:	2004      	movs	r0, #4
 8006c68:	f000 fc25 	bl	80074b6 <xQueueCreateMutex>
 8006c6c:	61f8      	str	r0, [r7, #28]
 8006c6e:	e003      	b.n	8006c78 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8006c70:	2001      	movs	r0, #1
 8006c72:	f000 fc20 	bl	80074b6 <xQueueCreateMutex>
 8006c76:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d00c      	beq.n	8006c98 <osMutexNew+0xee>
        if (attr != NULL) {
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d003      	beq.n	8006c8c <osMutexNew+0xe2>
          name = attr->name;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	60fb      	str	r3, [r7, #12]
 8006c8a:	e001      	b.n	8006c90 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8006c90:	68f9      	ldr	r1, [r7, #12]
 8006c92:	69f8      	ldr	r0, [r7, #28]
 8006c94:	f001 f9ea 	bl	800806c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8006c98:	69fb      	ldr	r3, [r7, #28]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d006      	beq.n	8006cac <osMutexNew+0x102>
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d003      	beq.n	8006cac <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8006ca4:	69fb      	ldr	r3, [r7, #28]
 8006ca6:	f043 0301 	orr.w	r3, r3, #1
 8006caa:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8006cac:	69fb      	ldr	r3, [r7, #28]
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3720      	adds	r7, #32
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}

08006cb6 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8006cb6:	b580      	push	{r7, lr}
 8006cb8:	b086      	sub	sp, #24
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	6078      	str	r0, [r7, #4]
 8006cbe:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f023 0301 	bic.w	r3, r3, #1
 8006cc6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f003 0301 	and.w	r3, r3, #1
 8006cce:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006cd4:	f3ef 8305 	mrs	r3, IPSR
 8006cd8:	60bb      	str	r3, [r7, #8]
  return(result);
 8006cda:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d003      	beq.n	8006ce8 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8006ce0:	f06f 0305 	mvn.w	r3, #5
 8006ce4:	617b      	str	r3, [r7, #20]
 8006ce6:	e02c      	b.n	8006d42 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d103      	bne.n	8006cf6 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8006cee:	f06f 0303 	mvn.w	r3, #3
 8006cf2:	617b      	str	r3, [r7, #20]
 8006cf4:	e025      	b.n	8006d42 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d011      	beq.n	8006d20 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8006cfc:	6839      	ldr	r1, [r7, #0]
 8006cfe:	6938      	ldr	r0, [r7, #16]
 8006d00:	f000 fc41 	bl	8007586 <xQueueTakeMutexRecursive>
 8006d04:	4603      	mov	r3, r0
 8006d06:	2b01      	cmp	r3, #1
 8006d08:	d01b      	beq.n	8006d42 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d003      	beq.n	8006d18 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8006d10:	f06f 0301 	mvn.w	r3, #1
 8006d14:	617b      	str	r3, [r7, #20]
 8006d16:	e014      	b.n	8006d42 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006d18:	f06f 0302 	mvn.w	r3, #2
 8006d1c:	617b      	str	r3, [r7, #20]
 8006d1e:	e010      	b.n	8006d42 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8006d20:	6839      	ldr	r1, [r7, #0]
 8006d22:	6938      	ldr	r0, [r7, #16]
 8006d24:	f000 fee8 	bl	8007af8 <xQueueSemaphoreTake>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d009      	beq.n	8006d42 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d003      	beq.n	8006d3c <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8006d34:	f06f 0301 	mvn.w	r3, #1
 8006d38:	617b      	str	r3, [r7, #20]
 8006d3a:	e002      	b.n	8006d42 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006d3c:	f06f 0302 	mvn.w	r3, #2
 8006d40:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8006d42:	697b      	ldr	r3, [r7, #20]
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3718      	adds	r7, #24
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b086      	sub	sp, #24
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f023 0301 	bic.w	r3, r3, #1
 8006d5a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f003 0301 	and.w	r3, r3, #1
 8006d62:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006d64:	2300      	movs	r3, #0
 8006d66:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d68:	f3ef 8305 	mrs	r3, IPSR
 8006d6c:	60bb      	str	r3, [r7, #8]
  return(result);
 8006d6e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d003      	beq.n	8006d7c <osMutexRelease+0x30>
    stat = osErrorISR;
 8006d74:	f06f 0305 	mvn.w	r3, #5
 8006d78:	617b      	str	r3, [r7, #20]
 8006d7a:	e01f      	b.n	8006dbc <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d103      	bne.n	8006d8a <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8006d82:	f06f 0303 	mvn.w	r3, #3
 8006d86:	617b      	str	r3, [r7, #20]
 8006d88:	e018      	b.n	8006dbc <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d009      	beq.n	8006da4 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8006d90:	6938      	ldr	r0, [r7, #16]
 8006d92:	f000 fbc3 	bl	800751c <xQueueGiveMutexRecursive>
 8006d96:	4603      	mov	r3, r0
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d00f      	beq.n	8006dbc <osMutexRelease+0x70>
        stat = osErrorResource;
 8006d9c:	f06f 0302 	mvn.w	r3, #2
 8006da0:	617b      	str	r3, [r7, #20]
 8006da2:	e00b      	b.n	8006dbc <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8006da4:	2300      	movs	r3, #0
 8006da6:	2200      	movs	r2, #0
 8006da8:	2100      	movs	r1, #0
 8006daa:	6938      	ldr	r0, [r7, #16]
 8006dac:	f000 fc22 	bl	80075f4 <xQueueGenericSend>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b01      	cmp	r3, #1
 8006db4:	d002      	beq.n	8006dbc <osMutexRelease+0x70>
        stat = osErrorResource;
 8006db6:	f06f 0302 	mvn.w	r3, #2
 8006dba:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8006dbc:	697b      	ldr	r3, [r7, #20]
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	3718      	adds	r7, #24
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}

08006dc6 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006dc6:	b580      	push	{r7, lr}
 8006dc8:	b08a      	sub	sp, #40	@ 0x28
 8006dca:	af02      	add	r7, sp, #8
 8006dcc:	60f8      	str	r0, [r7, #12]
 8006dce:	60b9      	str	r1, [r7, #8]
 8006dd0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006dd6:	f3ef 8305 	mrs	r3, IPSR
 8006dda:	613b      	str	r3, [r7, #16]
  return(result);
 8006ddc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d15f      	bne.n	8006ea2 <osMessageQueueNew+0xdc>
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d05c      	beq.n	8006ea2 <osMessageQueueNew+0xdc>
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d059      	beq.n	8006ea2 <osMessageQueueNew+0xdc>
    mem = -1;
 8006dee:	f04f 33ff 	mov.w	r3, #4294967295
 8006df2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d029      	beq.n	8006e4e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d012      	beq.n	8006e28 <osMessageQueueNew+0x62>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	2b4f      	cmp	r3, #79	@ 0x4f
 8006e08:	d90e      	bls.n	8006e28 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d00a      	beq.n	8006e28 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	695a      	ldr	r2, [r3, #20]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	68b9      	ldr	r1, [r7, #8]
 8006e1a:	fb01 f303 	mul.w	r3, r1, r3
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d302      	bcc.n	8006e28 <osMessageQueueNew+0x62>
        mem = 1;
 8006e22:	2301      	movs	r3, #1
 8006e24:	61bb      	str	r3, [r7, #24]
 8006e26:	e014      	b.n	8006e52 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d110      	bne.n	8006e52 <osMessageQueueNew+0x8c>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	68db      	ldr	r3, [r3, #12]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d10c      	bne.n	8006e52 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d108      	bne.n	8006e52 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	695b      	ldr	r3, [r3, #20]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d104      	bne.n	8006e52 <osMessageQueueNew+0x8c>
          mem = 0;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	61bb      	str	r3, [r7, #24]
 8006e4c:	e001      	b.n	8006e52 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006e52:	69bb      	ldr	r3, [r7, #24]
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d10b      	bne.n	8006e70 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	691a      	ldr	r2, [r3, #16]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	2100      	movs	r1, #0
 8006e62:	9100      	str	r1, [sp, #0]
 8006e64:	68b9      	ldr	r1, [r7, #8]
 8006e66:	68f8      	ldr	r0, [r7, #12]
 8006e68:	f000 fa30 	bl	80072cc <xQueueGenericCreateStatic>
 8006e6c:	61f8      	str	r0, [r7, #28]
 8006e6e:	e008      	b.n	8006e82 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8006e70:	69bb      	ldr	r3, [r7, #24]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d105      	bne.n	8006e82 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8006e76:	2200      	movs	r2, #0
 8006e78:	68b9      	ldr	r1, [r7, #8]
 8006e7a:	68f8      	ldr	r0, [r7, #12]
 8006e7c:	f000 faa3 	bl	80073c6 <xQueueGenericCreate>
 8006e80:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8006e82:	69fb      	ldr	r3, [r7, #28]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d00c      	beq.n	8006ea2 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d003      	beq.n	8006e96 <osMessageQueueNew+0xd0>
        name = attr->name;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	617b      	str	r3, [r7, #20]
 8006e94:	e001      	b.n	8006e9a <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8006e96:	2300      	movs	r3, #0
 8006e98:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8006e9a:	6979      	ldr	r1, [r7, #20]
 8006e9c:	69f8      	ldr	r0, [r7, #28]
 8006e9e:	f001 f8e5 	bl	800806c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8006ea2:	69fb      	ldr	r3, [r7, #28]
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	3720      	adds	r7, #32
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}

08006eac <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b088      	sub	sp, #32
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	60f8      	str	r0, [r7, #12]
 8006eb4:	60b9      	str	r1, [r7, #8]
 8006eb6:	603b      	str	r3, [r7, #0]
 8006eb8:	4613      	mov	r3, r2
 8006eba:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ec4:	f3ef 8305 	mrs	r3, IPSR
 8006ec8:	617b      	str	r3, [r7, #20]
  return(result);
 8006eca:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d028      	beq.n	8006f22 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006ed0:	69bb      	ldr	r3, [r7, #24]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d005      	beq.n	8006ee2 <osMessageQueuePut+0x36>
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d002      	beq.n	8006ee2 <osMessageQueuePut+0x36>
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d003      	beq.n	8006eea <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8006ee2:	f06f 0303 	mvn.w	r3, #3
 8006ee6:	61fb      	str	r3, [r7, #28]
 8006ee8:	e038      	b.n	8006f5c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8006eea:	2300      	movs	r3, #0
 8006eec:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8006eee:	f107 0210 	add.w	r2, r7, #16
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	68b9      	ldr	r1, [r7, #8]
 8006ef6:	69b8      	ldr	r0, [r7, #24]
 8006ef8:	f000 fc7e 	bl	80077f8 <xQueueGenericSendFromISR>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b01      	cmp	r3, #1
 8006f00:	d003      	beq.n	8006f0a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8006f02:	f06f 0302 	mvn.w	r3, #2
 8006f06:	61fb      	str	r3, [r7, #28]
 8006f08:	e028      	b.n	8006f5c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8006f0a:	693b      	ldr	r3, [r7, #16]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d025      	beq.n	8006f5c <osMessageQueuePut+0xb0>
 8006f10:	4b15      	ldr	r3, [pc, #84]	@ (8006f68 <osMessageQueuePut+0xbc>)
 8006f12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f16:	601a      	str	r2, [r3, #0]
 8006f18:	f3bf 8f4f 	dsb	sy
 8006f1c:	f3bf 8f6f 	isb	sy
 8006f20:	e01c      	b.n	8006f5c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006f22:	69bb      	ldr	r3, [r7, #24]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d002      	beq.n	8006f2e <osMessageQueuePut+0x82>
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d103      	bne.n	8006f36 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8006f2e:	f06f 0303 	mvn.w	r3, #3
 8006f32:	61fb      	str	r3, [r7, #28]
 8006f34:	e012      	b.n	8006f5c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006f36:	2300      	movs	r3, #0
 8006f38:	683a      	ldr	r2, [r7, #0]
 8006f3a:	68b9      	ldr	r1, [r7, #8]
 8006f3c:	69b8      	ldr	r0, [r7, #24]
 8006f3e:	f000 fb59 	bl	80075f4 <xQueueGenericSend>
 8006f42:	4603      	mov	r3, r0
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d009      	beq.n	8006f5c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d003      	beq.n	8006f56 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8006f4e:	f06f 0301 	mvn.w	r3, #1
 8006f52:	61fb      	str	r3, [r7, #28]
 8006f54:	e002      	b.n	8006f5c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8006f56:	f06f 0302 	mvn.w	r3, #2
 8006f5a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006f5c:	69fb      	ldr	r3, [r7, #28]
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3720      	adds	r7, #32
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	e000ed04 	.word	0xe000ed04

08006f6c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b088      	sub	sp, #32
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	60f8      	str	r0, [r7, #12]
 8006f74:	60b9      	str	r1, [r7, #8]
 8006f76:	607a      	str	r2, [r7, #4]
 8006f78:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f82:	f3ef 8305 	mrs	r3, IPSR
 8006f86:	617b      	str	r3, [r7, #20]
  return(result);
 8006f88:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d028      	beq.n	8006fe0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006f8e:	69bb      	ldr	r3, [r7, #24]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d005      	beq.n	8006fa0 <osMessageQueueGet+0x34>
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d002      	beq.n	8006fa0 <osMessageQueueGet+0x34>
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d003      	beq.n	8006fa8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8006fa0:	f06f 0303 	mvn.w	r3, #3
 8006fa4:	61fb      	str	r3, [r7, #28]
 8006fa6:	e037      	b.n	8007018 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8006fac:	f107 0310 	add.w	r3, r7, #16
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	68b9      	ldr	r1, [r7, #8]
 8006fb4:	69b8      	ldr	r0, [r7, #24]
 8006fb6:	f000 feaf 	bl	8007d18 <xQueueReceiveFromISR>
 8006fba:	4603      	mov	r3, r0
 8006fbc:	2b01      	cmp	r3, #1
 8006fbe:	d003      	beq.n	8006fc8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8006fc0:	f06f 0302 	mvn.w	r3, #2
 8006fc4:	61fb      	str	r3, [r7, #28]
 8006fc6:	e027      	b.n	8007018 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8006fc8:	693b      	ldr	r3, [r7, #16]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d024      	beq.n	8007018 <osMessageQueueGet+0xac>
 8006fce:	4b15      	ldr	r3, [pc, #84]	@ (8007024 <osMessageQueueGet+0xb8>)
 8006fd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fd4:	601a      	str	r2, [r3, #0]
 8006fd6:	f3bf 8f4f 	dsb	sy
 8006fda:	f3bf 8f6f 	isb	sy
 8006fde:	e01b      	b.n	8007018 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006fe0:	69bb      	ldr	r3, [r7, #24]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d002      	beq.n	8006fec <osMessageQueueGet+0x80>
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d103      	bne.n	8006ff4 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8006fec:	f06f 0303 	mvn.w	r3, #3
 8006ff0:	61fb      	str	r3, [r7, #28]
 8006ff2:	e011      	b.n	8007018 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006ff4:	683a      	ldr	r2, [r7, #0]
 8006ff6:	68b9      	ldr	r1, [r7, #8]
 8006ff8:	69b8      	ldr	r0, [r7, #24]
 8006ffa:	f000 fc9b 	bl	8007934 <xQueueReceive>
 8006ffe:	4603      	mov	r3, r0
 8007000:	2b01      	cmp	r3, #1
 8007002:	d009      	beq.n	8007018 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d003      	beq.n	8007012 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800700a:	f06f 0301 	mvn.w	r3, #1
 800700e:	61fb      	str	r3, [r7, #28]
 8007010:	e002      	b.n	8007018 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8007012:	f06f 0302 	mvn.w	r3, #2
 8007016:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007018:	69fb      	ldr	r3, [r7, #28]
}
 800701a:	4618      	mov	r0, r3
 800701c:	3720      	adds	r7, #32
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	e000ed04 	.word	0xe000ed04

08007028 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007028:	b480      	push	{r7}
 800702a:	b085      	sub	sp, #20
 800702c:	af00      	add	r7, sp, #0
 800702e:	60f8      	str	r0, [r7, #12]
 8007030:	60b9      	str	r1, [r7, #8]
 8007032:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	4a07      	ldr	r2, [pc, #28]	@ (8007054 <vApplicationGetIdleTaskMemory+0x2c>)
 8007038:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	4a06      	ldr	r2, [pc, #24]	@ (8007058 <vApplicationGetIdleTaskMemory+0x30>)
 800703e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2280      	movs	r2, #128	@ 0x80
 8007044:	601a      	str	r2, [r3, #0]
}
 8007046:	bf00      	nop
 8007048:	3714      	adds	r7, #20
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr
 8007052:	bf00      	nop
 8007054:	2000052c 	.word	0x2000052c
 8007058:	200005d4 	.word	0x200005d4

0800705c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800705c:	b480      	push	{r7}
 800705e:	b085      	sub	sp, #20
 8007060:	af00      	add	r7, sp, #0
 8007062:	60f8      	str	r0, [r7, #12]
 8007064:	60b9      	str	r1, [r7, #8]
 8007066:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	4a07      	ldr	r2, [pc, #28]	@ (8007088 <vApplicationGetTimerTaskMemory+0x2c>)
 800706c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	4a06      	ldr	r2, [pc, #24]	@ (800708c <vApplicationGetTimerTaskMemory+0x30>)
 8007072:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800707a:	601a      	str	r2, [r3, #0]
}
 800707c:	bf00      	nop
 800707e:	3714      	adds	r7, #20
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr
 8007088:	200007d4 	.word	0x200007d4
 800708c:	2000087c 	.word	0x2000087c

08007090 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007090:	b480      	push	{r7}
 8007092:	b083      	sub	sp, #12
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f103 0208 	add.w	r2, r3, #8
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f04f 32ff 	mov.w	r2, #4294967295
 80070a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f103 0208 	add.w	r2, r3, #8
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	f103 0208 	add.w	r2, r3, #8
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2200      	movs	r2, #0
 80070c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80070c4:	bf00      	nop
 80070c6:	370c      	adds	r7, #12
 80070c8:	46bd      	mov	sp, r7
 80070ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ce:	4770      	bx	lr

080070d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80070d0:	b480      	push	{r7}
 80070d2:	b083      	sub	sp, #12
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2200      	movs	r2, #0
 80070dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80070de:	bf00      	nop
 80070e0:	370c      	adds	r7, #12
 80070e2:	46bd      	mov	sp, r7
 80070e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e8:	4770      	bx	lr

080070ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80070ea:	b480      	push	{r7}
 80070ec:	b085      	sub	sp, #20
 80070ee:	af00      	add	r7, sp, #0
 80070f0:	6078      	str	r0, [r7, #4]
 80070f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	68fa      	ldr	r2, [r7, #12]
 80070fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	689a      	ldr	r2, [r3, #8]
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	683a      	ldr	r2, [r7, #0]
 800710e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	683a      	ldr	r2, [r7, #0]
 8007114:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	687a      	ldr	r2, [r7, #4]
 800711a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	1c5a      	adds	r2, r3, #1
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	601a      	str	r2, [r3, #0]
}
 8007126:	bf00      	nop
 8007128:	3714      	adds	r7, #20
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr

08007132 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007132:	b480      	push	{r7}
 8007134:	b085      	sub	sp, #20
 8007136:	af00      	add	r7, sp, #0
 8007138:	6078      	str	r0, [r7, #4]
 800713a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007148:	d103      	bne.n	8007152 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	691b      	ldr	r3, [r3, #16]
 800714e:	60fb      	str	r3, [r7, #12]
 8007150:	e00c      	b.n	800716c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	3308      	adds	r3, #8
 8007156:	60fb      	str	r3, [r7, #12]
 8007158:	e002      	b.n	8007160 <vListInsert+0x2e>
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	60fb      	str	r3, [r7, #12]
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	68ba      	ldr	r2, [r7, #8]
 8007168:	429a      	cmp	r2, r3
 800716a:	d2f6      	bcs.n	800715a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	685a      	ldr	r2, [r3, #4]
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	683a      	ldr	r2, [r7, #0]
 800717a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	68fa      	ldr	r2, [r7, #12]
 8007180:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	683a      	ldr	r2, [r7, #0]
 8007186:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	687a      	ldr	r2, [r7, #4]
 800718c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	1c5a      	adds	r2, r3, #1
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	601a      	str	r2, [r3, #0]
}
 8007198:	bf00      	nop
 800719a:	3714      	adds	r7, #20
 800719c:	46bd      	mov	sp, r7
 800719e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a2:	4770      	bx	lr

080071a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80071a4:	b480      	push	{r7}
 80071a6:	b085      	sub	sp, #20
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	691b      	ldr	r3, [r3, #16]
 80071b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	687a      	ldr	r2, [r7, #4]
 80071b8:	6892      	ldr	r2, [r2, #8]
 80071ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	687a      	ldr	r2, [r7, #4]
 80071c2:	6852      	ldr	r2, [r2, #4]
 80071c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	687a      	ldr	r2, [r7, #4]
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d103      	bne.n	80071d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	689a      	ldr	r2, [r3, #8]
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2200      	movs	r2, #0
 80071dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	1e5a      	subs	r2, r3, #1
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3714      	adds	r7, #20
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr

080071f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b084      	sub	sp, #16
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d10b      	bne.n	8007224 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800720c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007210:	f383 8811 	msr	BASEPRI, r3
 8007214:	f3bf 8f6f 	isb	sy
 8007218:	f3bf 8f4f 	dsb	sy
 800721c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800721e:	bf00      	nop
 8007220:	bf00      	nop
 8007222:	e7fd      	b.n	8007220 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007224:	f002 fd88 	bl	8009d38 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681a      	ldr	r2, [r3, #0]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007230:	68f9      	ldr	r1, [r7, #12]
 8007232:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007234:	fb01 f303 	mul.w	r3, r1, r3
 8007238:	441a      	add	r2, r3
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2200      	movs	r2, #0
 8007242:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681a      	ldr	r2, [r3, #0]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007254:	3b01      	subs	r3, #1
 8007256:	68f9      	ldr	r1, [r7, #12]
 8007258:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800725a:	fb01 f303 	mul.w	r3, r1, r3
 800725e:	441a      	add	r2, r3
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	22ff      	movs	r2, #255	@ 0xff
 8007268:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	22ff      	movs	r2, #255	@ 0xff
 8007270:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d114      	bne.n	80072a4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	691b      	ldr	r3, [r3, #16]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d01a      	beq.n	80072b8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	3310      	adds	r3, #16
 8007286:	4618      	mov	r0, r3
 8007288:	f001 fd10 	bl	8008cac <xTaskRemoveFromEventList>
 800728c:	4603      	mov	r3, r0
 800728e:	2b00      	cmp	r3, #0
 8007290:	d012      	beq.n	80072b8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007292:	4b0d      	ldr	r3, [pc, #52]	@ (80072c8 <xQueueGenericReset+0xd0>)
 8007294:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007298:	601a      	str	r2, [r3, #0]
 800729a:	f3bf 8f4f 	dsb	sy
 800729e:	f3bf 8f6f 	isb	sy
 80072a2:	e009      	b.n	80072b8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	3310      	adds	r3, #16
 80072a8:	4618      	mov	r0, r3
 80072aa:	f7ff fef1 	bl	8007090 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	3324      	adds	r3, #36	@ 0x24
 80072b2:	4618      	mov	r0, r3
 80072b4:	f7ff feec 	bl	8007090 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80072b8:	f002 fd70 	bl	8009d9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80072bc:	2301      	movs	r3, #1
}
 80072be:	4618      	mov	r0, r3
 80072c0:	3710      	adds	r7, #16
 80072c2:	46bd      	mov	sp, r7
 80072c4:	bd80      	pop	{r7, pc}
 80072c6:	bf00      	nop
 80072c8:	e000ed04 	.word	0xe000ed04

080072cc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b08e      	sub	sp, #56	@ 0x38
 80072d0:	af02      	add	r7, sp, #8
 80072d2:	60f8      	str	r0, [r7, #12]
 80072d4:	60b9      	str	r1, [r7, #8]
 80072d6:	607a      	str	r2, [r7, #4]
 80072d8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d10b      	bne.n	80072f8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80072e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072e4:	f383 8811 	msr	BASEPRI, r3
 80072e8:	f3bf 8f6f 	isb	sy
 80072ec:	f3bf 8f4f 	dsb	sy
 80072f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80072f2:	bf00      	nop
 80072f4:	bf00      	nop
 80072f6:	e7fd      	b.n	80072f4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d10b      	bne.n	8007316 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80072fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007302:	f383 8811 	msr	BASEPRI, r3
 8007306:	f3bf 8f6f 	isb	sy
 800730a:	f3bf 8f4f 	dsb	sy
 800730e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007310:	bf00      	nop
 8007312:	bf00      	nop
 8007314:	e7fd      	b.n	8007312 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d002      	beq.n	8007322 <xQueueGenericCreateStatic+0x56>
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d001      	beq.n	8007326 <xQueueGenericCreateStatic+0x5a>
 8007322:	2301      	movs	r3, #1
 8007324:	e000      	b.n	8007328 <xQueueGenericCreateStatic+0x5c>
 8007326:	2300      	movs	r3, #0
 8007328:	2b00      	cmp	r3, #0
 800732a:	d10b      	bne.n	8007344 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800732c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007330:	f383 8811 	msr	BASEPRI, r3
 8007334:	f3bf 8f6f 	isb	sy
 8007338:	f3bf 8f4f 	dsb	sy
 800733c:	623b      	str	r3, [r7, #32]
}
 800733e:	bf00      	nop
 8007340:	bf00      	nop
 8007342:	e7fd      	b.n	8007340 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d102      	bne.n	8007350 <xQueueGenericCreateStatic+0x84>
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d101      	bne.n	8007354 <xQueueGenericCreateStatic+0x88>
 8007350:	2301      	movs	r3, #1
 8007352:	e000      	b.n	8007356 <xQueueGenericCreateStatic+0x8a>
 8007354:	2300      	movs	r3, #0
 8007356:	2b00      	cmp	r3, #0
 8007358:	d10b      	bne.n	8007372 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800735a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800735e:	f383 8811 	msr	BASEPRI, r3
 8007362:	f3bf 8f6f 	isb	sy
 8007366:	f3bf 8f4f 	dsb	sy
 800736a:	61fb      	str	r3, [r7, #28]
}
 800736c:	bf00      	nop
 800736e:	bf00      	nop
 8007370:	e7fd      	b.n	800736e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007372:	2350      	movs	r3, #80	@ 0x50
 8007374:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	2b50      	cmp	r3, #80	@ 0x50
 800737a:	d00b      	beq.n	8007394 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800737c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007380:	f383 8811 	msr	BASEPRI, r3
 8007384:	f3bf 8f6f 	isb	sy
 8007388:	f3bf 8f4f 	dsb	sy
 800738c:	61bb      	str	r3, [r7, #24]
}
 800738e:	bf00      	nop
 8007390:	bf00      	nop
 8007392:	e7fd      	b.n	8007390 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007394:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800739a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800739c:	2b00      	cmp	r3, #0
 800739e:	d00d      	beq.n	80073bc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80073a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073a2:	2201      	movs	r2, #1
 80073a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80073a8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80073ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073ae:	9300      	str	r3, [sp, #0]
 80073b0:	4613      	mov	r3, r2
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	68b9      	ldr	r1, [r7, #8]
 80073b6:	68f8      	ldr	r0, [r7, #12]
 80073b8:	f000 f840 	bl	800743c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80073bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80073be:	4618      	mov	r0, r3
 80073c0:	3730      	adds	r7, #48	@ 0x30
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}

080073c6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80073c6:	b580      	push	{r7, lr}
 80073c8:	b08a      	sub	sp, #40	@ 0x28
 80073ca:	af02      	add	r7, sp, #8
 80073cc:	60f8      	str	r0, [r7, #12]
 80073ce:	60b9      	str	r1, [r7, #8]
 80073d0:	4613      	mov	r3, r2
 80073d2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d10b      	bne.n	80073f2 <xQueueGenericCreate+0x2c>
	__asm volatile
 80073da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073de:	f383 8811 	msr	BASEPRI, r3
 80073e2:	f3bf 8f6f 	isb	sy
 80073e6:	f3bf 8f4f 	dsb	sy
 80073ea:	613b      	str	r3, [r7, #16]
}
 80073ec:	bf00      	nop
 80073ee:	bf00      	nop
 80073f0:	e7fd      	b.n	80073ee <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	68ba      	ldr	r2, [r7, #8]
 80073f6:	fb02 f303 	mul.w	r3, r2, r3
 80073fa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80073fc:	69fb      	ldr	r3, [r7, #28]
 80073fe:	3350      	adds	r3, #80	@ 0x50
 8007400:	4618      	mov	r0, r3
 8007402:	f002 fdbb 	bl	8009f7c <pvPortMalloc>
 8007406:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007408:	69bb      	ldr	r3, [r7, #24]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d011      	beq.n	8007432 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800740e:	69bb      	ldr	r3, [r7, #24]
 8007410:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	3350      	adds	r3, #80	@ 0x50
 8007416:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007418:	69bb      	ldr	r3, [r7, #24]
 800741a:	2200      	movs	r2, #0
 800741c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007420:	79fa      	ldrb	r2, [r7, #7]
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	9300      	str	r3, [sp, #0]
 8007426:	4613      	mov	r3, r2
 8007428:	697a      	ldr	r2, [r7, #20]
 800742a:	68b9      	ldr	r1, [r7, #8]
 800742c:	68f8      	ldr	r0, [r7, #12]
 800742e:	f000 f805 	bl	800743c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007432:	69bb      	ldr	r3, [r7, #24]
	}
 8007434:	4618      	mov	r0, r3
 8007436:	3720      	adds	r7, #32
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}

0800743c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b084      	sub	sp, #16
 8007440:	af00      	add	r7, sp, #0
 8007442:	60f8      	str	r0, [r7, #12]
 8007444:	60b9      	str	r1, [r7, #8]
 8007446:	607a      	str	r2, [r7, #4]
 8007448:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d103      	bne.n	8007458 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007450:	69bb      	ldr	r3, [r7, #24]
 8007452:	69ba      	ldr	r2, [r7, #24]
 8007454:	601a      	str	r2, [r3, #0]
 8007456:	e002      	b.n	800745e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007458:	69bb      	ldr	r3, [r7, #24]
 800745a:	687a      	ldr	r2, [r7, #4]
 800745c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800745e:	69bb      	ldr	r3, [r7, #24]
 8007460:	68fa      	ldr	r2, [r7, #12]
 8007462:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007464:	69bb      	ldr	r3, [r7, #24]
 8007466:	68ba      	ldr	r2, [r7, #8]
 8007468:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800746a:	2101      	movs	r1, #1
 800746c:	69b8      	ldr	r0, [r7, #24]
 800746e:	f7ff fec3 	bl	80071f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007472:	69bb      	ldr	r3, [r7, #24]
 8007474:	78fa      	ldrb	r2, [r7, #3]
 8007476:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800747a:	bf00      	nop
 800747c:	3710      	adds	r7, #16
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}

08007482 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007482:	b580      	push	{r7, lr}
 8007484:	b082      	sub	sp, #8
 8007486:	af00      	add	r7, sp, #0
 8007488:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d00e      	beq.n	80074ae <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2200      	movs	r2, #0
 800749a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2200      	movs	r2, #0
 80074a0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80074a2:	2300      	movs	r3, #0
 80074a4:	2200      	movs	r2, #0
 80074a6:	2100      	movs	r1, #0
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	f000 f8a3 	bl	80075f4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80074ae:	bf00      	nop
 80074b0:	3708      	adds	r7, #8
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}

080074b6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80074b6:	b580      	push	{r7, lr}
 80074b8:	b086      	sub	sp, #24
 80074ba:	af00      	add	r7, sp, #0
 80074bc:	4603      	mov	r3, r0
 80074be:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80074c0:	2301      	movs	r3, #1
 80074c2:	617b      	str	r3, [r7, #20]
 80074c4:	2300      	movs	r3, #0
 80074c6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80074c8:	79fb      	ldrb	r3, [r7, #7]
 80074ca:	461a      	mov	r2, r3
 80074cc:	6939      	ldr	r1, [r7, #16]
 80074ce:	6978      	ldr	r0, [r7, #20]
 80074d0:	f7ff ff79 	bl	80073c6 <xQueueGenericCreate>
 80074d4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80074d6:	68f8      	ldr	r0, [r7, #12]
 80074d8:	f7ff ffd3 	bl	8007482 <prvInitialiseMutex>

		return xNewQueue;
 80074dc:	68fb      	ldr	r3, [r7, #12]
	}
 80074de:	4618      	mov	r0, r3
 80074e0:	3718      	adds	r7, #24
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}

080074e6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80074e6:	b580      	push	{r7, lr}
 80074e8:	b088      	sub	sp, #32
 80074ea:	af02      	add	r7, sp, #8
 80074ec:	4603      	mov	r3, r0
 80074ee:	6039      	str	r1, [r7, #0]
 80074f0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80074f2:	2301      	movs	r3, #1
 80074f4:	617b      	str	r3, [r7, #20]
 80074f6:	2300      	movs	r3, #0
 80074f8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80074fa:	79fb      	ldrb	r3, [r7, #7]
 80074fc:	9300      	str	r3, [sp, #0]
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	2200      	movs	r2, #0
 8007502:	6939      	ldr	r1, [r7, #16]
 8007504:	6978      	ldr	r0, [r7, #20]
 8007506:	f7ff fee1 	bl	80072cc <xQueueGenericCreateStatic>
 800750a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800750c:	68f8      	ldr	r0, [r7, #12]
 800750e:	f7ff ffb8 	bl	8007482 <prvInitialiseMutex>

		return xNewQueue;
 8007512:	68fb      	ldr	r3, [r7, #12]
	}
 8007514:	4618      	mov	r0, r3
 8007516:	3718      	adds	r7, #24
 8007518:	46bd      	mov	sp, r7
 800751a:	bd80      	pop	{r7, pc}

0800751c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800751c:	b590      	push	{r4, r7, lr}
 800751e:	b087      	sub	sp, #28
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d10b      	bne.n	8007546 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800752e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007532:	f383 8811 	msr	BASEPRI, r3
 8007536:	f3bf 8f6f 	isb	sy
 800753a:	f3bf 8f4f 	dsb	sy
 800753e:	60fb      	str	r3, [r7, #12]
}
 8007540:	bf00      	nop
 8007542:	bf00      	nop
 8007544:	e7fd      	b.n	8007542 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007546:	693b      	ldr	r3, [r7, #16]
 8007548:	689c      	ldr	r4, [r3, #8]
 800754a:	f001 fd75 	bl	8009038 <xTaskGetCurrentTaskHandle>
 800754e:	4603      	mov	r3, r0
 8007550:	429c      	cmp	r4, r3
 8007552:	d111      	bne.n	8007578 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	68db      	ldr	r3, [r3, #12]
 8007558:	1e5a      	subs	r2, r3, #1
 800755a:	693b      	ldr	r3, [r7, #16]
 800755c:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	68db      	ldr	r3, [r3, #12]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d105      	bne.n	8007572 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8007566:	2300      	movs	r3, #0
 8007568:	2200      	movs	r2, #0
 800756a:	2100      	movs	r1, #0
 800756c:	6938      	ldr	r0, [r7, #16]
 800756e:	f000 f841 	bl	80075f4 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8007572:	2301      	movs	r3, #1
 8007574:	617b      	str	r3, [r7, #20]
 8007576:	e001      	b.n	800757c <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8007578:	2300      	movs	r3, #0
 800757a:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800757c:	697b      	ldr	r3, [r7, #20]
	}
 800757e:	4618      	mov	r0, r3
 8007580:	371c      	adds	r7, #28
 8007582:	46bd      	mov	sp, r7
 8007584:	bd90      	pop	{r4, r7, pc}

08007586 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8007586:	b590      	push	{r4, r7, lr}
 8007588:	b087      	sub	sp, #28
 800758a:	af00      	add	r7, sp, #0
 800758c:	6078      	str	r0, [r7, #4]
 800758e:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d10b      	bne.n	80075b2 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800759a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800759e:	f383 8811 	msr	BASEPRI, r3
 80075a2:	f3bf 8f6f 	isb	sy
 80075a6:	f3bf 8f4f 	dsb	sy
 80075aa:	60fb      	str	r3, [r7, #12]
}
 80075ac:	bf00      	nop
 80075ae:	bf00      	nop
 80075b0:	e7fd      	b.n	80075ae <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	689c      	ldr	r4, [r3, #8]
 80075b6:	f001 fd3f 	bl	8009038 <xTaskGetCurrentTaskHandle>
 80075ba:	4603      	mov	r3, r0
 80075bc:	429c      	cmp	r4, r3
 80075be:	d107      	bne.n	80075d0 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	68db      	ldr	r3, [r3, #12]
 80075c4:	1c5a      	adds	r2, r3, #1
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80075ca:	2301      	movs	r3, #1
 80075cc:	617b      	str	r3, [r7, #20]
 80075ce:	e00c      	b.n	80075ea <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80075d0:	6839      	ldr	r1, [r7, #0]
 80075d2:	6938      	ldr	r0, [r7, #16]
 80075d4:	f000 fa90 	bl	8007af8 <xQueueSemaphoreTake>
 80075d8:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d004      	beq.n	80075ea <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	68db      	ldr	r3, [r3, #12]
 80075e4:	1c5a      	adds	r2, r3, #1
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80075ea:	697b      	ldr	r3, [r7, #20]
	}
 80075ec:	4618      	mov	r0, r3
 80075ee:	371c      	adds	r7, #28
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd90      	pop	{r4, r7, pc}

080075f4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b08e      	sub	sp, #56	@ 0x38
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	60b9      	str	r1, [r7, #8]
 80075fe:	607a      	str	r2, [r7, #4]
 8007600:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007602:	2300      	movs	r3, #0
 8007604:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800760a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800760c:	2b00      	cmp	r3, #0
 800760e:	d10b      	bne.n	8007628 <xQueueGenericSend+0x34>
	__asm volatile
 8007610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007614:	f383 8811 	msr	BASEPRI, r3
 8007618:	f3bf 8f6f 	isb	sy
 800761c:	f3bf 8f4f 	dsb	sy
 8007620:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007622:	bf00      	nop
 8007624:	bf00      	nop
 8007626:	e7fd      	b.n	8007624 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d103      	bne.n	8007636 <xQueueGenericSend+0x42>
 800762e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007632:	2b00      	cmp	r3, #0
 8007634:	d101      	bne.n	800763a <xQueueGenericSend+0x46>
 8007636:	2301      	movs	r3, #1
 8007638:	e000      	b.n	800763c <xQueueGenericSend+0x48>
 800763a:	2300      	movs	r3, #0
 800763c:	2b00      	cmp	r3, #0
 800763e:	d10b      	bne.n	8007658 <xQueueGenericSend+0x64>
	__asm volatile
 8007640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007644:	f383 8811 	msr	BASEPRI, r3
 8007648:	f3bf 8f6f 	isb	sy
 800764c:	f3bf 8f4f 	dsb	sy
 8007650:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007652:	bf00      	nop
 8007654:	bf00      	nop
 8007656:	e7fd      	b.n	8007654 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	2b02      	cmp	r3, #2
 800765c:	d103      	bne.n	8007666 <xQueueGenericSend+0x72>
 800765e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007662:	2b01      	cmp	r3, #1
 8007664:	d101      	bne.n	800766a <xQueueGenericSend+0x76>
 8007666:	2301      	movs	r3, #1
 8007668:	e000      	b.n	800766c <xQueueGenericSend+0x78>
 800766a:	2300      	movs	r3, #0
 800766c:	2b00      	cmp	r3, #0
 800766e:	d10b      	bne.n	8007688 <xQueueGenericSend+0x94>
	__asm volatile
 8007670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007674:	f383 8811 	msr	BASEPRI, r3
 8007678:	f3bf 8f6f 	isb	sy
 800767c:	f3bf 8f4f 	dsb	sy
 8007680:	623b      	str	r3, [r7, #32]
}
 8007682:	bf00      	nop
 8007684:	bf00      	nop
 8007686:	e7fd      	b.n	8007684 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007688:	f001 fce6 	bl	8009058 <xTaskGetSchedulerState>
 800768c:	4603      	mov	r3, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	d102      	bne.n	8007698 <xQueueGenericSend+0xa4>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d101      	bne.n	800769c <xQueueGenericSend+0xa8>
 8007698:	2301      	movs	r3, #1
 800769a:	e000      	b.n	800769e <xQueueGenericSend+0xaa>
 800769c:	2300      	movs	r3, #0
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d10b      	bne.n	80076ba <xQueueGenericSend+0xc6>
	__asm volatile
 80076a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a6:	f383 8811 	msr	BASEPRI, r3
 80076aa:	f3bf 8f6f 	isb	sy
 80076ae:	f3bf 8f4f 	dsb	sy
 80076b2:	61fb      	str	r3, [r7, #28]
}
 80076b4:	bf00      	nop
 80076b6:	bf00      	nop
 80076b8:	e7fd      	b.n	80076b6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80076ba:	f002 fb3d 	bl	8009d38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80076be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d302      	bcc.n	80076d0 <xQueueGenericSend+0xdc>
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	2b02      	cmp	r3, #2
 80076ce:	d129      	bne.n	8007724 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80076d0:	683a      	ldr	r2, [r7, #0]
 80076d2:	68b9      	ldr	r1, [r7, #8]
 80076d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80076d6:	f000 fbb9 	bl	8007e4c <prvCopyDataToQueue>
 80076da:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80076dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d010      	beq.n	8007706 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80076e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e6:	3324      	adds	r3, #36	@ 0x24
 80076e8:	4618      	mov	r0, r3
 80076ea:	f001 fadf 	bl	8008cac <xTaskRemoveFromEventList>
 80076ee:	4603      	mov	r3, r0
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d013      	beq.n	800771c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80076f4:	4b3f      	ldr	r3, [pc, #252]	@ (80077f4 <xQueueGenericSend+0x200>)
 80076f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076fa:	601a      	str	r2, [r3, #0]
 80076fc:	f3bf 8f4f 	dsb	sy
 8007700:	f3bf 8f6f 	isb	sy
 8007704:	e00a      	b.n	800771c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007708:	2b00      	cmp	r3, #0
 800770a:	d007      	beq.n	800771c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800770c:	4b39      	ldr	r3, [pc, #228]	@ (80077f4 <xQueueGenericSend+0x200>)
 800770e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007712:	601a      	str	r2, [r3, #0]
 8007714:	f3bf 8f4f 	dsb	sy
 8007718:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800771c:	f002 fb3e 	bl	8009d9c <vPortExitCritical>
				return pdPASS;
 8007720:	2301      	movs	r3, #1
 8007722:	e063      	b.n	80077ec <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d103      	bne.n	8007732 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800772a:	f002 fb37 	bl	8009d9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800772e:	2300      	movs	r3, #0
 8007730:	e05c      	b.n	80077ec <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007734:	2b00      	cmp	r3, #0
 8007736:	d106      	bne.n	8007746 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007738:	f107 0314 	add.w	r3, r7, #20
 800773c:	4618      	mov	r0, r3
 800773e:	f001 fb19 	bl	8008d74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007742:	2301      	movs	r3, #1
 8007744:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007746:	f002 fb29 	bl	8009d9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800774a:	f001 f86f 	bl	800882c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800774e:	f002 faf3 	bl	8009d38 <vPortEnterCritical>
 8007752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007754:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007758:	b25b      	sxtb	r3, r3
 800775a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800775e:	d103      	bne.n	8007768 <xQueueGenericSend+0x174>
 8007760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007762:	2200      	movs	r2, #0
 8007764:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800776a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800776e:	b25b      	sxtb	r3, r3
 8007770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007774:	d103      	bne.n	800777e <xQueueGenericSend+0x18a>
 8007776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007778:	2200      	movs	r2, #0
 800777a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800777e:	f002 fb0d 	bl	8009d9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007782:	1d3a      	adds	r2, r7, #4
 8007784:	f107 0314 	add.w	r3, r7, #20
 8007788:	4611      	mov	r1, r2
 800778a:	4618      	mov	r0, r3
 800778c:	f001 fb08 	bl	8008da0 <xTaskCheckForTimeOut>
 8007790:	4603      	mov	r3, r0
 8007792:	2b00      	cmp	r3, #0
 8007794:	d124      	bne.n	80077e0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007796:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007798:	f000 fc50 	bl	800803c <prvIsQueueFull>
 800779c:	4603      	mov	r3, r0
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d018      	beq.n	80077d4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80077a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a4:	3310      	adds	r3, #16
 80077a6:	687a      	ldr	r2, [r7, #4]
 80077a8:	4611      	mov	r1, r2
 80077aa:	4618      	mov	r0, r3
 80077ac:	f001 fa2c 	bl	8008c08 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80077b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077b2:	f000 fbdb 	bl	8007f6c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80077b6:	f001 f847 	bl	8008848 <xTaskResumeAll>
 80077ba:	4603      	mov	r3, r0
 80077bc:	2b00      	cmp	r3, #0
 80077be:	f47f af7c 	bne.w	80076ba <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80077c2:	4b0c      	ldr	r3, [pc, #48]	@ (80077f4 <xQueueGenericSend+0x200>)
 80077c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077c8:	601a      	str	r2, [r3, #0]
 80077ca:	f3bf 8f4f 	dsb	sy
 80077ce:	f3bf 8f6f 	isb	sy
 80077d2:	e772      	b.n	80076ba <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80077d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077d6:	f000 fbc9 	bl	8007f6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80077da:	f001 f835 	bl	8008848 <xTaskResumeAll>
 80077de:	e76c      	b.n	80076ba <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80077e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077e2:	f000 fbc3 	bl	8007f6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80077e6:	f001 f82f 	bl	8008848 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80077ea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	3738      	adds	r7, #56	@ 0x38
 80077f0:	46bd      	mov	sp, r7
 80077f2:	bd80      	pop	{r7, pc}
 80077f4:	e000ed04 	.word	0xe000ed04

080077f8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b090      	sub	sp, #64	@ 0x40
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	60f8      	str	r0, [r7, #12]
 8007800:	60b9      	str	r1, [r7, #8]
 8007802:	607a      	str	r2, [r7, #4]
 8007804:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800780a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800780c:	2b00      	cmp	r3, #0
 800780e:	d10b      	bne.n	8007828 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007814:	f383 8811 	msr	BASEPRI, r3
 8007818:	f3bf 8f6f 	isb	sy
 800781c:	f3bf 8f4f 	dsb	sy
 8007820:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007822:	bf00      	nop
 8007824:	bf00      	nop
 8007826:	e7fd      	b.n	8007824 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d103      	bne.n	8007836 <xQueueGenericSendFromISR+0x3e>
 800782e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007832:	2b00      	cmp	r3, #0
 8007834:	d101      	bne.n	800783a <xQueueGenericSendFromISR+0x42>
 8007836:	2301      	movs	r3, #1
 8007838:	e000      	b.n	800783c <xQueueGenericSendFromISR+0x44>
 800783a:	2300      	movs	r3, #0
 800783c:	2b00      	cmp	r3, #0
 800783e:	d10b      	bne.n	8007858 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007844:	f383 8811 	msr	BASEPRI, r3
 8007848:	f3bf 8f6f 	isb	sy
 800784c:	f3bf 8f4f 	dsb	sy
 8007850:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007852:	bf00      	nop
 8007854:	bf00      	nop
 8007856:	e7fd      	b.n	8007854 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	2b02      	cmp	r3, #2
 800785c:	d103      	bne.n	8007866 <xQueueGenericSendFromISR+0x6e>
 800785e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007860:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007862:	2b01      	cmp	r3, #1
 8007864:	d101      	bne.n	800786a <xQueueGenericSendFromISR+0x72>
 8007866:	2301      	movs	r3, #1
 8007868:	e000      	b.n	800786c <xQueueGenericSendFromISR+0x74>
 800786a:	2300      	movs	r3, #0
 800786c:	2b00      	cmp	r3, #0
 800786e:	d10b      	bne.n	8007888 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007874:	f383 8811 	msr	BASEPRI, r3
 8007878:	f3bf 8f6f 	isb	sy
 800787c:	f3bf 8f4f 	dsb	sy
 8007880:	623b      	str	r3, [r7, #32]
}
 8007882:	bf00      	nop
 8007884:	bf00      	nop
 8007886:	e7fd      	b.n	8007884 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007888:	f002 fb36 	bl	8009ef8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800788c:	f3ef 8211 	mrs	r2, BASEPRI
 8007890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007894:	f383 8811 	msr	BASEPRI, r3
 8007898:	f3bf 8f6f 	isb	sy
 800789c:	f3bf 8f4f 	dsb	sy
 80078a0:	61fa      	str	r2, [r7, #28]
 80078a2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80078a4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80078a6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80078a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078b0:	429a      	cmp	r2, r3
 80078b2:	d302      	bcc.n	80078ba <xQueueGenericSendFromISR+0xc2>
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	2b02      	cmp	r3, #2
 80078b8:	d12f      	bne.n	800791a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80078ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80078c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80078c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80078ca:	683a      	ldr	r2, [r7, #0]
 80078cc:	68b9      	ldr	r1, [r7, #8]
 80078ce:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80078d0:	f000 fabc 	bl	8007e4c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80078d4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80078d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078dc:	d112      	bne.n	8007904 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80078de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d016      	beq.n	8007914 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80078e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078e8:	3324      	adds	r3, #36	@ 0x24
 80078ea:	4618      	mov	r0, r3
 80078ec:	f001 f9de 	bl	8008cac <xTaskRemoveFromEventList>
 80078f0:	4603      	mov	r3, r0
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d00e      	beq.n	8007914 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d00b      	beq.n	8007914 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2201      	movs	r2, #1
 8007900:	601a      	str	r2, [r3, #0]
 8007902:	e007      	b.n	8007914 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007904:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007908:	3301      	adds	r3, #1
 800790a:	b2db      	uxtb	r3, r3
 800790c:	b25a      	sxtb	r2, r3
 800790e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007910:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007914:	2301      	movs	r3, #1
 8007916:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007918:	e001      	b.n	800791e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800791a:	2300      	movs	r3, #0
 800791c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800791e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007920:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007928:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800792a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800792c:	4618      	mov	r0, r3
 800792e:	3740      	adds	r7, #64	@ 0x40
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b08c      	sub	sp, #48	@ 0x30
 8007938:	af00      	add	r7, sp, #0
 800793a:	60f8      	str	r0, [r7, #12]
 800793c:	60b9      	str	r1, [r7, #8]
 800793e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007940:	2300      	movs	r3, #0
 8007942:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800794a:	2b00      	cmp	r3, #0
 800794c:	d10b      	bne.n	8007966 <xQueueReceive+0x32>
	__asm volatile
 800794e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007952:	f383 8811 	msr	BASEPRI, r3
 8007956:	f3bf 8f6f 	isb	sy
 800795a:	f3bf 8f4f 	dsb	sy
 800795e:	623b      	str	r3, [r7, #32]
}
 8007960:	bf00      	nop
 8007962:	bf00      	nop
 8007964:	e7fd      	b.n	8007962 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d103      	bne.n	8007974 <xQueueReceive+0x40>
 800796c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800796e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007970:	2b00      	cmp	r3, #0
 8007972:	d101      	bne.n	8007978 <xQueueReceive+0x44>
 8007974:	2301      	movs	r3, #1
 8007976:	e000      	b.n	800797a <xQueueReceive+0x46>
 8007978:	2300      	movs	r3, #0
 800797a:	2b00      	cmp	r3, #0
 800797c:	d10b      	bne.n	8007996 <xQueueReceive+0x62>
	__asm volatile
 800797e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007982:	f383 8811 	msr	BASEPRI, r3
 8007986:	f3bf 8f6f 	isb	sy
 800798a:	f3bf 8f4f 	dsb	sy
 800798e:	61fb      	str	r3, [r7, #28]
}
 8007990:	bf00      	nop
 8007992:	bf00      	nop
 8007994:	e7fd      	b.n	8007992 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007996:	f001 fb5f 	bl	8009058 <xTaskGetSchedulerState>
 800799a:	4603      	mov	r3, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d102      	bne.n	80079a6 <xQueueReceive+0x72>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d101      	bne.n	80079aa <xQueueReceive+0x76>
 80079a6:	2301      	movs	r3, #1
 80079a8:	e000      	b.n	80079ac <xQueueReceive+0x78>
 80079aa:	2300      	movs	r3, #0
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d10b      	bne.n	80079c8 <xQueueReceive+0x94>
	__asm volatile
 80079b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079b4:	f383 8811 	msr	BASEPRI, r3
 80079b8:	f3bf 8f6f 	isb	sy
 80079bc:	f3bf 8f4f 	dsb	sy
 80079c0:	61bb      	str	r3, [r7, #24]
}
 80079c2:	bf00      	nop
 80079c4:	bf00      	nop
 80079c6:	e7fd      	b.n	80079c4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80079c8:	f002 f9b6 	bl	8009d38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80079cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079d0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80079d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d01f      	beq.n	8007a18 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80079d8:	68b9      	ldr	r1, [r7, #8]
 80079da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80079dc:	f000 faa0 	bl	8007f20 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80079e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079e2:	1e5a      	subs	r2, r3, #1
 80079e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079ea:	691b      	ldr	r3, [r3, #16]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d00f      	beq.n	8007a10 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80079f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f2:	3310      	adds	r3, #16
 80079f4:	4618      	mov	r0, r3
 80079f6:	f001 f959 	bl	8008cac <xTaskRemoveFromEventList>
 80079fa:	4603      	mov	r3, r0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d007      	beq.n	8007a10 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007a00:	4b3c      	ldr	r3, [pc, #240]	@ (8007af4 <xQueueReceive+0x1c0>)
 8007a02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a06:	601a      	str	r2, [r3, #0]
 8007a08:	f3bf 8f4f 	dsb	sy
 8007a0c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007a10:	f002 f9c4 	bl	8009d9c <vPortExitCritical>
				return pdPASS;
 8007a14:	2301      	movs	r3, #1
 8007a16:	e069      	b.n	8007aec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d103      	bne.n	8007a26 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007a1e:	f002 f9bd 	bl	8009d9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007a22:	2300      	movs	r3, #0
 8007a24:	e062      	b.n	8007aec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d106      	bne.n	8007a3a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a2c:	f107 0310 	add.w	r3, r7, #16
 8007a30:	4618      	mov	r0, r3
 8007a32:	f001 f99f 	bl	8008d74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a36:	2301      	movs	r3, #1
 8007a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a3a:	f002 f9af 	bl	8009d9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a3e:	f000 fef5 	bl	800882c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a42:	f002 f979 	bl	8009d38 <vPortEnterCritical>
 8007a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a4c:	b25b      	sxtb	r3, r3
 8007a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a52:	d103      	bne.n	8007a5c <xQueueReceive+0x128>
 8007a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a56:	2200      	movs	r2, #0
 8007a58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a62:	b25b      	sxtb	r3, r3
 8007a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a68:	d103      	bne.n	8007a72 <xQueueReceive+0x13e>
 8007a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a72:	f002 f993 	bl	8009d9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a76:	1d3a      	adds	r2, r7, #4
 8007a78:	f107 0310 	add.w	r3, r7, #16
 8007a7c:	4611      	mov	r1, r2
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f001 f98e 	bl	8008da0 <xTaskCheckForTimeOut>
 8007a84:	4603      	mov	r3, r0
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d123      	bne.n	8007ad2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007a8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a8c:	f000 fac0 	bl	8008010 <prvIsQueueEmpty>
 8007a90:	4603      	mov	r3, r0
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d017      	beq.n	8007ac6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a98:	3324      	adds	r3, #36	@ 0x24
 8007a9a:	687a      	ldr	r2, [r7, #4]
 8007a9c:	4611      	mov	r1, r2
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	f001 f8b2 	bl	8008c08 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007aa4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007aa6:	f000 fa61 	bl	8007f6c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007aaa:	f000 fecd 	bl	8008848 <xTaskResumeAll>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d189      	bne.n	80079c8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8007af4 <xQueueReceive+0x1c0>)
 8007ab6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007aba:	601a      	str	r2, [r3, #0]
 8007abc:	f3bf 8f4f 	dsb	sy
 8007ac0:	f3bf 8f6f 	isb	sy
 8007ac4:	e780      	b.n	80079c8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007ac6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ac8:	f000 fa50 	bl	8007f6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007acc:	f000 febc 	bl	8008848 <xTaskResumeAll>
 8007ad0:	e77a      	b.n	80079c8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007ad2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ad4:	f000 fa4a 	bl	8007f6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007ad8:	f000 feb6 	bl	8008848 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007adc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ade:	f000 fa97 	bl	8008010 <prvIsQueueEmpty>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	f43f af6f 	beq.w	80079c8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007aea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3730      	adds	r7, #48	@ 0x30
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}
 8007af4:	e000ed04 	.word	0xe000ed04

08007af8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b08e      	sub	sp, #56	@ 0x38
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007b02:	2300      	movs	r3, #0
 8007b04:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d10b      	bne.n	8007b2c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b18:	f383 8811 	msr	BASEPRI, r3
 8007b1c:	f3bf 8f6f 	isb	sy
 8007b20:	f3bf 8f4f 	dsb	sy
 8007b24:	623b      	str	r3, [r7, #32]
}
 8007b26:	bf00      	nop
 8007b28:	bf00      	nop
 8007b2a:	e7fd      	b.n	8007b28 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d00b      	beq.n	8007b4c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b38:	f383 8811 	msr	BASEPRI, r3
 8007b3c:	f3bf 8f6f 	isb	sy
 8007b40:	f3bf 8f4f 	dsb	sy
 8007b44:	61fb      	str	r3, [r7, #28]
}
 8007b46:	bf00      	nop
 8007b48:	bf00      	nop
 8007b4a:	e7fd      	b.n	8007b48 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007b4c:	f001 fa84 	bl	8009058 <xTaskGetSchedulerState>
 8007b50:	4603      	mov	r3, r0
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d102      	bne.n	8007b5c <xQueueSemaphoreTake+0x64>
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d101      	bne.n	8007b60 <xQueueSemaphoreTake+0x68>
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	e000      	b.n	8007b62 <xQueueSemaphoreTake+0x6a>
 8007b60:	2300      	movs	r3, #0
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d10b      	bne.n	8007b7e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b6a:	f383 8811 	msr	BASEPRI, r3
 8007b6e:	f3bf 8f6f 	isb	sy
 8007b72:	f3bf 8f4f 	dsb	sy
 8007b76:	61bb      	str	r3, [r7, #24]
}
 8007b78:	bf00      	nop
 8007b7a:	bf00      	nop
 8007b7c:	e7fd      	b.n	8007b7a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007b7e:	f002 f8db 	bl	8009d38 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b86:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d024      	beq.n	8007bd8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b90:	1e5a      	subs	r2, r3, #1
 8007b92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b94:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d104      	bne.n	8007ba8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007b9e:	f001 fbd5 	bl	800934c <pvTaskIncrementMutexHeldCount>
 8007ba2:	4602      	mov	r2, r0
 8007ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ba6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007baa:	691b      	ldr	r3, [r3, #16]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d00f      	beq.n	8007bd0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007bb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bb2:	3310      	adds	r3, #16
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f001 f879 	bl	8008cac <xTaskRemoveFromEventList>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d007      	beq.n	8007bd0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007bc0:	4b54      	ldr	r3, [pc, #336]	@ (8007d14 <xQueueSemaphoreTake+0x21c>)
 8007bc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bc6:	601a      	str	r2, [r3, #0]
 8007bc8:	f3bf 8f4f 	dsb	sy
 8007bcc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007bd0:	f002 f8e4 	bl	8009d9c <vPortExitCritical>
				return pdPASS;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	e098      	b.n	8007d0a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d112      	bne.n	8007c04 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d00b      	beq.n	8007bfc <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be8:	f383 8811 	msr	BASEPRI, r3
 8007bec:	f3bf 8f6f 	isb	sy
 8007bf0:	f3bf 8f4f 	dsb	sy
 8007bf4:	617b      	str	r3, [r7, #20]
}
 8007bf6:	bf00      	nop
 8007bf8:	bf00      	nop
 8007bfa:	e7fd      	b.n	8007bf8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007bfc:	f002 f8ce 	bl	8009d9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007c00:	2300      	movs	r3, #0
 8007c02:	e082      	b.n	8007d0a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007c04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d106      	bne.n	8007c18 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007c0a:	f107 030c 	add.w	r3, r7, #12
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f001 f8b0 	bl	8008d74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007c14:	2301      	movs	r3, #1
 8007c16:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007c18:	f002 f8c0 	bl	8009d9c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007c1c:	f000 fe06 	bl	800882c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007c20:	f002 f88a 	bl	8009d38 <vPortEnterCritical>
 8007c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c26:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c2a:	b25b      	sxtb	r3, r3
 8007c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c30:	d103      	bne.n	8007c3a <xQueueSemaphoreTake+0x142>
 8007c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c34:	2200      	movs	r2, #0
 8007c36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c40:	b25b      	sxtb	r3, r3
 8007c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c46:	d103      	bne.n	8007c50 <xQueueSemaphoreTake+0x158>
 8007c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007c50:	f002 f8a4 	bl	8009d9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007c54:	463a      	mov	r2, r7
 8007c56:	f107 030c 	add.w	r3, r7, #12
 8007c5a:	4611      	mov	r1, r2
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f001 f89f 	bl	8008da0 <xTaskCheckForTimeOut>
 8007c62:	4603      	mov	r3, r0
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d132      	bne.n	8007cce <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007c68:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007c6a:	f000 f9d1 	bl	8008010 <prvIsQueueEmpty>
 8007c6e:	4603      	mov	r3, r0
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d026      	beq.n	8007cc2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d109      	bne.n	8007c90 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007c7c:	f002 f85c 	bl	8009d38 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	4618      	mov	r0, r3
 8007c86:	f001 fa05 	bl	8009094 <xTaskPriorityInherit>
 8007c8a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007c8c:	f002 f886 	bl	8009d9c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c92:	3324      	adds	r3, #36	@ 0x24
 8007c94:	683a      	ldr	r2, [r7, #0]
 8007c96:	4611      	mov	r1, r2
 8007c98:	4618      	mov	r0, r3
 8007c9a:	f000 ffb5 	bl	8008c08 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007c9e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007ca0:	f000 f964 	bl	8007f6c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007ca4:	f000 fdd0 	bl	8008848 <xTaskResumeAll>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	f47f af67 	bne.w	8007b7e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007cb0:	4b18      	ldr	r3, [pc, #96]	@ (8007d14 <xQueueSemaphoreTake+0x21c>)
 8007cb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cb6:	601a      	str	r2, [r3, #0]
 8007cb8:	f3bf 8f4f 	dsb	sy
 8007cbc:	f3bf 8f6f 	isb	sy
 8007cc0:	e75d      	b.n	8007b7e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007cc2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007cc4:	f000 f952 	bl	8007f6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007cc8:	f000 fdbe 	bl	8008848 <xTaskResumeAll>
 8007ccc:	e757      	b.n	8007b7e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007cce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007cd0:	f000 f94c 	bl	8007f6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007cd4:	f000 fdb8 	bl	8008848 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007cd8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007cda:	f000 f999 	bl	8008010 <prvIsQueueEmpty>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	f43f af4c 	beq.w	8007b7e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d00d      	beq.n	8007d08 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007cec:	f002 f824 	bl	8009d38 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007cf0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007cf2:	f000 f893 	bl	8007e1c <prvGetDisinheritPriorityAfterTimeout>
 8007cf6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007cf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cfa:	689b      	ldr	r3, [r3, #8]
 8007cfc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f001 faa0 	bl	8009244 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007d04:	f002 f84a 	bl	8009d9c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007d08:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3738      	adds	r7, #56	@ 0x38
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	bf00      	nop
 8007d14:	e000ed04 	.word	0xe000ed04

08007d18 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b08e      	sub	sp, #56	@ 0x38
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	60f8      	str	r0, [r7, #12]
 8007d20:	60b9      	str	r1, [r7, #8]
 8007d22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d10b      	bne.n	8007d46 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d32:	f383 8811 	msr	BASEPRI, r3
 8007d36:	f3bf 8f6f 	isb	sy
 8007d3a:	f3bf 8f4f 	dsb	sy
 8007d3e:	623b      	str	r3, [r7, #32]
}
 8007d40:	bf00      	nop
 8007d42:	bf00      	nop
 8007d44:	e7fd      	b.n	8007d42 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d103      	bne.n	8007d54 <xQueueReceiveFromISR+0x3c>
 8007d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d101      	bne.n	8007d58 <xQueueReceiveFromISR+0x40>
 8007d54:	2301      	movs	r3, #1
 8007d56:	e000      	b.n	8007d5a <xQueueReceiveFromISR+0x42>
 8007d58:	2300      	movs	r3, #0
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d10b      	bne.n	8007d76 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8007d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d62:	f383 8811 	msr	BASEPRI, r3
 8007d66:	f3bf 8f6f 	isb	sy
 8007d6a:	f3bf 8f4f 	dsb	sy
 8007d6e:	61fb      	str	r3, [r7, #28]
}
 8007d70:	bf00      	nop
 8007d72:	bf00      	nop
 8007d74:	e7fd      	b.n	8007d72 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007d76:	f002 f8bf 	bl	8009ef8 <vPortValidateInterruptPriority>
	__asm volatile
 8007d7a:	f3ef 8211 	mrs	r2, BASEPRI
 8007d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d82:	f383 8811 	msr	BASEPRI, r3
 8007d86:	f3bf 8f6f 	isb	sy
 8007d8a:	f3bf 8f4f 	dsb	sy
 8007d8e:	61ba      	str	r2, [r7, #24]
 8007d90:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007d92:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d9a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d02f      	beq.n	8007e02 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007da8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007dac:	68b9      	ldr	r1, [r7, #8]
 8007dae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007db0:	f000 f8b6 	bl	8007f20 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007db6:	1e5a      	subs	r2, r3, #1
 8007db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dba:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007dbc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dc4:	d112      	bne.n	8007dec <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc8:	691b      	ldr	r3, [r3, #16]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d016      	beq.n	8007dfc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd0:	3310      	adds	r3, #16
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	f000 ff6a 	bl	8008cac <xTaskRemoveFromEventList>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d00e      	beq.n	8007dfc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d00b      	beq.n	8007dfc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2201      	movs	r2, #1
 8007de8:	601a      	str	r2, [r3, #0]
 8007dea:	e007      	b.n	8007dfc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007dec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007df0:	3301      	adds	r3, #1
 8007df2:	b2db      	uxtb	r3, r3
 8007df4:	b25a      	sxtb	r2, r3
 8007df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007df8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e00:	e001      	b.n	8007e06 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8007e02:	2300      	movs	r3, #0
 8007e04:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e08:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	f383 8811 	msr	BASEPRI, r3
}
 8007e10:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007e12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3738      	adds	r7, #56	@ 0x38
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bd80      	pop	{r7, pc}

08007e1c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b085      	sub	sp, #20
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d006      	beq.n	8007e3a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8007e36:	60fb      	str	r3, [r7, #12]
 8007e38:	e001      	b.n	8007e3e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
	}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3714      	adds	r7, #20
 8007e44:	46bd      	mov	sp, r7
 8007e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4a:	4770      	bx	lr

08007e4c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b086      	sub	sp, #24
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	60f8      	str	r0, [r7, #12]
 8007e54:	60b9      	str	r1, [r7, #8]
 8007e56:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007e58:	2300      	movs	r3, #0
 8007e5a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e60:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d10d      	bne.n	8007e86 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d14d      	bne.n	8007f0e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	689b      	ldr	r3, [r3, #8]
 8007e76:	4618      	mov	r0, r3
 8007e78:	f001 f974 	bl	8009164 <xTaskPriorityDisinherit>
 8007e7c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2200      	movs	r2, #0
 8007e82:	609a      	str	r2, [r3, #8]
 8007e84:	e043      	b.n	8007f0e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d119      	bne.n	8007ec0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	6858      	ldr	r0, [r3, #4]
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e94:	461a      	mov	r2, r3
 8007e96:	68b9      	ldr	r1, [r7, #8]
 8007e98:	f003 f915 	bl	800b0c6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	685a      	ldr	r2, [r3, #4]
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ea4:	441a      	add	r2, r3
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	685a      	ldr	r2, [r3, #4]
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	429a      	cmp	r2, r3
 8007eb4:	d32b      	bcc.n	8007f0e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681a      	ldr	r2, [r3, #0]
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	605a      	str	r2, [r3, #4]
 8007ebe:	e026      	b.n	8007f0e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	68d8      	ldr	r0, [r3, #12]
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ec8:	461a      	mov	r2, r3
 8007eca:	68b9      	ldr	r1, [r7, #8]
 8007ecc:	f003 f8fb 	bl	800b0c6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	68da      	ldr	r2, [r3, #12]
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ed8:	425b      	negs	r3, r3
 8007eda:	441a      	add	r2, r3
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	68da      	ldr	r2, [r3, #12]
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d207      	bcs.n	8007efc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	689a      	ldr	r2, [r3, #8]
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ef4:	425b      	negs	r3, r3
 8007ef6:	441a      	add	r2, r3
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2b02      	cmp	r3, #2
 8007f00:	d105      	bne.n	8007f0e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d002      	beq.n	8007f0e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	3b01      	subs	r3, #1
 8007f0c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	1c5a      	adds	r2, r3, #1
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007f16:	697b      	ldr	r3, [r7, #20]
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3718      	adds	r7, #24
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}

08007f20 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b082      	sub	sp, #8
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
 8007f28:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d018      	beq.n	8007f64 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	68da      	ldr	r2, [r3, #12]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f3a:	441a      	add	r2, r3
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	68da      	ldr	r2, [r3, #12]
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	429a      	cmp	r2, r3
 8007f4a:	d303      	bcc.n	8007f54 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681a      	ldr	r2, [r3, #0]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	68d9      	ldr	r1, [r3, #12]
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	6838      	ldr	r0, [r7, #0]
 8007f60:	f003 f8b1 	bl	800b0c6 <memcpy>
	}
}
 8007f64:	bf00      	nop
 8007f66:	3708      	adds	r7, #8
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}

08007f6c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b084      	sub	sp, #16
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007f74:	f001 fee0 	bl	8009d38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f7e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007f80:	e011      	b.n	8007fa6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d012      	beq.n	8007fb0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	3324      	adds	r3, #36	@ 0x24
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f000 fe8c 	bl	8008cac <xTaskRemoveFromEventList>
 8007f94:	4603      	mov	r3, r0
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d001      	beq.n	8007f9e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007f9a:	f000 ff65 	bl	8008e68 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007f9e:	7bfb      	ldrb	r3, [r7, #15]
 8007fa0:	3b01      	subs	r3, #1
 8007fa2:	b2db      	uxtb	r3, r3
 8007fa4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007fa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	dce9      	bgt.n	8007f82 <prvUnlockQueue+0x16>
 8007fae:	e000      	b.n	8007fb2 <prvUnlockQueue+0x46>
					break;
 8007fb0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	22ff      	movs	r2, #255	@ 0xff
 8007fb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007fba:	f001 feef 	bl	8009d9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007fbe:	f001 febb 	bl	8009d38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007fc8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007fca:	e011      	b.n	8007ff0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	691b      	ldr	r3, [r3, #16]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d012      	beq.n	8007ffa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	3310      	adds	r3, #16
 8007fd8:	4618      	mov	r0, r3
 8007fda:	f000 fe67 	bl	8008cac <xTaskRemoveFromEventList>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d001      	beq.n	8007fe8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007fe4:	f000 ff40 	bl	8008e68 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007fe8:	7bbb      	ldrb	r3, [r7, #14]
 8007fea:	3b01      	subs	r3, #1
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007ff0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	dce9      	bgt.n	8007fcc <prvUnlockQueue+0x60>
 8007ff8:	e000      	b.n	8007ffc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007ffa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	22ff      	movs	r2, #255	@ 0xff
 8008000:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008004:	f001 feca 	bl	8009d9c <vPortExitCritical>
}
 8008008:	bf00      	nop
 800800a:	3710      	adds	r7, #16
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b084      	sub	sp, #16
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008018:	f001 fe8e 	bl	8009d38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008020:	2b00      	cmp	r3, #0
 8008022:	d102      	bne.n	800802a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008024:	2301      	movs	r3, #1
 8008026:	60fb      	str	r3, [r7, #12]
 8008028:	e001      	b.n	800802e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800802a:	2300      	movs	r3, #0
 800802c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800802e:	f001 feb5 	bl	8009d9c <vPortExitCritical>

	return xReturn;
 8008032:	68fb      	ldr	r3, [r7, #12]
}
 8008034:	4618      	mov	r0, r3
 8008036:	3710      	adds	r7, #16
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b084      	sub	sp, #16
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008044:	f001 fe78 	bl	8009d38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008050:	429a      	cmp	r2, r3
 8008052:	d102      	bne.n	800805a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008054:	2301      	movs	r3, #1
 8008056:	60fb      	str	r3, [r7, #12]
 8008058:	e001      	b.n	800805e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800805a:	2300      	movs	r3, #0
 800805c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800805e:	f001 fe9d 	bl	8009d9c <vPortExitCritical>

	return xReturn;
 8008062:	68fb      	ldr	r3, [r7, #12]
}
 8008064:	4618      	mov	r0, r3
 8008066:	3710      	adds	r7, #16
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}

0800806c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800806c:	b480      	push	{r7}
 800806e:	b085      	sub	sp, #20
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
 8008074:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008076:	2300      	movs	r3, #0
 8008078:	60fb      	str	r3, [r7, #12]
 800807a:	e014      	b.n	80080a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800807c:	4a0f      	ldr	r2, [pc, #60]	@ (80080bc <vQueueAddToRegistry+0x50>)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d10b      	bne.n	80080a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008088:	490c      	ldr	r1, [pc, #48]	@ (80080bc <vQueueAddToRegistry+0x50>)
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	683a      	ldr	r2, [r7, #0]
 800808e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008092:	4a0a      	ldr	r2, [pc, #40]	@ (80080bc <vQueueAddToRegistry+0x50>)
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	00db      	lsls	r3, r3, #3
 8008098:	4413      	add	r3, r2
 800809a:	687a      	ldr	r2, [r7, #4]
 800809c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800809e:	e006      	b.n	80080ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	3301      	adds	r3, #1
 80080a4:	60fb      	str	r3, [r7, #12]
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	2b07      	cmp	r3, #7
 80080aa:	d9e7      	bls.n	800807c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80080ac:	bf00      	nop
 80080ae:	bf00      	nop
 80080b0:	3714      	adds	r7, #20
 80080b2:	46bd      	mov	sp, r7
 80080b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b8:	4770      	bx	lr
 80080ba:	bf00      	nop
 80080bc:	20000c7c 	.word	0x20000c7c

080080c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b086      	sub	sp, #24
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	60f8      	str	r0, [r7, #12]
 80080c8:	60b9      	str	r1, [r7, #8]
 80080ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80080d0:	f001 fe32 	bl	8009d38 <vPortEnterCritical>
 80080d4:	697b      	ldr	r3, [r7, #20]
 80080d6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80080da:	b25b      	sxtb	r3, r3
 80080dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080e0:	d103      	bne.n	80080ea <vQueueWaitForMessageRestricted+0x2a>
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	2200      	movs	r2, #0
 80080e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80080f0:	b25b      	sxtb	r3, r3
 80080f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080f6:	d103      	bne.n	8008100 <vQueueWaitForMessageRestricted+0x40>
 80080f8:	697b      	ldr	r3, [r7, #20]
 80080fa:	2200      	movs	r2, #0
 80080fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008100:	f001 fe4c 	bl	8009d9c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008108:	2b00      	cmp	r3, #0
 800810a:	d106      	bne.n	800811a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	3324      	adds	r3, #36	@ 0x24
 8008110:	687a      	ldr	r2, [r7, #4]
 8008112:	68b9      	ldr	r1, [r7, #8]
 8008114:	4618      	mov	r0, r3
 8008116:	f000 fd9d 	bl	8008c54 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800811a:	6978      	ldr	r0, [r7, #20]
 800811c:	f7ff ff26 	bl	8007f6c <prvUnlockQueue>
	}
 8008120:	bf00      	nop
 8008122:	3718      	adds	r7, #24
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008128:	b580      	push	{r7, lr}
 800812a:	b08e      	sub	sp, #56	@ 0x38
 800812c:	af04      	add	r7, sp, #16
 800812e:	60f8      	str	r0, [r7, #12]
 8008130:	60b9      	str	r1, [r7, #8]
 8008132:	607a      	str	r2, [r7, #4]
 8008134:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008136:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008138:	2b00      	cmp	r3, #0
 800813a:	d10b      	bne.n	8008154 <xTaskCreateStatic+0x2c>
	__asm volatile
 800813c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008140:	f383 8811 	msr	BASEPRI, r3
 8008144:	f3bf 8f6f 	isb	sy
 8008148:	f3bf 8f4f 	dsb	sy
 800814c:	623b      	str	r3, [r7, #32]
}
 800814e:	bf00      	nop
 8008150:	bf00      	nop
 8008152:	e7fd      	b.n	8008150 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008156:	2b00      	cmp	r3, #0
 8008158:	d10b      	bne.n	8008172 <xTaskCreateStatic+0x4a>
	__asm volatile
 800815a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800815e:	f383 8811 	msr	BASEPRI, r3
 8008162:	f3bf 8f6f 	isb	sy
 8008166:	f3bf 8f4f 	dsb	sy
 800816a:	61fb      	str	r3, [r7, #28]
}
 800816c:	bf00      	nop
 800816e:	bf00      	nop
 8008170:	e7fd      	b.n	800816e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008172:	23a8      	movs	r3, #168	@ 0xa8
 8008174:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	2ba8      	cmp	r3, #168	@ 0xa8
 800817a:	d00b      	beq.n	8008194 <xTaskCreateStatic+0x6c>
	__asm volatile
 800817c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008180:	f383 8811 	msr	BASEPRI, r3
 8008184:	f3bf 8f6f 	isb	sy
 8008188:	f3bf 8f4f 	dsb	sy
 800818c:	61bb      	str	r3, [r7, #24]
}
 800818e:	bf00      	nop
 8008190:	bf00      	nop
 8008192:	e7fd      	b.n	8008190 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008194:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008198:	2b00      	cmp	r3, #0
 800819a:	d01e      	beq.n	80081da <xTaskCreateStatic+0xb2>
 800819c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d01b      	beq.n	80081da <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80081a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081a4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80081a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80081aa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80081ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ae:	2202      	movs	r2, #2
 80081b0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80081b4:	2300      	movs	r3, #0
 80081b6:	9303      	str	r3, [sp, #12]
 80081b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ba:	9302      	str	r3, [sp, #8]
 80081bc:	f107 0314 	add.w	r3, r7, #20
 80081c0:	9301      	str	r3, [sp, #4]
 80081c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081c4:	9300      	str	r3, [sp, #0]
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	687a      	ldr	r2, [r7, #4]
 80081ca:	68b9      	ldr	r1, [r7, #8]
 80081cc:	68f8      	ldr	r0, [r7, #12]
 80081ce:	f000 f851 	bl	8008274 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80081d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80081d4:	f000 f8f6 	bl	80083c4 <prvAddNewTaskToReadyList>
 80081d8:	e001      	b.n	80081de <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80081da:	2300      	movs	r3, #0
 80081dc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80081de:	697b      	ldr	r3, [r7, #20]
	}
 80081e0:	4618      	mov	r0, r3
 80081e2:	3728      	adds	r7, #40	@ 0x28
 80081e4:	46bd      	mov	sp, r7
 80081e6:	bd80      	pop	{r7, pc}

080081e8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b08c      	sub	sp, #48	@ 0x30
 80081ec:	af04      	add	r7, sp, #16
 80081ee:	60f8      	str	r0, [r7, #12]
 80081f0:	60b9      	str	r1, [r7, #8]
 80081f2:	603b      	str	r3, [r7, #0]
 80081f4:	4613      	mov	r3, r2
 80081f6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80081f8:	88fb      	ldrh	r3, [r7, #6]
 80081fa:	009b      	lsls	r3, r3, #2
 80081fc:	4618      	mov	r0, r3
 80081fe:	f001 febd 	bl	8009f7c <pvPortMalloc>
 8008202:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d00e      	beq.n	8008228 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800820a:	20a8      	movs	r0, #168	@ 0xa8
 800820c:	f001 feb6 	bl	8009f7c <pvPortMalloc>
 8008210:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008212:	69fb      	ldr	r3, [r7, #28]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d003      	beq.n	8008220 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008218:	69fb      	ldr	r3, [r7, #28]
 800821a:	697a      	ldr	r2, [r7, #20]
 800821c:	631a      	str	r2, [r3, #48]	@ 0x30
 800821e:	e005      	b.n	800822c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008220:	6978      	ldr	r0, [r7, #20]
 8008222:	f001 ff79 	bl	800a118 <vPortFree>
 8008226:	e001      	b.n	800822c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008228:	2300      	movs	r3, #0
 800822a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800822c:	69fb      	ldr	r3, [r7, #28]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d017      	beq.n	8008262 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008232:	69fb      	ldr	r3, [r7, #28]
 8008234:	2200      	movs	r2, #0
 8008236:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800823a:	88fa      	ldrh	r2, [r7, #6]
 800823c:	2300      	movs	r3, #0
 800823e:	9303      	str	r3, [sp, #12]
 8008240:	69fb      	ldr	r3, [r7, #28]
 8008242:	9302      	str	r3, [sp, #8]
 8008244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008246:	9301      	str	r3, [sp, #4]
 8008248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800824a:	9300      	str	r3, [sp, #0]
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	68b9      	ldr	r1, [r7, #8]
 8008250:	68f8      	ldr	r0, [r7, #12]
 8008252:	f000 f80f 	bl	8008274 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008256:	69f8      	ldr	r0, [r7, #28]
 8008258:	f000 f8b4 	bl	80083c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800825c:	2301      	movs	r3, #1
 800825e:	61bb      	str	r3, [r7, #24]
 8008260:	e002      	b.n	8008268 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008262:	f04f 33ff 	mov.w	r3, #4294967295
 8008266:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008268:	69bb      	ldr	r3, [r7, #24]
	}
 800826a:	4618      	mov	r0, r3
 800826c:	3720      	adds	r7, #32
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}
	...

08008274 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b088      	sub	sp, #32
 8008278:	af00      	add	r7, sp, #0
 800827a:	60f8      	str	r0, [r7, #12]
 800827c:	60b9      	str	r1, [r7, #8]
 800827e:	607a      	str	r2, [r7, #4]
 8008280:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008284:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	009b      	lsls	r3, r3, #2
 800828a:	461a      	mov	r2, r3
 800828c:	21a5      	movs	r1, #165	@ 0xa5
 800828e:	f002 fe45 	bl	800af1c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008294:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800829c:	3b01      	subs	r3, #1
 800829e:	009b      	lsls	r3, r3, #2
 80082a0:	4413      	add	r3, r2
 80082a2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	f023 0307 	bic.w	r3, r3, #7
 80082aa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80082ac:	69bb      	ldr	r3, [r7, #24]
 80082ae:	f003 0307 	and.w	r3, r3, #7
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d00b      	beq.n	80082ce <prvInitialiseNewTask+0x5a>
	__asm volatile
 80082b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ba:	f383 8811 	msr	BASEPRI, r3
 80082be:	f3bf 8f6f 	isb	sy
 80082c2:	f3bf 8f4f 	dsb	sy
 80082c6:	617b      	str	r3, [r7, #20]
}
 80082c8:	bf00      	nop
 80082ca:	bf00      	nop
 80082cc:	e7fd      	b.n	80082ca <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d01f      	beq.n	8008314 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80082d4:	2300      	movs	r3, #0
 80082d6:	61fb      	str	r3, [r7, #28]
 80082d8:	e012      	b.n	8008300 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80082da:	68ba      	ldr	r2, [r7, #8]
 80082dc:	69fb      	ldr	r3, [r7, #28]
 80082de:	4413      	add	r3, r2
 80082e0:	7819      	ldrb	r1, [r3, #0]
 80082e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082e4:	69fb      	ldr	r3, [r7, #28]
 80082e6:	4413      	add	r3, r2
 80082e8:	3334      	adds	r3, #52	@ 0x34
 80082ea:	460a      	mov	r2, r1
 80082ec:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80082ee:	68ba      	ldr	r2, [r7, #8]
 80082f0:	69fb      	ldr	r3, [r7, #28]
 80082f2:	4413      	add	r3, r2
 80082f4:	781b      	ldrb	r3, [r3, #0]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d006      	beq.n	8008308 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80082fa:	69fb      	ldr	r3, [r7, #28]
 80082fc:	3301      	adds	r3, #1
 80082fe:	61fb      	str	r3, [r7, #28]
 8008300:	69fb      	ldr	r3, [r7, #28]
 8008302:	2b0f      	cmp	r3, #15
 8008304:	d9e9      	bls.n	80082da <prvInitialiseNewTask+0x66>
 8008306:	e000      	b.n	800830a <prvInitialiseNewTask+0x96>
			{
				break;
 8008308:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800830a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800830c:	2200      	movs	r2, #0
 800830e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008312:	e003      	b.n	800831c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008316:	2200      	movs	r2, #0
 8008318:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800831c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800831e:	2b37      	cmp	r3, #55	@ 0x37
 8008320:	d901      	bls.n	8008326 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008322:	2337      	movs	r3, #55	@ 0x37
 8008324:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008328:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800832a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800832c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800832e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008330:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008334:	2200      	movs	r2, #0
 8008336:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800833a:	3304      	adds	r3, #4
 800833c:	4618      	mov	r0, r3
 800833e:	f7fe fec7 	bl	80070d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008344:	3318      	adds	r3, #24
 8008346:	4618      	mov	r0, r3
 8008348:	f7fe fec2 	bl	80070d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800834c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800834e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008350:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008354:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800835a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800835c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800835e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008360:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008364:	2200      	movs	r2, #0
 8008366:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800836a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800836c:	2200      	movs	r2, #0
 800836e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008374:	3354      	adds	r3, #84	@ 0x54
 8008376:	224c      	movs	r2, #76	@ 0x4c
 8008378:	2100      	movs	r1, #0
 800837a:	4618      	mov	r0, r3
 800837c:	f002 fdce 	bl	800af1c <memset>
 8008380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008382:	4a0d      	ldr	r2, [pc, #52]	@ (80083b8 <prvInitialiseNewTask+0x144>)
 8008384:	659a      	str	r2, [r3, #88]	@ 0x58
 8008386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008388:	4a0c      	ldr	r2, [pc, #48]	@ (80083bc <prvInitialiseNewTask+0x148>)
 800838a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800838c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800838e:	4a0c      	ldr	r2, [pc, #48]	@ (80083c0 <prvInitialiseNewTask+0x14c>)
 8008390:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008392:	683a      	ldr	r2, [r7, #0]
 8008394:	68f9      	ldr	r1, [r7, #12]
 8008396:	69b8      	ldr	r0, [r7, #24]
 8008398:	f001 fb9a 	bl	8009ad0 <pxPortInitialiseStack>
 800839c:	4602      	mov	r2, r0
 800839e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80083a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d002      	beq.n	80083ae <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80083a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80083ae:	bf00      	nop
 80083b0:	3720      	adds	r7, #32
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}
 80083b6:	bf00      	nop
 80083b8:	20004f10 	.word	0x20004f10
 80083bc:	20004f78 	.word	0x20004f78
 80083c0:	20004fe0 	.word	0x20004fe0

080083c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b082      	sub	sp, #8
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80083cc:	f001 fcb4 	bl	8009d38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80083d0:	4b2d      	ldr	r3, [pc, #180]	@ (8008488 <prvAddNewTaskToReadyList+0xc4>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	3301      	adds	r3, #1
 80083d6:	4a2c      	ldr	r2, [pc, #176]	@ (8008488 <prvAddNewTaskToReadyList+0xc4>)
 80083d8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80083da:	4b2c      	ldr	r3, [pc, #176]	@ (800848c <prvAddNewTaskToReadyList+0xc8>)
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d109      	bne.n	80083f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80083e2:	4a2a      	ldr	r2, [pc, #168]	@ (800848c <prvAddNewTaskToReadyList+0xc8>)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80083e8:	4b27      	ldr	r3, [pc, #156]	@ (8008488 <prvAddNewTaskToReadyList+0xc4>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d110      	bne.n	8008412 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80083f0:	f000 fd5e 	bl	8008eb0 <prvInitialiseTaskLists>
 80083f4:	e00d      	b.n	8008412 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80083f6:	4b26      	ldr	r3, [pc, #152]	@ (8008490 <prvAddNewTaskToReadyList+0xcc>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d109      	bne.n	8008412 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80083fe:	4b23      	ldr	r3, [pc, #140]	@ (800848c <prvAddNewTaskToReadyList+0xc8>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008408:	429a      	cmp	r2, r3
 800840a:	d802      	bhi.n	8008412 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800840c:	4a1f      	ldr	r2, [pc, #124]	@ (800848c <prvAddNewTaskToReadyList+0xc8>)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008412:	4b20      	ldr	r3, [pc, #128]	@ (8008494 <prvAddNewTaskToReadyList+0xd0>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	3301      	adds	r3, #1
 8008418:	4a1e      	ldr	r2, [pc, #120]	@ (8008494 <prvAddNewTaskToReadyList+0xd0>)
 800841a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800841c:	4b1d      	ldr	r3, [pc, #116]	@ (8008494 <prvAddNewTaskToReadyList+0xd0>)
 800841e:	681a      	ldr	r2, [r3, #0]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008428:	4b1b      	ldr	r3, [pc, #108]	@ (8008498 <prvAddNewTaskToReadyList+0xd4>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	429a      	cmp	r2, r3
 800842e:	d903      	bls.n	8008438 <prvAddNewTaskToReadyList+0x74>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008434:	4a18      	ldr	r2, [pc, #96]	@ (8008498 <prvAddNewTaskToReadyList+0xd4>)
 8008436:	6013      	str	r3, [r2, #0]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800843c:	4613      	mov	r3, r2
 800843e:	009b      	lsls	r3, r3, #2
 8008440:	4413      	add	r3, r2
 8008442:	009b      	lsls	r3, r3, #2
 8008444:	4a15      	ldr	r2, [pc, #84]	@ (800849c <prvAddNewTaskToReadyList+0xd8>)
 8008446:	441a      	add	r2, r3
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	3304      	adds	r3, #4
 800844c:	4619      	mov	r1, r3
 800844e:	4610      	mov	r0, r2
 8008450:	f7fe fe4b 	bl	80070ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008454:	f001 fca2 	bl	8009d9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008458:	4b0d      	ldr	r3, [pc, #52]	@ (8008490 <prvAddNewTaskToReadyList+0xcc>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d00e      	beq.n	800847e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008460:	4b0a      	ldr	r3, [pc, #40]	@ (800848c <prvAddNewTaskToReadyList+0xc8>)
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800846a:	429a      	cmp	r2, r3
 800846c:	d207      	bcs.n	800847e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800846e:	4b0c      	ldr	r3, [pc, #48]	@ (80084a0 <prvAddNewTaskToReadyList+0xdc>)
 8008470:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008474:	601a      	str	r2, [r3, #0]
 8008476:	f3bf 8f4f 	dsb	sy
 800847a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800847e:	bf00      	nop
 8008480:	3708      	adds	r7, #8
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}
 8008486:	bf00      	nop
 8008488:	20001190 	.word	0x20001190
 800848c:	20000cbc 	.word	0x20000cbc
 8008490:	2000119c 	.word	0x2000119c
 8008494:	200011ac 	.word	0x200011ac
 8008498:	20001198 	.word	0x20001198
 800849c:	20000cc0 	.word	0x20000cc0
 80084a0:	e000ed04 	.word	0xe000ed04

080084a4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b08a      	sub	sp, #40	@ 0x28
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
 80084ac:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80084ae:	2300      	movs	r3, #0
 80084b0:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d10b      	bne.n	80084d0 <vTaskDelayUntil+0x2c>
	__asm volatile
 80084b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084bc:	f383 8811 	msr	BASEPRI, r3
 80084c0:	f3bf 8f6f 	isb	sy
 80084c4:	f3bf 8f4f 	dsb	sy
 80084c8:	617b      	str	r3, [r7, #20]
}
 80084ca:	bf00      	nop
 80084cc:	bf00      	nop
 80084ce:	e7fd      	b.n	80084cc <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d10b      	bne.n	80084ee <vTaskDelayUntil+0x4a>
	__asm volatile
 80084d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084da:	f383 8811 	msr	BASEPRI, r3
 80084de:	f3bf 8f6f 	isb	sy
 80084e2:	f3bf 8f4f 	dsb	sy
 80084e6:	613b      	str	r3, [r7, #16]
}
 80084e8:	bf00      	nop
 80084ea:	bf00      	nop
 80084ec:	e7fd      	b.n	80084ea <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80084ee:	4b2a      	ldr	r3, [pc, #168]	@ (8008598 <vTaskDelayUntil+0xf4>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d00b      	beq.n	800850e <vTaskDelayUntil+0x6a>
	__asm volatile
 80084f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084fa:	f383 8811 	msr	BASEPRI, r3
 80084fe:	f3bf 8f6f 	isb	sy
 8008502:	f3bf 8f4f 	dsb	sy
 8008506:	60fb      	str	r3, [r7, #12]
}
 8008508:	bf00      	nop
 800850a:	bf00      	nop
 800850c:	e7fd      	b.n	800850a <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800850e:	f000 f98d 	bl	800882c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8008512:	4b22      	ldr	r3, [pc, #136]	@ (800859c <vTaskDelayUntil+0xf8>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	683a      	ldr	r2, [r7, #0]
 800851e:	4413      	add	r3, r2
 8008520:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	6a3a      	ldr	r2, [r7, #32]
 8008528:	429a      	cmp	r2, r3
 800852a:	d20b      	bcs.n	8008544 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	69fa      	ldr	r2, [r7, #28]
 8008532:	429a      	cmp	r2, r3
 8008534:	d211      	bcs.n	800855a <vTaskDelayUntil+0xb6>
 8008536:	69fa      	ldr	r2, [r7, #28]
 8008538:	6a3b      	ldr	r3, [r7, #32]
 800853a:	429a      	cmp	r2, r3
 800853c:	d90d      	bls.n	800855a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800853e:	2301      	movs	r3, #1
 8008540:	627b      	str	r3, [r7, #36]	@ 0x24
 8008542:	e00a      	b.n	800855a <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	69fa      	ldr	r2, [r7, #28]
 800854a:	429a      	cmp	r2, r3
 800854c:	d303      	bcc.n	8008556 <vTaskDelayUntil+0xb2>
 800854e:	69fa      	ldr	r2, [r7, #28]
 8008550:	6a3b      	ldr	r3, [r7, #32]
 8008552:	429a      	cmp	r2, r3
 8008554:	d901      	bls.n	800855a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8008556:	2301      	movs	r3, #1
 8008558:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	69fa      	ldr	r2, [r7, #28]
 800855e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8008560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008562:	2b00      	cmp	r3, #0
 8008564:	d006      	beq.n	8008574 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8008566:	69fa      	ldr	r2, [r7, #28]
 8008568:	6a3b      	ldr	r3, [r7, #32]
 800856a:	1ad3      	subs	r3, r2, r3
 800856c:	2100      	movs	r1, #0
 800856e:	4618      	mov	r0, r3
 8008570:	f000 ff00 	bl	8009374 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8008574:	f000 f968 	bl	8008848 <xTaskResumeAll>
 8008578:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800857a:	69bb      	ldr	r3, [r7, #24]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d107      	bne.n	8008590 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8008580:	4b07      	ldr	r3, [pc, #28]	@ (80085a0 <vTaskDelayUntil+0xfc>)
 8008582:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008586:	601a      	str	r2, [r3, #0]
 8008588:	f3bf 8f4f 	dsb	sy
 800858c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008590:	bf00      	nop
 8008592:	3728      	adds	r7, #40	@ 0x28
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}
 8008598:	200011b8 	.word	0x200011b8
 800859c:	20001194 	.word	0x20001194
 80085a0:	e000ed04 	.word	0xe000ed04

080085a4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b084      	sub	sp, #16
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80085ac:	2300      	movs	r3, #0
 80085ae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d018      	beq.n	80085e8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80085b6:	4b14      	ldr	r3, [pc, #80]	@ (8008608 <vTaskDelay+0x64>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d00b      	beq.n	80085d6 <vTaskDelay+0x32>
	__asm volatile
 80085be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c2:	f383 8811 	msr	BASEPRI, r3
 80085c6:	f3bf 8f6f 	isb	sy
 80085ca:	f3bf 8f4f 	dsb	sy
 80085ce:	60bb      	str	r3, [r7, #8]
}
 80085d0:	bf00      	nop
 80085d2:	bf00      	nop
 80085d4:	e7fd      	b.n	80085d2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80085d6:	f000 f929 	bl	800882c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80085da:	2100      	movs	r1, #0
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f000 fec9 	bl	8009374 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80085e2:	f000 f931 	bl	8008848 <xTaskResumeAll>
 80085e6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d107      	bne.n	80085fe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80085ee:	4b07      	ldr	r3, [pc, #28]	@ (800860c <vTaskDelay+0x68>)
 80085f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085f4:	601a      	str	r2, [r3, #0]
 80085f6:	f3bf 8f4f 	dsb	sy
 80085fa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80085fe:	bf00      	nop
 8008600:	3710      	adds	r7, #16
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}
 8008606:	bf00      	nop
 8008608:	200011b8 	.word	0x200011b8
 800860c:	e000ed04 	.word	0xe000ed04

08008610 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 8008610:	b580      	push	{r7, lr}
 8008612:	b088      	sub	sp, #32
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
 8008618:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 800861a:	2300      	movs	r3, #0
 800861c:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	2b37      	cmp	r3, #55	@ 0x37
 8008622:	d90b      	bls.n	800863c <vTaskPrioritySet+0x2c>
	__asm volatile
 8008624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008628:	f383 8811 	msr	BASEPRI, r3
 800862c:	f3bf 8f6f 	isb	sy
 8008630:	f3bf 8f4f 	dsb	sy
 8008634:	60fb      	str	r3, [r7, #12]
}
 8008636:	bf00      	nop
 8008638:	bf00      	nop
 800863a:	e7fd      	b.n	8008638 <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	2b37      	cmp	r3, #55	@ 0x37
 8008640:	d901      	bls.n	8008646 <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008642:	2337      	movs	r3, #55	@ 0x37
 8008644:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 8008646:	f001 fb77 	bl	8009d38 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d102      	bne.n	8008656 <vTaskPrioritySet+0x46>
 8008650:	4b3a      	ldr	r3, [pc, #232]	@ (800873c <vTaskPrioritySet+0x12c>)
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	e000      	b.n	8008658 <vTaskPrioritySet+0x48>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 800865a:	69bb      	ldr	r3, [r7, #24]
 800865c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800865e:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 8008660:	697a      	ldr	r2, [r7, #20]
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	429a      	cmp	r2, r3
 8008666:	d063      	beq.n	8008730 <vTaskPrioritySet+0x120>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 8008668:	683a      	ldr	r2, [r7, #0]
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	429a      	cmp	r2, r3
 800866e:	d90d      	bls.n	800868c <vTaskPrioritySet+0x7c>
				{
					if( pxTCB != pxCurrentTCB )
 8008670:	4b32      	ldr	r3, [pc, #200]	@ (800873c <vTaskPrioritySet+0x12c>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	69ba      	ldr	r2, [r7, #24]
 8008676:	429a      	cmp	r2, r3
 8008678:	d00f      	beq.n	800869a <vTaskPrioritySet+0x8a>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 800867a:	4b30      	ldr	r3, [pc, #192]	@ (800873c <vTaskPrioritySet+0x12c>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008680:	683a      	ldr	r2, [r7, #0]
 8008682:	429a      	cmp	r2, r3
 8008684:	d309      	bcc.n	800869a <vTaskPrioritySet+0x8a>
						{
							xYieldRequired = pdTRUE;
 8008686:	2301      	movs	r3, #1
 8008688:	61fb      	str	r3, [r7, #28]
 800868a:	e006      	b.n	800869a <vTaskPrioritySet+0x8a>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 800868c:	4b2b      	ldr	r3, [pc, #172]	@ (800873c <vTaskPrioritySet+0x12c>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	69ba      	ldr	r2, [r7, #24]
 8008692:	429a      	cmp	r2, r3
 8008694:	d101      	bne.n	800869a <vTaskPrioritySet+0x8a>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 8008696:	2301      	movs	r3, #1
 8008698:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800869a:	69bb      	ldr	r3, [r7, #24]
 800869c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800869e:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 80086a0:	69bb      	ldr	r3, [r7, #24]
 80086a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80086a4:	69bb      	ldr	r3, [r7, #24]
 80086a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086a8:	429a      	cmp	r2, r3
 80086aa:	d102      	bne.n	80086b2 <vTaskPrioritySet+0xa2>
					{
						pxTCB->uxPriority = uxNewPriority;
 80086ac:	69bb      	ldr	r3, [r7, #24]
 80086ae:	683a      	ldr	r2, [r7, #0]
 80086b0:	62da      	str	r2, [r3, #44]	@ 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 80086b2:	69bb      	ldr	r3, [r7, #24]
 80086b4:	683a      	ldr	r2, [r7, #0]
 80086b6:	64da      	str	r2, [r3, #76]	@ 0x4c
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80086b8:	69bb      	ldr	r3, [r7, #24]
 80086ba:	699b      	ldr	r3, [r3, #24]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	db04      	blt.n	80086ca <vTaskPrioritySet+0xba>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80086c6:	69bb      	ldr	r3, [r7, #24]
 80086c8:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80086ca:	69bb      	ldr	r3, [r7, #24]
 80086cc:	6959      	ldr	r1, [r3, #20]
 80086ce:	693a      	ldr	r2, [r7, #16]
 80086d0:	4613      	mov	r3, r2
 80086d2:	009b      	lsls	r3, r3, #2
 80086d4:	4413      	add	r3, r2
 80086d6:	009b      	lsls	r3, r3, #2
 80086d8:	4a19      	ldr	r2, [pc, #100]	@ (8008740 <vTaskPrioritySet+0x130>)
 80086da:	4413      	add	r3, r2
 80086dc:	4299      	cmp	r1, r3
 80086de:	d11c      	bne.n	800871a <vTaskPrioritySet+0x10a>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086e0:	69bb      	ldr	r3, [r7, #24]
 80086e2:	3304      	adds	r3, #4
 80086e4:	4618      	mov	r0, r3
 80086e6:	f7fe fd5d 	bl	80071a4 <uxListRemove>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 80086ea:	69bb      	ldr	r3, [r7, #24]
 80086ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086ee:	4b15      	ldr	r3, [pc, #84]	@ (8008744 <vTaskPrioritySet+0x134>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	429a      	cmp	r2, r3
 80086f4:	d903      	bls.n	80086fe <vTaskPrioritySet+0xee>
 80086f6:	69bb      	ldr	r3, [r7, #24]
 80086f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086fa:	4a12      	ldr	r2, [pc, #72]	@ (8008744 <vTaskPrioritySet+0x134>)
 80086fc:	6013      	str	r3, [r2, #0]
 80086fe:	69bb      	ldr	r3, [r7, #24]
 8008700:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008702:	4613      	mov	r3, r2
 8008704:	009b      	lsls	r3, r3, #2
 8008706:	4413      	add	r3, r2
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	4a0d      	ldr	r2, [pc, #52]	@ (8008740 <vTaskPrioritySet+0x130>)
 800870c:	441a      	add	r2, r3
 800870e:	69bb      	ldr	r3, [r7, #24]
 8008710:	3304      	adds	r3, #4
 8008712:	4619      	mov	r1, r3
 8008714:	4610      	mov	r0, r2
 8008716:	f7fe fce8 	bl	80070ea <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 800871a:	69fb      	ldr	r3, [r7, #28]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d007      	beq.n	8008730 <vTaskPrioritySet+0x120>
				{
					taskYIELD_IF_USING_PREEMPTION();
 8008720:	4b09      	ldr	r3, [pc, #36]	@ (8008748 <vTaskPrioritySet+0x138>)
 8008722:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008726:	601a      	str	r2, [r3, #0]
 8008728:	f3bf 8f4f 	dsb	sy
 800872c:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 8008730:	f001 fb34 	bl	8009d9c <vPortExitCritical>
	}
 8008734:	bf00      	nop
 8008736:	3720      	adds	r7, #32
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}
 800873c:	20000cbc 	.word	0x20000cbc
 8008740:	20000cc0 	.word	0x20000cc0
 8008744:	20001198 	.word	0x20001198
 8008748:	e000ed04 	.word	0xe000ed04

0800874c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b08a      	sub	sp, #40	@ 0x28
 8008750:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008752:	2300      	movs	r3, #0
 8008754:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008756:	2300      	movs	r3, #0
 8008758:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800875a:	463a      	mov	r2, r7
 800875c:	1d39      	adds	r1, r7, #4
 800875e:	f107 0308 	add.w	r3, r7, #8
 8008762:	4618      	mov	r0, r3
 8008764:	f7fe fc60 	bl	8007028 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008768:	6839      	ldr	r1, [r7, #0]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	68ba      	ldr	r2, [r7, #8]
 800876e:	9202      	str	r2, [sp, #8]
 8008770:	9301      	str	r3, [sp, #4]
 8008772:	2300      	movs	r3, #0
 8008774:	9300      	str	r3, [sp, #0]
 8008776:	2300      	movs	r3, #0
 8008778:	460a      	mov	r2, r1
 800877a:	4924      	ldr	r1, [pc, #144]	@ (800880c <vTaskStartScheduler+0xc0>)
 800877c:	4824      	ldr	r0, [pc, #144]	@ (8008810 <vTaskStartScheduler+0xc4>)
 800877e:	f7ff fcd3 	bl	8008128 <xTaskCreateStatic>
 8008782:	4603      	mov	r3, r0
 8008784:	4a23      	ldr	r2, [pc, #140]	@ (8008814 <vTaskStartScheduler+0xc8>)
 8008786:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008788:	4b22      	ldr	r3, [pc, #136]	@ (8008814 <vTaskStartScheduler+0xc8>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d002      	beq.n	8008796 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008790:	2301      	movs	r3, #1
 8008792:	617b      	str	r3, [r7, #20]
 8008794:	e001      	b.n	800879a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008796:	2300      	movs	r3, #0
 8008798:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	2b01      	cmp	r3, #1
 800879e:	d102      	bne.n	80087a6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80087a0:	f000 fe3c 	bl	800941c <xTimerCreateTimerTask>
 80087a4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	2b01      	cmp	r3, #1
 80087aa:	d11b      	bne.n	80087e4 <vTaskStartScheduler+0x98>
	__asm volatile
 80087ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b0:	f383 8811 	msr	BASEPRI, r3
 80087b4:	f3bf 8f6f 	isb	sy
 80087b8:	f3bf 8f4f 	dsb	sy
 80087bc:	613b      	str	r3, [r7, #16]
}
 80087be:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80087c0:	4b15      	ldr	r3, [pc, #84]	@ (8008818 <vTaskStartScheduler+0xcc>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	3354      	adds	r3, #84	@ 0x54
 80087c6:	4a15      	ldr	r2, [pc, #84]	@ (800881c <vTaskStartScheduler+0xd0>)
 80087c8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80087ca:	4b15      	ldr	r3, [pc, #84]	@ (8008820 <vTaskStartScheduler+0xd4>)
 80087cc:	f04f 32ff 	mov.w	r2, #4294967295
 80087d0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80087d2:	4b14      	ldr	r3, [pc, #80]	@ (8008824 <vTaskStartScheduler+0xd8>)
 80087d4:	2201      	movs	r2, #1
 80087d6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80087d8:	4b13      	ldr	r3, [pc, #76]	@ (8008828 <vTaskStartScheduler+0xdc>)
 80087da:	2200      	movs	r2, #0
 80087dc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80087de:	f001 fa07 	bl	8009bf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80087e2:	e00f      	b.n	8008804 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80087e4:	697b      	ldr	r3, [r7, #20]
 80087e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087ea:	d10b      	bne.n	8008804 <vTaskStartScheduler+0xb8>
	__asm volatile
 80087ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087f0:	f383 8811 	msr	BASEPRI, r3
 80087f4:	f3bf 8f6f 	isb	sy
 80087f8:	f3bf 8f4f 	dsb	sy
 80087fc:	60fb      	str	r3, [r7, #12]
}
 80087fe:	bf00      	nop
 8008800:	bf00      	nop
 8008802:	e7fd      	b.n	8008800 <vTaskStartScheduler+0xb4>
}
 8008804:	bf00      	nop
 8008806:	3718      	adds	r7, #24
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}
 800880c:	0800ddc4 	.word	0x0800ddc4
 8008810:	08008e81 	.word	0x08008e81
 8008814:	200011b4 	.word	0x200011b4
 8008818:	20000cbc 	.word	0x20000cbc
 800881c:	20000044 	.word	0x20000044
 8008820:	200011b0 	.word	0x200011b0
 8008824:	2000119c 	.word	0x2000119c
 8008828:	20001194 	.word	0x20001194

0800882c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800882c:	b480      	push	{r7}
 800882e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008830:	4b04      	ldr	r3, [pc, #16]	@ (8008844 <vTaskSuspendAll+0x18>)
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	3301      	adds	r3, #1
 8008836:	4a03      	ldr	r2, [pc, #12]	@ (8008844 <vTaskSuspendAll+0x18>)
 8008838:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800883a:	bf00      	nop
 800883c:	46bd      	mov	sp, r7
 800883e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008842:	4770      	bx	lr
 8008844:	200011b8 	.word	0x200011b8

08008848 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b084      	sub	sp, #16
 800884c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800884e:	2300      	movs	r3, #0
 8008850:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008852:	2300      	movs	r3, #0
 8008854:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008856:	4b42      	ldr	r3, [pc, #264]	@ (8008960 <xTaskResumeAll+0x118>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d10b      	bne.n	8008876 <xTaskResumeAll+0x2e>
	__asm volatile
 800885e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008862:	f383 8811 	msr	BASEPRI, r3
 8008866:	f3bf 8f6f 	isb	sy
 800886a:	f3bf 8f4f 	dsb	sy
 800886e:	603b      	str	r3, [r7, #0]
}
 8008870:	bf00      	nop
 8008872:	bf00      	nop
 8008874:	e7fd      	b.n	8008872 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008876:	f001 fa5f 	bl	8009d38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800887a:	4b39      	ldr	r3, [pc, #228]	@ (8008960 <xTaskResumeAll+0x118>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	3b01      	subs	r3, #1
 8008880:	4a37      	ldr	r2, [pc, #220]	@ (8008960 <xTaskResumeAll+0x118>)
 8008882:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008884:	4b36      	ldr	r3, [pc, #216]	@ (8008960 <xTaskResumeAll+0x118>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d162      	bne.n	8008952 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800888c:	4b35      	ldr	r3, [pc, #212]	@ (8008964 <xTaskResumeAll+0x11c>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d05e      	beq.n	8008952 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008894:	e02f      	b.n	80088f6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008896:	4b34      	ldr	r3, [pc, #208]	@ (8008968 <xTaskResumeAll+0x120>)
 8008898:	68db      	ldr	r3, [r3, #12]
 800889a:	68db      	ldr	r3, [r3, #12]
 800889c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	3318      	adds	r3, #24
 80088a2:	4618      	mov	r0, r3
 80088a4:	f7fe fc7e 	bl	80071a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	3304      	adds	r3, #4
 80088ac:	4618      	mov	r0, r3
 80088ae:	f7fe fc79 	bl	80071a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088b6:	4b2d      	ldr	r3, [pc, #180]	@ (800896c <xTaskResumeAll+0x124>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	429a      	cmp	r2, r3
 80088bc:	d903      	bls.n	80088c6 <xTaskResumeAll+0x7e>
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088c2:	4a2a      	ldr	r2, [pc, #168]	@ (800896c <xTaskResumeAll+0x124>)
 80088c4:	6013      	str	r3, [r2, #0]
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088ca:	4613      	mov	r3, r2
 80088cc:	009b      	lsls	r3, r3, #2
 80088ce:	4413      	add	r3, r2
 80088d0:	009b      	lsls	r3, r3, #2
 80088d2:	4a27      	ldr	r2, [pc, #156]	@ (8008970 <xTaskResumeAll+0x128>)
 80088d4:	441a      	add	r2, r3
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	3304      	adds	r3, #4
 80088da:	4619      	mov	r1, r3
 80088dc:	4610      	mov	r0, r2
 80088de:	f7fe fc04 	bl	80070ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088e6:	4b23      	ldr	r3, [pc, #140]	@ (8008974 <xTaskResumeAll+0x12c>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ec:	429a      	cmp	r2, r3
 80088ee:	d302      	bcc.n	80088f6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80088f0:	4b21      	ldr	r3, [pc, #132]	@ (8008978 <xTaskResumeAll+0x130>)
 80088f2:	2201      	movs	r2, #1
 80088f4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80088f6:	4b1c      	ldr	r3, [pc, #112]	@ (8008968 <xTaskResumeAll+0x120>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d1cb      	bne.n	8008896 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d001      	beq.n	8008908 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008904:	f000 fb78 	bl	8008ff8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008908:	4b1c      	ldr	r3, [pc, #112]	@ (800897c <xTaskResumeAll+0x134>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d010      	beq.n	8008936 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008914:	f000 f858 	bl	80089c8 <xTaskIncrementTick>
 8008918:	4603      	mov	r3, r0
 800891a:	2b00      	cmp	r3, #0
 800891c:	d002      	beq.n	8008924 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800891e:	4b16      	ldr	r3, [pc, #88]	@ (8008978 <xTaskResumeAll+0x130>)
 8008920:	2201      	movs	r2, #1
 8008922:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	3b01      	subs	r3, #1
 8008928:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d1f1      	bne.n	8008914 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008930:	4b12      	ldr	r3, [pc, #72]	@ (800897c <xTaskResumeAll+0x134>)
 8008932:	2200      	movs	r2, #0
 8008934:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008936:	4b10      	ldr	r3, [pc, #64]	@ (8008978 <xTaskResumeAll+0x130>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d009      	beq.n	8008952 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800893e:	2301      	movs	r3, #1
 8008940:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008942:	4b0f      	ldr	r3, [pc, #60]	@ (8008980 <xTaskResumeAll+0x138>)
 8008944:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008948:	601a      	str	r2, [r3, #0]
 800894a:	f3bf 8f4f 	dsb	sy
 800894e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008952:	f001 fa23 	bl	8009d9c <vPortExitCritical>

	return xAlreadyYielded;
 8008956:	68bb      	ldr	r3, [r7, #8]
}
 8008958:	4618      	mov	r0, r3
 800895a:	3710      	adds	r7, #16
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}
 8008960:	200011b8 	.word	0x200011b8
 8008964:	20001190 	.word	0x20001190
 8008968:	20001150 	.word	0x20001150
 800896c:	20001198 	.word	0x20001198
 8008970:	20000cc0 	.word	0x20000cc0
 8008974:	20000cbc 	.word	0x20000cbc
 8008978:	200011a4 	.word	0x200011a4
 800897c:	200011a0 	.word	0x200011a0
 8008980:	e000ed04 	.word	0xe000ed04

08008984 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008984:	b480      	push	{r7}
 8008986:	b083      	sub	sp, #12
 8008988:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800898a:	4b05      	ldr	r3, [pc, #20]	@ (80089a0 <xTaskGetTickCount+0x1c>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008990:	687b      	ldr	r3, [r7, #4]
}
 8008992:	4618      	mov	r0, r3
 8008994:	370c      	adds	r7, #12
 8008996:	46bd      	mov	sp, r7
 8008998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899c:	4770      	bx	lr
 800899e:	bf00      	nop
 80089a0:	20001194 	.word	0x20001194

080089a4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b082      	sub	sp, #8
 80089a8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80089aa:	f001 faa5 	bl	8009ef8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80089ae:	2300      	movs	r3, #0
 80089b0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80089b2:	4b04      	ldr	r3, [pc, #16]	@ (80089c4 <xTaskGetTickCountFromISR+0x20>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80089b8:	683b      	ldr	r3, [r7, #0]
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3708      	adds	r7, #8
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}
 80089c2:	bf00      	nop
 80089c4:	20001194 	.word	0x20001194

080089c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b086      	sub	sp, #24
 80089cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80089ce:	2300      	movs	r3, #0
 80089d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089d2:	4b4f      	ldr	r3, [pc, #316]	@ (8008b10 <xTaskIncrementTick+0x148>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	f040 8090 	bne.w	8008afc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80089dc:	4b4d      	ldr	r3, [pc, #308]	@ (8008b14 <xTaskIncrementTick+0x14c>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	3301      	adds	r3, #1
 80089e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80089e4:	4a4b      	ldr	r2, [pc, #300]	@ (8008b14 <xTaskIncrementTick+0x14c>)
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d121      	bne.n	8008a34 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80089f0:	4b49      	ldr	r3, [pc, #292]	@ (8008b18 <xTaskIncrementTick+0x150>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d00b      	beq.n	8008a12 <xTaskIncrementTick+0x4a>
	__asm volatile
 80089fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089fe:	f383 8811 	msr	BASEPRI, r3
 8008a02:	f3bf 8f6f 	isb	sy
 8008a06:	f3bf 8f4f 	dsb	sy
 8008a0a:	603b      	str	r3, [r7, #0]
}
 8008a0c:	bf00      	nop
 8008a0e:	bf00      	nop
 8008a10:	e7fd      	b.n	8008a0e <xTaskIncrementTick+0x46>
 8008a12:	4b41      	ldr	r3, [pc, #260]	@ (8008b18 <xTaskIncrementTick+0x150>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	60fb      	str	r3, [r7, #12]
 8008a18:	4b40      	ldr	r3, [pc, #256]	@ (8008b1c <xTaskIncrementTick+0x154>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a3e      	ldr	r2, [pc, #248]	@ (8008b18 <xTaskIncrementTick+0x150>)
 8008a1e:	6013      	str	r3, [r2, #0]
 8008a20:	4a3e      	ldr	r2, [pc, #248]	@ (8008b1c <xTaskIncrementTick+0x154>)
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	6013      	str	r3, [r2, #0]
 8008a26:	4b3e      	ldr	r3, [pc, #248]	@ (8008b20 <xTaskIncrementTick+0x158>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	4a3c      	ldr	r2, [pc, #240]	@ (8008b20 <xTaskIncrementTick+0x158>)
 8008a2e:	6013      	str	r3, [r2, #0]
 8008a30:	f000 fae2 	bl	8008ff8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008a34:	4b3b      	ldr	r3, [pc, #236]	@ (8008b24 <xTaskIncrementTick+0x15c>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	693a      	ldr	r2, [r7, #16]
 8008a3a:	429a      	cmp	r2, r3
 8008a3c:	d349      	bcc.n	8008ad2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a3e:	4b36      	ldr	r3, [pc, #216]	@ (8008b18 <xTaskIncrementTick+0x150>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d104      	bne.n	8008a52 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a48:	4b36      	ldr	r3, [pc, #216]	@ (8008b24 <xTaskIncrementTick+0x15c>)
 8008a4a:	f04f 32ff 	mov.w	r2, #4294967295
 8008a4e:	601a      	str	r2, [r3, #0]
					break;
 8008a50:	e03f      	b.n	8008ad2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a52:	4b31      	ldr	r3, [pc, #196]	@ (8008b18 <xTaskIncrementTick+0x150>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	68db      	ldr	r3, [r3, #12]
 8008a58:	68db      	ldr	r3, [r3, #12]
 8008a5a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	685b      	ldr	r3, [r3, #4]
 8008a60:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008a62:	693a      	ldr	r2, [r7, #16]
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d203      	bcs.n	8008a72 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008a6a:	4a2e      	ldr	r2, [pc, #184]	@ (8008b24 <xTaskIncrementTick+0x15c>)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008a70:	e02f      	b.n	8008ad2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	3304      	adds	r3, #4
 8008a76:	4618      	mov	r0, r3
 8008a78:	f7fe fb94 	bl	80071a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008a7c:	68bb      	ldr	r3, [r7, #8]
 8008a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d004      	beq.n	8008a8e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	3318      	adds	r3, #24
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f7fe fb8b 	bl	80071a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a92:	4b25      	ldr	r3, [pc, #148]	@ (8008b28 <xTaskIncrementTick+0x160>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	429a      	cmp	r2, r3
 8008a98:	d903      	bls.n	8008aa2 <xTaskIncrementTick+0xda>
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a9e:	4a22      	ldr	r2, [pc, #136]	@ (8008b28 <xTaskIncrementTick+0x160>)
 8008aa0:	6013      	str	r3, [r2, #0]
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008aa6:	4613      	mov	r3, r2
 8008aa8:	009b      	lsls	r3, r3, #2
 8008aaa:	4413      	add	r3, r2
 8008aac:	009b      	lsls	r3, r3, #2
 8008aae:	4a1f      	ldr	r2, [pc, #124]	@ (8008b2c <xTaskIncrementTick+0x164>)
 8008ab0:	441a      	add	r2, r3
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	3304      	adds	r3, #4
 8008ab6:	4619      	mov	r1, r3
 8008ab8:	4610      	mov	r0, r2
 8008aba:	f7fe fb16 	bl	80070ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ac2:	4b1b      	ldr	r3, [pc, #108]	@ (8008b30 <xTaskIncrementTick+0x168>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ac8:	429a      	cmp	r2, r3
 8008aca:	d3b8      	bcc.n	8008a3e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008acc:	2301      	movs	r3, #1
 8008ace:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ad0:	e7b5      	b.n	8008a3e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008ad2:	4b17      	ldr	r3, [pc, #92]	@ (8008b30 <xTaskIncrementTick+0x168>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ad8:	4914      	ldr	r1, [pc, #80]	@ (8008b2c <xTaskIncrementTick+0x164>)
 8008ada:	4613      	mov	r3, r2
 8008adc:	009b      	lsls	r3, r3, #2
 8008ade:	4413      	add	r3, r2
 8008ae0:	009b      	lsls	r3, r3, #2
 8008ae2:	440b      	add	r3, r1
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	2b01      	cmp	r3, #1
 8008ae8:	d901      	bls.n	8008aee <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008aea:	2301      	movs	r3, #1
 8008aec:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008aee:	4b11      	ldr	r3, [pc, #68]	@ (8008b34 <xTaskIncrementTick+0x16c>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d007      	beq.n	8008b06 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008af6:	2301      	movs	r3, #1
 8008af8:	617b      	str	r3, [r7, #20]
 8008afa:	e004      	b.n	8008b06 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008afc:	4b0e      	ldr	r3, [pc, #56]	@ (8008b38 <xTaskIncrementTick+0x170>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	3301      	adds	r3, #1
 8008b02:	4a0d      	ldr	r2, [pc, #52]	@ (8008b38 <xTaskIncrementTick+0x170>)
 8008b04:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008b06:	697b      	ldr	r3, [r7, #20]
}
 8008b08:	4618      	mov	r0, r3
 8008b0a:	3718      	adds	r7, #24
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	bd80      	pop	{r7, pc}
 8008b10:	200011b8 	.word	0x200011b8
 8008b14:	20001194 	.word	0x20001194
 8008b18:	20001148 	.word	0x20001148
 8008b1c:	2000114c 	.word	0x2000114c
 8008b20:	200011a8 	.word	0x200011a8
 8008b24:	200011b0 	.word	0x200011b0
 8008b28:	20001198 	.word	0x20001198
 8008b2c:	20000cc0 	.word	0x20000cc0
 8008b30:	20000cbc 	.word	0x20000cbc
 8008b34:	200011a4 	.word	0x200011a4
 8008b38:	200011a0 	.word	0x200011a0

08008b3c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b085      	sub	sp, #20
 8008b40:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008b42:	4b2b      	ldr	r3, [pc, #172]	@ (8008bf0 <vTaskSwitchContext+0xb4>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d003      	beq.n	8008b52 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008b4a:	4b2a      	ldr	r3, [pc, #168]	@ (8008bf4 <vTaskSwitchContext+0xb8>)
 8008b4c:	2201      	movs	r2, #1
 8008b4e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008b50:	e047      	b.n	8008be2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008b52:	4b28      	ldr	r3, [pc, #160]	@ (8008bf4 <vTaskSwitchContext+0xb8>)
 8008b54:	2200      	movs	r2, #0
 8008b56:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b58:	4b27      	ldr	r3, [pc, #156]	@ (8008bf8 <vTaskSwitchContext+0xbc>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	60fb      	str	r3, [r7, #12]
 8008b5e:	e011      	b.n	8008b84 <vTaskSwitchContext+0x48>
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d10b      	bne.n	8008b7e <vTaskSwitchContext+0x42>
	__asm volatile
 8008b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b6a:	f383 8811 	msr	BASEPRI, r3
 8008b6e:	f3bf 8f6f 	isb	sy
 8008b72:	f3bf 8f4f 	dsb	sy
 8008b76:	607b      	str	r3, [r7, #4]
}
 8008b78:	bf00      	nop
 8008b7a:	bf00      	nop
 8008b7c:	e7fd      	b.n	8008b7a <vTaskSwitchContext+0x3e>
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	3b01      	subs	r3, #1
 8008b82:	60fb      	str	r3, [r7, #12]
 8008b84:	491d      	ldr	r1, [pc, #116]	@ (8008bfc <vTaskSwitchContext+0xc0>)
 8008b86:	68fa      	ldr	r2, [r7, #12]
 8008b88:	4613      	mov	r3, r2
 8008b8a:	009b      	lsls	r3, r3, #2
 8008b8c:	4413      	add	r3, r2
 8008b8e:	009b      	lsls	r3, r3, #2
 8008b90:	440b      	add	r3, r1
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d0e3      	beq.n	8008b60 <vTaskSwitchContext+0x24>
 8008b98:	68fa      	ldr	r2, [r7, #12]
 8008b9a:	4613      	mov	r3, r2
 8008b9c:	009b      	lsls	r3, r3, #2
 8008b9e:	4413      	add	r3, r2
 8008ba0:	009b      	lsls	r3, r3, #2
 8008ba2:	4a16      	ldr	r2, [pc, #88]	@ (8008bfc <vTaskSwitchContext+0xc0>)
 8008ba4:	4413      	add	r3, r2
 8008ba6:	60bb      	str	r3, [r7, #8]
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	685b      	ldr	r3, [r3, #4]
 8008bac:	685a      	ldr	r2, [r3, #4]
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	605a      	str	r2, [r3, #4]
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	685a      	ldr	r2, [r3, #4]
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	3308      	adds	r3, #8
 8008bba:	429a      	cmp	r2, r3
 8008bbc:	d104      	bne.n	8008bc8 <vTaskSwitchContext+0x8c>
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	685b      	ldr	r3, [r3, #4]
 8008bc2:	685a      	ldr	r2, [r3, #4]
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	605a      	str	r2, [r3, #4]
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	68db      	ldr	r3, [r3, #12]
 8008bce:	4a0c      	ldr	r2, [pc, #48]	@ (8008c00 <vTaskSwitchContext+0xc4>)
 8008bd0:	6013      	str	r3, [r2, #0]
 8008bd2:	4a09      	ldr	r2, [pc, #36]	@ (8008bf8 <vTaskSwitchContext+0xbc>)
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008bd8:	4b09      	ldr	r3, [pc, #36]	@ (8008c00 <vTaskSwitchContext+0xc4>)
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	3354      	adds	r3, #84	@ 0x54
 8008bde:	4a09      	ldr	r2, [pc, #36]	@ (8008c04 <vTaskSwitchContext+0xc8>)
 8008be0:	6013      	str	r3, [r2, #0]
}
 8008be2:	bf00      	nop
 8008be4:	3714      	adds	r7, #20
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr
 8008bee:	bf00      	nop
 8008bf0:	200011b8 	.word	0x200011b8
 8008bf4:	200011a4 	.word	0x200011a4
 8008bf8:	20001198 	.word	0x20001198
 8008bfc:	20000cc0 	.word	0x20000cc0
 8008c00:	20000cbc 	.word	0x20000cbc
 8008c04:	20000044 	.word	0x20000044

08008c08 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b084      	sub	sp, #16
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
 8008c10:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d10b      	bne.n	8008c30 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c1c:	f383 8811 	msr	BASEPRI, r3
 8008c20:	f3bf 8f6f 	isb	sy
 8008c24:	f3bf 8f4f 	dsb	sy
 8008c28:	60fb      	str	r3, [r7, #12]
}
 8008c2a:	bf00      	nop
 8008c2c:	bf00      	nop
 8008c2e:	e7fd      	b.n	8008c2c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008c30:	4b07      	ldr	r3, [pc, #28]	@ (8008c50 <vTaskPlaceOnEventList+0x48>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	3318      	adds	r3, #24
 8008c36:	4619      	mov	r1, r3
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f7fe fa7a 	bl	8007132 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008c3e:	2101      	movs	r1, #1
 8008c40:	6838      	ldr	r0, [r7, #0]
 8008c42:	f000 fb97 	bl	8009374 <prvAddCurrentTaskToDelayedList>
}
 8008c46:	bf00      	nop
 8008c48:	3710      	adds	r7, #16
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}
 8008c4e:	bf00      	nop
 8008c50:	20000cbc 	.word	0x20000cbc

08008c54 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b086      	sub	sp, #24
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	60f8      	str	r0, [r7, #12]
 8008c5c:	60b9      	str	r1, [r7, #8]
 8008c5e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d10b      	bne.n	8008c7e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c6a:	f383 8811 	msr	BASEPRI, r3
 8008c6e:	f3bf 8f6f 	isb	sy
 8008c72:	f3bf 8f4f 	dsb	sy
 8008c76:	617b      	str	r3, [r7, #20]
}
 8008c78:	bf00      	nop
 8008c7a:	bf00      	nop
 8008c7c:	e7fd      	b.n	8008c7a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8008ca8 <vTaskPlaceOnEventListRestricted+0x54>)
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	3318      	adds	r3, #24
 8008c84:	4619      	mov	r1, r3
 8008c86:	68f8      	ldr	r0, [r7, #12]
 8008c88:	f7fe fa2f 	bl	80070ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d002      	beq.n	8008c98 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008c92:	f04f 33ff 	mov.w	r3, #4294967295
 8008c96:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008c98:	6879      	ldr	r1, [r7, #4]
 8008c9a:	68b8      	ldr	r0, [r7, #8]
 8008c9c:	f000 fb6a 	bl	8009374 <prvAddCurrentTaskToDelayedList>
	}
 8008ca0:	bf00      	nop
 8008ca2:	3718      	adds	r7, #24
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bd80      	pop	{r7, pc}
 8008ca8:	20000cbc 	.word	0x20000cbc

08008cac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b086      	sub	sp, #24
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	68db      	ldr	r3, [r3, #12]
 8008cb8:	68db      	ldr	r3, [r3, #12]
 8008cba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008cbc:	693b      	ldr	r3, [r7, #16]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d10b      	bne.n	8008cda <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc6:	f383 8811 	msr	BASEPRI, r3
 8008cca:	f3bf 8f6f 	isb	sy
 8008cce:	f3bf 8f4f 	dsb	sy
 8008cd2:	60fb      	str	r3, [r7, #12]
}
 8008cd4:	bf00      	nop
 8008cd6:	bf00      	nop
 8008cd8:	e7fd      	b.n	8008cd6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008cda:	693b      	ldr	r3, [r7, #16]
 8008cdc:	3318      	adds	r3, #24
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f7fe fa60 	bl	80071a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ce4:	4b1d      	ldr	r3, [pc, #116]	@ (8008d5c <xTaskRemoveFromEventList+0xb0>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d11d      	bne.n	8008d28 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008cec:	693b      	ldr	r3, [r7, #16]
 8008cee:	3304      	adds	r3, #4
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f7fe fa57 	bl	80071a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cfa:	4b19      	ldr	r3, [pc, #100]	@ (8008d60 <xTaskRemoveFromEventList+0xb4>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	429a      	cmp	r2, r3
 8008d00:	d903      	bls.n	8008d0a <xTaskRemoveFromEventList+0x5e>
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d06:	4a16      	ldr	r2, [pc, #88]	@ (8008d60 <xTaskRemoveFromEventList+0xb4>)
 8008d08:	6013      	str	r3, [r2, #0]
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d0e:	4613      	mov	r3, r2
 8008d10:	009b      	lsls	r3, r3, #2
 8008d12:	4413      	add	r3, r2
 8008d14:	009b      	lsls	r3, r3, #2
 8008d16:	4a13      	ldr	r2, [pc, #76]	@ (8008d64 <xTaskRemoveFromEventList+0xb8>)
 8008d18:	441a      	add	r2, r3
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	3304      	adds	r3, #4
 8008d1e:	4619      	mov	r1, r3
 8008d20:	4610      	mov	r0, r2
 8008d22:	f7fe f9e2 	bl	80070ea <vListInsertEnd>
 8008d26:	e005      	b.n	8008d34 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	3318      	adds	r3, #24
 8008d2c:	4619      	mov	r1, r3
 8008d2e:	480e      	ldr	r0, [pc, #56]	@ (8008d68 <xTaskRemoveFromEventList+0xbc>)
 8008d30:	f7fe f9db 	bl	80070ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008d34:	693b      	ldr	r3, [r7, #16]
 8008d36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d38:	4b0c      	ldr	r3, [pc, #48]	@ (8008d6c <xTaskRemoveFromEventList+0xc0>)
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d3e:	429a      	cmp	r2, r3
 8008d40:	d905      	bls.n	8008d4e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008d42:	2301      	movs	r3, #1
 8008d44:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008d46:	4b0a      	ldr	r3, [pc, #40]	@ (8008d70 <xTaskRemoveFromEventList+0xc4>)
 8008d48:	2201      	movs	r2, #1
 8008d4a:	601a      	str	r2, [r3, #0]
 8008d4c:	e001      	b.n	8008d52 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008d52:	697b      	ldr	r3, [r7, #20]
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3718      	adds	r7, #24
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}
 8008d5c:	200011b8 	.word	0x200011b8
 8008d60:	20001198 	.word	0x20001198
 8008d64:	20000cc0 	.word	0x20000cc0
 8008d68:	20001150 	.word	0x20001150
 8008d6c:	20000cbc 	.word	0x20000cbc
 8008d70:	200011a4 	.word	0x200011a4

08008d74 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008d74:	b480      	push	{r7}
 8008d76:	b083      	sub	sp, #12
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008d7c:	4b06      	ldr	r3, [pc, #24]	@ (8008d98 <vTaskInternalSetTimeOutState+0x24>)
 8008d7e:	681a      	ldr	r2, [r3, #0]
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008d84:	4b05      	ldr	r3, [pc, #20]	@ (8008d9c <vTaskInternalSetTimeOutState+0x28>)
 8008d86:	681a      	ldr	r2, [r3, #0]
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	605a      	str	r2, [r3, #4]
}
 8008d8c:	bf00      	nop
 8008d8e:	370c      	adds	r7, #12
 8008d90:	46bd      	mov	sp, r7
 8008d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d96:	4770      	bx	lr
 8008d98:	200011a8 	.word	0x200011a8
 8008d9c:	20001194 	.word	0x20001194

08008da0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b088      	sub	sp, #32
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
 8008da8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d10b      	bne.n	8008dc8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db4:	f383 8811 	msr	BASEPRI, r3
 8008db8:	f3bf 8f6f 	isb	sy
 8008dbc:	f3bf 8f4f 	dsb	sy
 8008dc0:	613b      	str	r3, [r7, #16]
}
 8008dc2:	bf00      	nop
 8008dc4:	bf00      	nop
 8008dc6:	e7fd      	b.n	8008dc4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d10b      	bne.n	8008de6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dd2:	f383 8811 	msr	BASEPRI, r3
 8008dd6:	f3bf 8f6f 	isb	sy
 8008dda:	f3bf 8f4f 	dsb	sy
 8008dde:	60fb      	str	r3, [r7, #12]
}
 8008de0:	bf00      	nop
 8008de2:	bf00      	nop
 8008de4:	e7fd      	b.n	8008de2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008de6:	f000 ffa7 	bl	8009d38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008dea:	4b1d      	ldr	r3, [pc, #116]	@ (8008e60 <xTaskCheckForTimeOut+0xc0>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	685b      	ldr	r3, [r3, #4]
 8008df4:	69ba      	ldr	r2, [r7, #24]
 8008df6:	1ad3      	subs	r3, r2, r3
 8008df8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e02:	d102      	bne.n	8008e0a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008e04:	2300      	movs	r3, #0
 8008e06:	61fb      	str	r3, [r7, #28]
 8008e08:	e023      	b.n	8008e52 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681a      	ldr	r2, [r3, #0]
 8008e0e:	4b15      	ldr	r3, [pc, #84]	@ (8008e64 <xTaskCheckForTimeOut+0xc4>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	429a      	cmp	r2, r3
 8008e14:	d007      	beq.n	8008e26 <xTaskCheckForTimeOut+0x86>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	685b      	ldr	r3, [r3, #4]
 8008e1a:	69ba      	ldr	r2, [r7, #24]
 8008e1c:	429a      	cmp	r2, r3
 8008e1e:	d302      	bcc.n	8008e26 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008e20:	2301      	movs	r3, #1
 8008e22:	61fb      	str	r3, [r7, #28]
 8008e24:	e015      	b.n	8008e52 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	697a      	ldr	r2, [r7, #20]
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	d20b      	bcs.n	8008e48 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	681a      	ldr	r2, [r3, #0]
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	1ad2      	subs	r2, r2, r3
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f7ff ff99 	bl	8008d74 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008e42:	2300      	movs	r3, #0
 8008e44:	61fb      	str	r3, [r7, #28]
 8008e46:	e004      	b.n	8008e52 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008e4e:	2301      	movs	r3, #1
 8008e50:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008e52:	f000 ffa3 	bl	8009d9c <vPortExitCritical>

	return xReturn;
 8008e56:	69fb      	ldr	r3, [r7, #28]
}
 8008e58:	4618      	mov	r0, r3
 8008e5a:	3720      	adds	r7, #32
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bd80      	pop	{r7, pc}
 8008e60:	20001194 	.word	0x20001194
 8008e64:	200011a8 	.word	0x200011a8

08008e68 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008e68:	b480      	push	{r7}
 8008e6a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008e6c:	4b03      	ldr	r3, [pc, #12]	@ (8008e7c <vTaskMissedYield+0x14>)
 8008e6e:	2201      	movs	r2, #1
 8008e70:	601a      	str	r2, [r3, #0]
}
 8008e72:	bf00      	nop
 8008e74:	46bd      	mov	sp, r7
 8008e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7a:	4770      	bx	lr
 8008e7c:	200011a4 	.word	0x200011a4

08008e80 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b082      	sub	sp, #8
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008e88:	f000 f852 	bl	8008f30 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008e8c:	4b06      	ldr	r3, [pc, #24]	@ (8008ea8 <prvIdleTask+0x28>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	d9f9      	bls.n	8008e88 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008e94:	4b05      	ldr	r3, [pc, #20]	@ (8008eac <prvIdleTask+0x2c>)
 8008e96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e9a:	601a      	str	r2, [r3, #0]
 8008e9c:	f3bf 8f4f 	dsb	sy
 8008ea0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008ea4:	e7f0      	b.n	8008e88 <prvIdleTask+0x8>
 8008ea6:	bf00      	nop
 8008ea8:	20000cc0 	.word	0x20000cc0
 8008eac:	e000ed04 	.word	0xe000ed04

08008eb0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b082      	sub	sp, #8
 8008eb4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	607b      	str	r3, [r7, #4]
 8008eba:	e00c      	b.n	8008ed6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008ebc:	687a      	ldr	r2, [r7, #4]
 8008ebe:	4613      	mov	r3, r2
 8008ec0:	009b      	lsls	r3, r3, #2
 8008ec2:	4413      	add	r3, r2
 8008ec4:	009b      	lsls	r3, r3, #2
 8008ec6:	4a12      	ldr	r2, [pc, #72]	@ (8008f10 <prvInitialiseTaskLists+0x60>)
 8008ec8:	4413      	add	r3, r2
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f7fe f8e0 	bl	8007090 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	3301      	adds	r3, #1
 8008ed4:	607b      	str	r3, [r7, #4]
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2b37      	cmp	r3, #55	@ 0x37
 8008eda:	d9ef      	bls.n	8008ebc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008edc:	480d      	ldr	r0, [pc, #52]	@ (8008f14 <prvInitialiseTaskLists+0x64>)
 8008ede:	f7fe f8d7 	bl	8007090 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008ee2:	480d      	ldr	r0, [pc, #52]	@ (8008f18 <prvInitialiseTaskLists+0x68>)
 8008ee4:	f7fe f8d4 	bl	8007090 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008ee8:	480c      	ldr	r0, [pc, #48]	@ (8008f1c <prvInitialiseTaskLists+0x6c>)
 8008eea:	f7fe f8d1 	bl	8007090 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008eee:	480c      	ldr	r0, [pc, #48]	@ (8008f20 <prvInitialiseTaskLists+0x70>)
 8008ef0:	f7fe f8ce 	bl	8007090 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008ef4:	480b      	ldr	r0, [pc, #44]	@ (8008f24 <prvInitialiseTaskLists+0x74>)
 8008ef6:	f7fe f8cb 	bl	8007090 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008efa:	4b0b      	ldr	r3, [pc, #44]	@ (8008f28 <prvInitialiseTaskLists+0x78>)
 8008efc:	4a05      	ldr	r2, [pc, #20]	@ (8008f14 <prvInitialiseTaskLists+0x64>)
 8008efe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008f00:	4b0a      	ldr	r3, [pc, #40]	@ (8008f2c <prvInitialiseTaskLists+0x7c>)
 8008f02:	4a05      	ldr	r2, [pc, #20]	@ (8008f18 <prvInitialiseTaskLists+0x68>)
 8008f04:	601a      	str	r2, [r3, #0]
}
 8008f06:	bf00      	nop
 8008f08:	3708      	adds	r7, #8
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}
 8008f0e:	bf00      	nop
 8008f10:	20000cc0 	.word	0x20000cc0
 8008f14:	20001120 	.word	0x20001120
 8008f18:	20001134 	.word	0x20001134
 8008f1c:	20001150 	.word	0x20001150
 8008f20:	20001164 	.word	0x20001164
 8008f24:	2000117c 	.word	0x2000117c
 8008f28:	20001148 	.word	0x20001148
 8008f2c:	2000114c 	.word	0x2000114c

08008f30 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b082      	sub	sp, #8
 8008f34:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008f36:	e019      	b.n	8008f6c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008f38:	f000 fefe 	bl	8009d38 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f3c:	4b10      	ldr	r3, [pc, #64]	@ (8008f80 <prvCheckTasksWaitingTermination+0x50>)
 8008f3e:	68db      	ldr	r3, [r3, #12]
 8008f40:	68db      	ldr	r3, [r3, #12]
 8008f42:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	3304      	adds	r3, #4
 8008f48:	4618      	mov	r0, r3
 8008f4a:	f7fe f92b 	bl	80071a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8008f84 <prvCheckTasksWaitingTermination+0x54>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	3b01      	subs	r3, #1
 8008f54:	4a0b      	ldr	r2, [pc, #44]	@ (8008f84 <prvCheckTasksWaitingTermination+0x54>)
 8008f56:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008f58:	4b0b      	ldr	r3, [pc, #44]	@ (8008f88 <prvCheckTasksWaitingTermination+0x58>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	3b01      	subs	r3, #1
 8008f5e:	4a0a      	ldr	r2, [pc, #40]	@ (8008f88 <prvCheckTasksWaitingTermination+0x58>)
 8008f60:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008f62:	f000 ff1b 	bl	8009d9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f000 f810 	bl	8008f8c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008f6c:	4b06      	ldr	r3, [pc, #24]	@ (8008f88 <prvCheckTasksWaitingTermination+0x58>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d1e1      	bne.n	8008f38 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008f74:	bf00      	nop
 8008f76:	bf00      	nop
 8008f78:	3708      	adds	r7, #8
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bd80      	pop	{r7, pc}
 8008f7e:	bf00      	nop
 8008f80:	20001164 	.word	0x20001164
 8008f84:	20001190 	.word	0x20001190
 8008f88:	20001178 	.word	0x20001178

08008f8c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b084      	sub	sp, #16
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	3354      	adds	r3, #84	@ 0x54
 8008f98:	4618      	mov	r0, r3
 8008f9a:	f001 ffdb 	bl	800af54 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d108      	bne.n	8008fba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fac:	4618      	mov	r0, r3
 8008fae:	f001 f8b3 	bl	800a118 <vPortFree>
				vPortFree( pxTCB );
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f001 f8b0 	bl	800a118 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008fb8:	e019      	b.n	8008fee <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	d103      	bne.n	8008fcc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f001 f8a7 	bl	800a118 <vPortFree>
	}
 8008fca:	e010      	b.n	8008fee <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008fd2:	2b02      	cmp	r3, #2
 8008fd4:	d00b      	beq.n	8008fee <prvDeleteTCB+0x62>
	__asm volatile
 8008fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fda:	f383 8811 	msr	BASEPRI, r3
 8008fde:	f3bf 8f6f 	isb	sy
 8008fe2:	f3bf 8f4f 	dsb	sy
 8008fe6:	60fb      	str	r3, [r7, #12]
}
 8008fe8:	bf00      	nop
 8008fea:	bf00      	nop
 8008fec:	e7fd      	b.n	8008fea <prvDeleteTCB+0x5e>
	}
 8008fee:	bf00      	nop
 8008ff0:	3710      	adds	r7, #16
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}
	...

08008ff8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	b083      	sub	sp, #12
 8008ffc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8009030 <prvResetNextTaskUnblockTime+0x38>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d104      	bne.n	8009012 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009008:	4b0a      	ldr	r3, [pc, #40]	@ (8009034 <prvResetNextTaskUnblockTime+0x3c>)
 800900a:	f04f 32ff 	mov.w	r2, #4294967295
 800900e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009010:	e008      	b.n	8009024 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009012:	4b07      	ldr	r3, [pc, #28]	@ (8009030 <prvResetNextTaskUnblockTime+0x38>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	68db      	ldr	r3, [r3, #12]
 8009018:	68db      	ldr	r3, [r3, #12]
 800901a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	4a04      	ldr	r2, [pc, #16]	@ (8009034 <prvResetNextTaskUnblockTime+0x3c>)
 8009022:	6013      	str	r3, [r2, #0]
}
 8009024:	bf00      	nop
 8009026:	370c      	adds	r7, #12
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr
 8009030:	20001148 	.word	0x20001148
 8009034:	200011b0 	.word	0x200011b0

08009038 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8009038:	b480      	push	{r7}
 800903a:	b083      	sub	sp, #12
 800903c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800903e:	4b05      	ldr	r3, [pc, #20]	@ (8009054 <xTaskGetCurrentTaskHandle+0x1c>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009044:	687b      	ldr	r3, [r7, #4]
	}
 8009046:	4618      	mov	r0, r3
 8009048:	370c      	adds	r7, #12
 800904a:	46bd      	mov	sp, r7
 800904c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009050:	4770      	bx	lr
 8009052:	bf00      	nop
 8009054:	20000cbc 	.word	0x20000cbc

08009058 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009058:	b480      	push	{r7}
 800905a:	b083      	sub	sp, #12
 800905c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800905e:	4b0b      	ldr	r3, [pc, #44]	@ (800908c <xTaskGetSchedulerState+0x34>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d102      	bne.n	800906c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009066:	2301      	movs	r3, #1
 8009068:	607b      	str	r3, [r7, #4]
 800906a:	e008      	b.n	800907e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800906c:	4b08      	ldr	r3, [pc, #32]	@ (8009090 <xTaskGetSchedulerState+0x38>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d102      	bne.n	800907a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009074:	2302      	movs	r3, #2
 8009076:	607b      	str	r3, [r7, #4]
 8009078:	e001      	b.n	800907e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800907a:	2300      	movs	r3, #0
 800907c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800907e:	687b      	ldr	r3, [r7, #4]
	}
 8009080:	4618      	mov	r0, r3
 8009082:	370c      	adds	r7, #12
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr
 800908c:	2000119c 	.word	0x2000119c
 8009090:	200011b8 	.word	0x200011b8

08009094 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009094:	b580      	push	{r7, lr}
 8009096:	b084      	sub	sp, #16
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80090a0:	2300      	movs	r3, #0
 80090a2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d051      	beq.n	800914e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090ae:	4b2a      	ldr	r3, [pc, #168]	@ (8009158 <xTaskPriorityInherit+0xc4>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090b4:	429a      	cmp	r2, r3
 80090b6:	d241      	bcs.n	800913c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	699b      	ldr	r3, [r3, #24]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	db06      	blt.n	80090ce <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090c0:	4b25      	ldr	r3, [pc, #148]	@ (8009158 <xTaskPriorityInherit+0xc4>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090c6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80090ca:	68bb      	ldr	r3, [r7, #8]
 80090cc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	6959      	ldr	r1, [r3, #20]
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090d6:	4613      	mov	r3, r2
 80090d8:	009b      	lsls	r3, r3, #2
 80090da:	4413      	add	r3, r2
 80090dc:	009b      	lsls	r3, r3, #2
 80090de:	4a1f      	ldr	r2, [pc, #124]	@ (800915c <xTaskPriorityInherit+0xc8>)
 80090e0:	4413      	add	r3, r2
 80090e2:	4299      	cmp	r1, r3
 80090e4:	d122      	bne.n	800912c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80090e6:	68bb      	ldr	r3, [r7, #8]
 80090e8:	3304      	adds	r3, #4
 80090ea:	4618      	mov	r0, r3
 80090ec:	f7fe f85a 	bl	80071a4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80090f0:	4b19      	ldr	r3, [pc, #100]	@ (8009158 <xTaskPriorityInherit+0xc4>)
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090fe:	4b18      	ldr	r3, [pc, #96]	@ (8009160 <xTaskPriorityInherit+0xcc>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	429a      	cmp	r2, r3
 8009104:	d903      	bls.n	800910e <xTaskPriorityInherit+0x7a>
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800910a:	4a15      	ldr	r2, [pc, #84]	@ (8009160 <xTaskPriorityInherit+0xcc>)
 800910c:	6013      	str	r3, [r2, #0]
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009112:	4613      	mov	r3, r2
 8009114:	009b      	lsls	r3, r3, #2
 8009116:	4413      	add	r3, r2
 8009118:	009b      	lsls	r3, r3, #2
 800911a:	4a10      	ldr	r2, [pc, #64]	@ (800915c <xTaskPriorityInherit+0xc8>)
 800911c:	441a      	add	r2, r3
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	3304      	adds	r3, #4
 8009122:	4619      	mov	r1, r3
 8009124:	4610      	mov	r0, r2
 8009126:	f7fd ffe0 	bl	80070ea <vListInsertEnd>
 800912a:	e004      	b.n	8009136 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800912c:	4b0a      	ldr	r3, [pc, #40]	@ (8009158 <xTaskPriorityInherit+0xc4>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009136:	2301      	movs	r3, #1
 8009138:	60fb      	str	r3, [r7, #12]
 800913a:	e008      	b.n	800914e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009140:	4b05      	ldr	r3, [pc, #20]	@ (8009158 <xTaskPriorityInherit+0xc4>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009146:	429a      	cmp	r2, r3
 8009148:	d201      	bcs.n	800914e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800914a:	2301      	movs	r3, #1
 800914c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800914e:	68fb      	ldr	r3, [r7, #12]
	}
 8009150:	4618      	mov	r0, r3
 8009152:	3710      	adds	r7, #16
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}
 8009158:	20000cbc 	.word	0x20000cbc
 800915c:	20000cc0 	.word	0x20000cc0
 8009160:	20001198 	.word	0x20001198

08009164 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009164:	b580      	push	{r7, lr}
 8009166:	b086      	sub	sp, #24
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009170:	2300      	movs	r3, #0
 8009172:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d058      	beq.n	800922c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800917a:	4b2f      	ldr	r3, [pc, #188]	@ (8009238 <xTaskPriorityDisinherit+0xd4>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	693a      	ldr	r2, [r7, #16]
 8009180:	429a      	cmp	r2, r3
 8009182:	d00b      	beq.n	800919c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009188:	f383 8811 	msr	BASEPRI, r3
 800918c:	f3bf 8f6f 	isb	sy
 8009190:	f3bf 8f4f 	dsb	sy
 8009194:	60fb      	str	r3, [r7, #12]
}
 8009196:	bf00      	nop
 8009198:	bf00      	nop
 800919a:	e7fd      	b.n	8009198 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800919c:	693b      	ldr	r3, [r7, #16]
 800919e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d10b      	bne.n	80091bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80091a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091a8:	f383 8811 	msr	BASEPRI, r3
 80091ac:	f3bf 8f6f 	isb	sy
 80091b0:	f3bf 8f4f 	dsb	sy
 80091b4:	60bb      	str	r3, [r7, #8]
}
 80091b6:	bf00      	nop
 80091b8:	bf00      	nop
 80091ba:	e7fd      	b.n	80091b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80091bc:	693b      	ldr	r3, [r7, #16]
 80091be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091c0:	1e5a      	subs	r2, r3, #1
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80091c6:	693b      	ldr	r3, [r7, #16]
 80091c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091ca:	693b      	ldr	r3, [r7, #16]
 80091cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091ce:	429a      	cmp	r2, r3
 80091d0:	d02c      	beq.n	800922c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80091d2:	693b      	ldr	r3, [r7, #16]
 80091d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d128      	bne.n	800922c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80091da:	693b      	ldr	r3, [r7, #16]
 80091dc:	3304      	adds	r3, #4
 80091de:	4618      	mov	r0, r3
 80091e0:	f7fd ffe0 	bl	80071a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80091e4:	693b      	ldr	r3, [r7, #16]
 80091e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80091e8:	693b      	ldr	r3, [r7, #16]
 80091ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80091f4:	693b      	ldr	r3, [r7, #16]
 80091f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80091f8:	693b      	ldr	r3, [r7, #16]
 80091fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091fc:	4b0f      	ldr	r3, [pc, #60]	@ (800923c <xTaskPriorityDisinherit+0xd8>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	429a      	cmp	r2, r3
 8009202:	d903      	bls.n	800920c <xTaskPriorityDisinherit+0xa8>
 8009204:	693b      	ldr	r3, [r7, #16]
 8009206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009208:	4a0c      	ldr	r2, [pc, #48]	@ (800923c <xTaskPriorityDisinherit+0xd8>)
 800920a:	6013      	str	r3, [r2, #0]
 800920c:	693b      	ldr	r3, [r7, #16]
 800920e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009210:	4613      	mov	r3, r2
 8009212:	009b      	lsls	r3, r3, #2
 8009214:	4413      	add	r3, r2
 8009216:	009b      	lsls	r3, r3, #2
 8009218:	4a09      	ldr	r2, [pc, #36]	@ (8009240 <xTaskPriorityDisinherit+0xdc>)
 800921a:	441a      	add	r2, r3
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	3304      	adds	r3, #4
 8009220:	4619      	mov	r1, r3
 8009222:	4610      	mov	r0, r2
 8009224:	f7fd ff61 	bl	80070ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009228:	2301      	movs	r3, #1
 800922a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800922c:	697b      	ldr	r3, [r7, #20]
	}
 800922e:	4618      	mov	r0, r3
 8009230:	3718      	adds	r7, #24
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}
 8009236:	bf00      	nop
 8009238:	20000cbc 	.word	0x20000cbc
 800923c:	20001198 	.word	0x20001198
 8009240:	20000cc0 	.word	0x20000cc0

08009244 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009244:	b580      	push	{r7, lr}
 8009246:	b088      	sub	sp, #32
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
 800924c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009252:	2301      	movs	r3, #1
 8009254:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d06c      	beq.n	8009336 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800925c:	69bb      	ldr	r3, [r7, #24]
 800925e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009260:	2b00      	cmp	r3, #0
 8009262:	d10b      	bne.n	800927c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009268:	f383 8811 	msr	BASEPRI, r3
 800926c:	f3bf 8f6f 	isb	sy
 8009270:	f3bf 8f4f 	dsb	sy
 8009274:	60fb      	str	r3, [r7, #12]
}
 8009276:	bf00      	nop
 8009278:	bf00      	nop
 800927a:	e7fd      	b.n	8009278 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800927c:	69bb      	ldr	r3, [r7, #24]
 800927e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009280:	683a      	ldr	r2, [r7, #0]
 8009282:	429a      	cmp	r2, r3
 8009284:	d902      	bls.n	800928c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	61fb      	str	r3, [r7, #28]
 800928a:	e002      	b.n	8009292 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800928c:	69bb      	ldr	r3, [r7, #24]
 800928e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009290:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009292:	69bb      	ldr	r3, [r7, #24]
 8009294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009296:	69fa      	ldr	r2, [r7, #28]
 8009298:	429a      	cmp	r2, r3
 800929a:	d04c      	beq.n	8009336 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800929c:	69bb      	ldr	r3, [r7, #24]
 800929e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092a0:	697a      	ldr	r2, [r7, #20]
 80092a2:	429a      	cmp	r2, r3
 80092a4:	d147      	bne.n	8009336 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80092a6:	4b26      	ldr	r3, [pc, #152]	@ (8009340 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	69ba      	ldr	r2, [r7, #24]
 80092ac:	429a      	cmp	r2, r3
 80092ae:	d10b      	bne.n	80092c8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80092b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092b4:	f383 8811 	msr	BASEPRI, r3
 80092b8:	f3bf 8f6f 	isb	sy
 80092bc:	f3bf 8f4f 	dsb	sy
 80092c0:	60bb      	str	r3, [r7, #8]
}
 80092c2:	bf00      	nop
 80092c4:	bf00      	nop
 80092c6:	e7fd      	b.n	80092c4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80092c8:	69bb      	ldr	r3, [r7, #24]
 80092ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092cc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80092ce:	69bb      	ldr	r3, [r7, #24]
 80092d0:	69fa      	ldr	r2, [r7, #28]
 80092d2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80092d4:	69bb      	ldr	r3, [r7, #24]
 80092d6:	699b      	ldr	r3, [r3, #24]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	db04      	blt.n	80092e6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092dc:	69fb      	ldr	r3, [r7, #28]
 80092de:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80092e2:	69bb      	ldr	r3, [r7, #24]
 80092e4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80092e6:	69bb      	ldr	r3, [r7, #24]
 80092e8:	6959      	ldr	r1, [r3, #20]
 80092ea:	693a      	ldr	r2, [r7, #16]
 80092ec:	4613      	mov	r3, r2
 80092ee:	009b      	lsls	r3, r3, #2
 80092f0:	4413      	add	r3, r2
 80092f2:	009b      	lsls	r3, r3, #2
 80092f4:	4a13      	ldr	r2, [pc, #76]	@ (8009344 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80092f6:	4413      	add	r3, r2
 80092f8:	4299      	cmp	r1, r3
 80092fa:	d11c      	bne.n	8009336 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80092fc:	69bb      	ldr	r3, [r7, #24]
 80092fe:	3304      	adds	r3, #4
 8009300:	4618      	mov	r0, r3
 8009302:	f7fd ff4f 	bl	80071a4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009306:	69bb      	ldr	r3, [r7, #24]
 8009308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800930a:	4b0f      	ldr	r3, [pc, #60]	@ (8009348 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	429a      	cmp	r2, r3
 8009310:	d903      	bls.n	800931a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8009312:	69bb      	ldr	r3, [r7, #24]
 8009314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009316:	4a0c      	ldr	r2, [pc, #48]	@ (8009348 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009318:	6013      	str	r3, [r2, #0]
 800931a:	69bb      	ldr	r3, [r7, #24]
 800931c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800931e:	4613      	mov	r3, r2
 8009320:	009b      	lsls	r3, r3, #2
 8009322:	4413      	add	r3, r2
 8009324:	009b      	lsls	r3, r3, #2
 8009326:	4a07      	ldr	r2, [pc, #28]	@ (8009344 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009328:	441a      	add	r2, r3
 800932a:	69bb      	ldr	r3, [r7, #24]
 800932c:	3304      	adds	r3, #4
 800932e:	4619      	mov	r1, r3
 8009330:	4610      	mov	r0, r2
 8009332:	f7fd feda 	bl	80070ea <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009336:	bf00      	nop
 8009338:	3720      	adds	r7, #32
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}
 800933e:	bf00      	nop
 8009340:	20000cbc 	.word	0x20000cbc
 8009344:	20000cc0 	.word	0x20000cc0
 8009348:	20001198 	.word	0x20001198

0800934c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800934c:	b480      	push	{r7}
 800934e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009350:	4b07      	ldr	r3, [pc, #28]	@ (8009370 <pvTaskIncrementMutexHeldCount+0x24>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d004      	beq.n	8009362 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009358:	4b05      	ldr	r3, [pc, #20]	@ (8009370 <pvTaskIncrementMutexHeldCount+0x24>)
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800935e:	3201      	adds	r2, #1
 8009360:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009362:	4b03      	ldr	r3, [pc, #12]	@ (8009370 <pvTaskIncrementMutexHeldCount+0x24>)
 8009364:	681b      	ldr	r3, [r3, #0]
	}
 8009366:	4618      	mov	r0, r3
 8009368:	46bd      	mov	sp, r7
 800936a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936e:	4770      	bx	lr
 8009370:	20000cbc 	.word	0x20000cbc

08009374 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b084      	sub	sp, #16
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
 800937c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800937e:	4b21      	ldr	r3, [pc, #132]	@ (8009404 <prvAddCurrentTaskToDelayedList+0x90>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009384:	4b20      	ldr	r3, [pc, #128]	@ (8009408 <prvAddCurrentTaskToDelayedList+0x94>)
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	3304      	adds	r3, #4
 800938a:	4618      	mov	r0, r3
 800938c:	f7fd ff0a 	bl	80071a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009396:	d10a      	bne.n	80093ae <prvAddCurrentTaskToDelayedList+0x3a>
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d007      	beq.n	80093ae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800939e:	4b1a      	ldr	r3, [pc, #104]	@ (8009408 <prvAddCurrentTaskToDelayedList+0x94>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	3304      	adds	r3, #4
 80093a4:	4619      	mov	r1, r3
 80093a6:	4819      	ldr	r0, [pc, #100]	@ (800940c <prvAddCurrentTaskToDelayedList+0x98>)
 80093a8:	f7fd fe9f 	bl	80070ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80093ac:	e026      	b.n	80093fc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80093ae:	68fa      	ldr	r2, [r7, #12]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	4413      	add	r3, r2
 80093b4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80093b6:	4b14      	ldr	r3, [pc, #80]	@ (8009408 <prvAddCurrentTaskToDelayedList+0x94>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	68ba      	ldr	r2, [r7, #8]
 80093bc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80093be:	68ba      	ldr	r2, [r7, #8]
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	429a      	cmp	r2, r3
 80093c4:	d209      	bcs.n	80093da <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80093c6:	4b12      	ldr	r3, [pc, #72]	@ (8009410 <prvAddCurrentTaskToDelayedList+0x9c>)
 80093c8:	681a      	ldr	r2, [r3, #0]
 80093ca:	4b0f      	ldr	r3, [pc, #60]	@ (8009408 <prvAddCurrentTaskToDelayedList+0x94>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	3304      	adds	r3, #4
 80093d0:	4619      	mov	r1, r3
 80093d2:	4610      	mov	r0, r2
 80093d4:	f7fd fead 	bl	8007132 <vListInsert>
}
 80093d8:	e010      	b.n	80093fc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80093da:	4b0e      	ldr	r3, [pc, #56]	@ (8009414 <prvAddCurrentTaskToDelayedList+0xa0>)
 80093dc:	681a      	ldr	r2, [r3, #0]
 80093de:	4b0a      	ldr	r3, [pc, #40]	@ (8009408 <prvAddCurrentTaskToDelayedList+0x94>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	3304      	adds	r3, #4
 80093e4:	4619      	mov	r1, r3
 80093e6:	4610      	mov	r0, r2
 80093e8:	f7fd fea3 	bl	8007132 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80093ec:	4b0a      	ldr	r3, [pc, #40]	@ (8009418 <prvAddCurrentTaskToDelayedList+0xa4>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	68ba      	ldr	r2, [r7, #8]
 80093f2:	429a      	cmp	r2, r3
 80093f4:	d202      	bcs.n	80093fc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80093f6:	4a08      	ldr	r2, [pc, #32]	@ (8009418 <prvAddCurrentTaskToDelayedList+0xa4>)
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	6013      	str	r3, [r2, #0]
}
 80093fc:	bf00      	nop
 80093fe:	3710      	adds	r7, #16
 8009400:	46bd      	mov	sp, r7
 8009402:	bd80      	pop	{r7, pc}
 8009404:	20001194 	.word	0x20001194
 8009408:	20000cbc 	.word	0x20000cbc
 800940c:	2000117c 	.word	0x2000117c
 8009410:	2000114c 	.word	0x2000114c
 8009414:	20001148 	.word	0x20001148
 8009418:	200011b0 	.word	0x200011b0

0800941c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b08a      	sub	sp, #40	@ 0x28
 8009420:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009422:	2300      	movs	r3, #0
 8009424:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009426:	f000 fb13 	bl	8009a50 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800942a:	4b1d      	ldr	r3, [pc, #116]	@ (80094a0 <xTimerCreateTimerTask+0x84>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d021      	beq.n	8009476 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009432:	2300      	movs	r3, #0
 8009434:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009436:	2300      	movs	r3, #0
 8009438:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800943a:	1d3a      	adds	r2, r7, #4
 800943c:	f107 0108 	add.w	r1, r7, #8
 8009440:	f107 030c 	add.w	r3, r7, #12
 8009444:	4618      	mov	r0, r3
 8009446:	f7fd fe09 	bl	800705c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800944a:	6879      	ldr	r1, [r7, #4]
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	68fa      	ldr	r2, [r7, #12]
 8009450:	9202      	str	r2, [sp, #8]
 8009452:	9301      	str	r3, [sp, #4]
 8009454:	2302      	movs	r3, #2
 8009456:	9300      	str	r3, [sp, #0]
 8009458:	2300      	movs	r3, #0
 800945a:	460a      	mov	r2, r1
 800945c:	4911      	ldr	r1, [pc, #68]	@ (80094a4 <xTimerCreateTimerTask+0x88>)
 800945e:	4812      	ldr	r0, [pc, #72]	@ (80094a8 <xTimerCreateTimerTask+0x8c>)
 8009460:	f7fe fe62 	bl	8008128 <xTaskCreateStatic>
 8009464:	4603      	mov	r3, r0
 8009466:	4a11      	ldr	r2, [pc, #68]	@ (80094ac <xTimerCreateTimerTask+0x90>)
 8009468:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800946a:	4b10      	ldr	r3, [pc, #64]	@ (80094ac <xTimerCreateTimerTask+0x90>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d001      	beq.n	8009476 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009472:	2301      	movs	r3, #1
 8009474:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d10b      	bne.n	8009494 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800947c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009480:	f383 8811 	msr	BASEPRI, r3
 8009484:	f3bf 8f6f 	isb	sy
 8009488:	f3bf 8f4f 	dsb	sy
 800948c:	613b      	str	r3, [r7, #16]
}
 800948e:	bf00      	nop
 8009490:	bf00      	nop
 8009492:	e7fd      	b.n	8009490 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009494:	697b      	ldr	r3, [r7, #20]
}
 8009496:	4618      	mov	r0, r3
 8009498:	3718      	adds	r7, #24
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}
 800949e:	bf00      	nop
 80094a0:	200011ec 	.word	0x200011ec
 80094a4:	0800ddcc 	.word	0x0800ddcc
 80094a8:	080095e9 	.word	0x080095e9
 80094ac:	200011f0 	.word	0x200011f0

080094b0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b08a      	sub	sp, #40	@ 0x28
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	60f8      	str	r0, [r7, #12]
 80094b8:	60b9      	str	r1, [r7, #8]
 80094ba:	607a      	str	r2, [r7, #4]
 80094bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80094be:	2300      	movs	r3, #0
 80094c0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d10b      	bne.n	80094e0 <xTimerGenericCommand+0x30>
	__asm volatile
 80094c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094cc:	f383 8811 	msr	BASEPRI, r3
 80094d0:	f3bf 8f6f 	isb	sy
 80094d4:	f3bf 8f4f 	dsb	sy
 80094d8:	623b      	str	r3, [r7, #32]
}
 80094da:	bf00      	nop
 80094dc:	bf00      	nop
 80094de:	e7fd      	b.n	80094dc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80094e0:	4b19      	ldr	r3, [pc, #100]	@ (8009548 <xTimerGenericCommand+0x98>)
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d02a      	beq.n	800953e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80094e8:	68bb      	ldr	r3, [r7, #8]
 80094ea:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	2b05      	cmp	r3, #5
 80094f8:	dc18      	bgt.n	800952c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80094fa:	f7ff fdad 	bl	8009058 <xTaskGetSchedulerState>
 80094fe:	4603      	mov	r3, r0
 8009500:	2b02      	cmp	r3, #2
 8009502:	d109      	bne.n	8009518 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009504:	4b10      	ldr	r3, [pc, #64]	@ (8009548 <xTimerGenericCommand+0x98>)
 8009506:	6818      	ldr	r0, [r3, #0]
 8009508:	f107 0110 	add.w	r1, r7, #16
 800950c:	2300      	movs	r3, #0
 800950e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009510:	f7fe f870 	bl	80075f4 <xQueueGenericSend>
 8009514:	6278      	str	r0, [r7, #36]	@ 0x24
 8009516:	e012      	b.n	800953e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009518:	4b0b      	ldr	r3, [pc, #44]	@ (8009548 <xTimerGenericCommand+0x98>)
 800951a:	6818      	ldr	r0, [r3, #0]
 800951c:	f107 0110 	add.w	r1, r7, #16
 8009520:	2300      	movs	r3, #0
 8009522:	2200      	movs	r2, #0
 8009524:	f7fe f866 	bl	80075f4 <xQueueGenericSend>
 8009528:	6278      	str	r0, [r7, #36]	@ 0x24
 800952a:	e008      	b.n	800953e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800952c:	4b06      	ldr	r3, [pc, #24]	@ (8009548 <xTimerGenericCommand+0x98>)
 800952e:	6818      	ldr	r0, [r3, #0]
 8009530:	f107 0110 	add.w	r1, r7, #16
 8009534:	2300      	movs	r3, #0
 8009536:	683a      	ldr	r2, [r7, #0]
 8009538:	f7fe f95e 	bl	80077f8 <xQueueGenericSendFromISR>
 800953c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800953e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009540:	4618      	mov	r0, r3
 8009542:	3728      	adds	r7, #40	@ 0x28
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}
 8009548:	200011ec 	.word	0x200011ec

0800954c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b088      	sub	sp, #32
 8009550:	af02      	add	r7, sp, #8
 8009552:	6078      	str	r0, [r7, #4]
 8009554:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009556:	4b23      	ldr	r3, [pc, #140]	@ (80095e4 <prvProcessExpiredTimer+0x98>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	68db      	ldr	r3, [r3, #12]
 800955c:	68db      	ldr	r3, [r3, #12]
 800955e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009560:	697b      	ldr	r3, [r7, #20]
 8009562:	3304      	adds	r3, #4
 8009564:	4618      	mov	r0, r3
 8009566:	f7fd fe1d 	bl	80071a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009570:	f003 0304 	and.w	r3, r3, #4
 8009574:	2b00      	cmp	r3, #0
 8009576:	d023      	beq.n	80095c0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009578:	697b      	ldr	r3, [r7, #20]
 800957a:	699a      	ldr	r2, [r3, #24]
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	18d1      	adds	r1, r2, r3
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	683a      	ldr	r2, [r7, #0]
 8009584:	6978      	ldr	r0, [r7, #20]
 8009586:	f000 f8d5 	bl	8009734 <prvInsertTimerInActiveList>
 800958a:	4603      	mov	r3, r0
 800958c:	2b00      	cmp	r3, #0
 800958e:	d020      	beq.n	80095d2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009590:	2300      	movs	r3, #0
 8009592:	9300      	str	r3, [sp, #0]
 8009594:	2300      	movs	r3, #0
 8009596:	687a      	ldr	r2, [r7, #4]
 8009598:	2100      	movs	r1, #0
 800959a:	6978      	ldr	r0, [r7, #20]
 800959c:	f7ff ff88 	bl	80094b0 <xTimerGenericCommand>
 80095a0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80095a2:	693b      	ldr	r3, [r7, #16]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d114      	bne.n	80095d2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80095a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ac:	f383 8811 	msr	BASEPRI, r3
 80095b0:	f3bf 8f6f 	isb	sy
 80095b4:	f3bf 8f4f 	dsb	sy
 80095b8:	60fb      	str	r3, [r7, #12]
}
 80095ba:	bf00      	nop
 80095bc:	bf00      	nop
 80095be:	e7fd      	b.n	80095bc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80095c0:	697b      	ldr	r3, [r7, #20]
 80095c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80095c6:	f023 0301 	bic.w	r3, r3, #1
 80095ca:	b2da      	uxtb	r2, r3
 80095cc:	697b      	ldr	r3, [r7, #20]
 80095ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80095d2:	697b      	ldr	r3, [r7, #20]
 80095d4:	6a1b      	ldr	r3, [r3, #32]
 80095d6:	6978      	ldr	r0, [r7, #20]
 80095d8:	4798      	blx	r3
}
 80095da:	bf00      	nop
 80095dc:	3718      	adds	r7, #24
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}
 80095e2:	bf00      	nop
 80095e4:	200011e4 	.word	0x200011e4

080095e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b084      	sub	sp, #16
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80095f0:	f107 0308 	add.w	r3, r7, #8
 80095f4:	4618      	mov	r0, r3
 80095f6:	f000 f859 	bl	80096ac <prvGetNextExpireTime>
 80095fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	4619      	mov	r1, r3
 8009600:	68f8      	ldr	r0, [r7, #12]
 8009602:	f000 f805 	bl	8009610 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009606:	f000 f8d7 	bl	80097b8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800960a:	bf00      	nop
 800960c:	e7f0      	b.n	80095f0 <prvTimerTask+0x8>
	...

08009610 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b084      	sub	sp, #16
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800961a:	f7ff f907 	bl	800882c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800961e:	f107 0308 	add.w	r3, r7, #8
 8009622:	4618      	mov	r0, r3
 8009624:	f000 f866 	bl	80096f4 <prvSampleTimeNow>
 8009628:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d130      	bne.n	8009692 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d10a      	bne.n	800964c <prvProcessTimerOrBlockTask+0x3c>
 8009636:	687a      	ldr	r2, [r7, #4]
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	429a      	cmp	r2, r3
 800963c:	d806      	bhi.n	800964c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800963e:	f7ff f903 	bl	8008848 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009642:	68f9      	ldr	r1, [r7, #12]
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f7ff ff81 	bl	800954c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800964a:	e024      	b.n	8009696 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d008      	beq.n	8009664 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009652:	4b13      	ldr	r3, [pc, #76]	@ (80096a0 <prvProcessTimerOrBlockTask+0x90>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d101      	bne.n	8009660 <prvProcessTimerOrBlockTask+0x50>
 800965c:	2301      	movs	r3, #1
 800965e:	e000      	b.n	8009662 <prvProcessTimerOrBlockTask+0x52>
 8009660:	2300      	movs	r3, #0
 8009662:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009664:	4b0f      	ldr	r3, [pc, #60]	@ (80096a4 <prvProcessTimerOrBlockTask+0x94>)
 8009666:	6818      	ldr	r0, [r3, #0]
 8009668:	687a      	ldr	r2, [r7, #4]
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	1ad3      	subs	r3, r2, r3
 800966e:	683a      	ldr	r2, [r7, #0]
 8009670:	4619      	mov	r1, r3
 8009672:	f7fe fd25 	bl	80080c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009676:	f7ff f8e7 	bl	8008848 <xTaskResumeAll>
 800967a:	4603      	mov	r3, r0
 800967c:	2b00      	cmp	r3, #0
 800967e:	d10a      	bne.n	8009696 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009680:	4b09      	ldr	r3, [pc, #36]	@ (80096a8 <prvProcessTimerOrBlockTask+0x98>)
 8009682:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009686:	601a      	str	r2, [r3, #0]
 8009688:	f3bf 8f4f 	dsb	sy
 800968c:	f3bf 8f6f 	isb	sy
}
 8009690:	e001      	b.n	8009696 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009692:	f7ff f8d9 	bl	8008848 <xTaskResumeAll>
}
 8009696:	bf00      	nop
 8009698:	3710      	adds	r7, #16
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}
 800969e:	bf00      	nop
 80096a0:	200011e8 	.word	0x200011e8
 80096a4:	200011ec 	.word	0x200011ec
 80096a8:	e000ed04 	.word	0xe000ed04

080096ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80096ac:	b480      	push	{r7}
 80096ae:	b085      	sub	sp, #20
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80096b4:	4b0e      	ldr	r3, [pc, #56]	@ (80096f0 <prvGetNextExpireTime+0x44>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d101      	bne.n	80096c2 <prvGetNextExpireTime+0x16>
 80096be:	2201      	movs	r2, #1
 80096c0:	e000      	b.n	80096c4 <prvGetNextExpireTime+0x18>
 80096c2:	2200      	movs	r2, #0
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d105      	bne.n	80096dc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80096d0:	4b07      	ldr	r3, [pc, #28]	@ (80096f0 <prvGetNextExpireTime+0x44>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	68db      	ldr	r3, [r3, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	60fb      	str	r3, [r7, #12]
 80096da:	e001      	b.n	80096e0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80096dc:	2300      	movs	r3, #0
 80096de:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80096e0:	68fb      	ldr	r3, [r7, #12]
}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3714      	adds	r7, #20
 80096e6:	46bd      	mov	sp, r7
 80096e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ec:	4770      	bx	lr
 80096ee:	bf00      	nop
 80096f0:	200011e4 	.word	0x200011e4

080096f4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b084      	sub	sp, #16
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80096fc:	f7ff f942 	bl	8008984 <xTaskGetTickCount>
 8009700:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009702:	4b0b      	ldr	r3, [pc, #44]	@ (8009730 <prvSampleTimeNow+0x3c>)
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	68fa      	ldr	r2, [r7, #12]
 8009708:	429a      	cmp	r2, r3
 800970a:	d205      	bcs.n	8009718 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800970c:	f000 f93a 	bl	8009984 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2201      	movs	r2, #1
 8009714:	601a      	str	r2, [r3, #0]
 8009716:	e002      	b.n	800971e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2200      	movs	r2, #0
 800971c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800971e:	4a04      	ldr	r2, [pc, #16]	@ (8009730 <prvSampleTimeNow+0x3c>)
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009724:	68fb      	ldr	r3, [r7, #12]
}
 8009726:	4618      	mov	r0, r3
 8009728:	3710      	adds	r7, #16
 800972a:	46bd      	mov	sp, r7
 800972c:	bd80      	pop	{r7, pc}
 800972e:	bf00      	nop
 8009730:	200011f4 	.word	0x200011f4

08009734 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b086      	sub	sp, #24
 8009738:	af00      	add	r7, sp, #0
 800973a:	60f8      	str	r0, [r7, #12]
 800973c:	60b9      	str	r1, [r7, #8]
 800973e:	607a      	str	r2, [r7, #4]
 8009740:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009742:	2300      	movs	r3, #0
 8009744:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	68ba      	ldr	r2, [r7, #8]
 800974a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	68fa      	ldr	r2, [r7, #12]
 8009750:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009752:	68ba      	ldr	r2, [r7, #8]
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	429a      	cmp	r2, r3
 8009758:	d812      	bhi.n	8009780 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800975a:	687a      	ldr	r2, [r7, #4]
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	1ad2      	subs	r2, r2, r3
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	699b      	ldr	r3, [r3, #24]
 8009764:	429a      	cmp	r2, r3
 8009766:	d302      	bcc.n	800976e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009768:	2301      	movs	r3, #1
 800976a:	617b      	str	r3, [r7, #20]
 800976c:	e01b      	b.n	80097a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800976e:	4b10      	ldr	r3, [pc, #64]	@ (80097b0 <prvInsertTimerInActiveList+0x7c>)
 8009770:	681a      	ldr	r2, [r3, #0]
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	3304      	adds	r3, #4
 8009776:	4619      	mov	r1, r3
 8009778:	4610      	mov	r0, r2
 800977a:	f7fd fcda 	bl	8007132 <vListInsert>
 800977e:	e012      	b.n	80097a6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009780:	687a      	ldr	r2, [r7, #4]
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	429a      	cmp	r2, r3
 8009786:	d206      	bcs.n	8009796 <prvInsertTimerInActiveList+0x62>
 8009788:	68ba      	ldr	r2, [r7, #8]
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	429a      	cmp	r2, r3
 800978e:	d302      	bcc.n	8009796 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009790:	2301      	movs	r3, #1
 8009792:	617b      	str	r3, [r7, #20]
 8009794:	e007      	b.n	80097a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009796:	4b07      	ldr	r3, [pc, #28]	@ (80097b4 <prvInsertTimerInActiveList+0x80>)
 8009798:	681a      	ldr	r2, [r3, #0]
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	3304      	adds	r3, #4
 800979e:	4619      	mov	r1, r3
 80097a0:	4610      	mov	r0, r2
 80097a2:	f7fd fcc6 	bl	8007132 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80097a6:	697b      	ldr	r3, [r7, #20]
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	3718      	adds	r7, #24
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bd80      	pop	{r7, pc}
 80097b0:	200011e8 	.word	0x200011e8
 80097b4:	200011e4 	.word	0x200011e4

080097b8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b08e      	sub	sp, #56	@ 0x38
 80097bc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80097be:	e0ce      	b.n	800995e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	da19      	bge.n	80097fa <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80097c6:	1d3b      	adds	r3, r7, #4
 80097c8:	3304      	adds	r3, #4
 80097ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80097cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d10b      	bne.n	80097ea <prvProcessReceivedCommands+0x32>
	__asm volatile
 80097d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097d6:	f383 8811 	msr	BASEPRI, r3
 80097da:	f3bf 8f6f 	isb	sy
 80097de:	f3bf 8f4f 	dsb	sy
 80097e2:	61fb      	str	r3, [r7, #28]
}
 80097e4:	bf00      	nop
 80097e6:	bf00      	nop
 80097e8:	e7fd      	b.n	80097e6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80097ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097f0:	6850      	ldr	r0, [r2, #4]
 80097f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097f4:	6892      	ldr	r2, [r2, #8]
 80097f6:	4611      	mov	r1, r2
 80097f8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	f2c0 80ae 	blt.w	800995e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009808:	695b      	ldr	r3, [r3, #20]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d004      	beq.n	8009818 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800980e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009810:	3304      	adds	r3, #4
 8009812:	4618      	mov	r0, r3
 8009814:	f7fd fcc6 	bl	80071a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009818:	463b      	mov	r3, r7
 800981a:	4618      	mov	r0, r3
 800981c:	f7ff ff6a 	bl	80096f4 <prvSampleTimeNow>
 8009820:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2b09      	cmp	r3, #9
 8009826:	f200 8097 	bhi.w	8009958 <prvProcessReceivedCommands+0x1a0>
 800982a:	a201      	add	r2, pc, #4	@ (adr r2, 8009830 <prvProcessReceivedCommands+0x78>)
 800982c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009830:	08009859 	.word	0x08009859
 8009834:	08009859 	.word	0x08009859
 8009838:	08009859 	.word	0x08009859
 800983c:	080098cf 	.word	0x080098cf
 8009840:	080098e3 	.word	0x080098e3
 8009844:	0800992f 	.word	0x0800992f
 8009848:	08009859 	.word	0x08009859
 800984c:	08009859 	.word	0x08009859
 8009850:	080098cf 	.word	0x080098cf
 8009854:	080098e3 	.word	0x080098e3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800985a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800985e:	f043 0301 	orr.w	r3, r3, #1
 8009862:	b2da      	uxtb	r2, r3
 8009864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009866:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800986a:	68ba      	ldr	r2, [r7, #8]
 800986c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800986e:	699b      	ldr	r3, [r3, #24]
 8009870:	18d1      	adds	r1, r2, r3
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009876:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009878:	f7ff ff5c 	bl	8009734 <prvInsertTimerInActiveList>
 800987c:	4603      	mov	r3, r0
 800987e:	2b00      	cmp	r3, #0
 8009880:	d06c      	beq.n	800995c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009884:	6a1b      	ldr	r3, [r3, #32]
 8009886:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009888:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800988a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800988c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009890:	f003 0304 	and.w	r3, r3, #4
 8009894:	2b00      	cmp	r3, #0
 8009896:	d061      	beq.n	800995c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009898:	68ba      	ldr	r2, [r7, #8]
 800989a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800989c:	699b      	ldr	r3, [r3, #24]
 800989e:	441a      	add	r2, r3
 80098a0:	2300      	movs	r3, #0
 80098a2:	9300      	str	r3, [sp, #0]
 80098a4:	2300      	movs	r3, #0
 80098a6:	2100      	movs	r1, #0
 80098a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098aa:	f7ff fe01 	bl	80094b0 <xTimerGenericCommand>
 80098ae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80098b0:	6a3b      	ldr	r3, [r7, #32]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d152      	bne.n	800995c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80098b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ba:	f383 8811 	msr	BASEPRI, r3
 80098be:	f3bf 8f6f 	isb	sy
 80098c2:	f3bf 8f4f 	dsb	sy
 80098c6:	61bb      	str	r3, [r7, #24]
}
 80098c8:	bf00      	nop
 80098ca:	bf00      	nop
 80098cc:	e7fd      	b.n	80098ca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80098ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80098d4:	f023 0301 	bic.w	r3, r3, #1
 80098d8:	b2da      	uxtb	r2, r3
 80098da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80098e0:	e03d      	b.n	800995e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80098e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80098e8:	f043 0301 	orr.w	r3, r3, #1
 80098ec:	b2da      	uxtb	r2, r3
 80098ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098f0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80098f4:	68ba      	ldr	r2, [r7, #8]
 80098f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098f8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80098fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098fc:	699b      	ldr	r3, [r3, #24]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d10b      	bne.n	800991a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009906:	f383 8811 	msr	BASEPRI, r3
 800990a:	f3bf 8f6f 	isb	sy
 800990e:	f3bf 8f4f 	dsb	sy
 8009912:	617b      	str	r3, [r7, #20]
}
 8009914:	bf00      	nop
 8009916:	bf00      	nop
 8009918:	e7fd      	b.n	8009916 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800991a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800991c:	699a      	ldr	r2, [r3, #24]
 800991e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009920:	18d1      	adds	r1, r2, r3
 8009922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009924:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009926:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009928:	f7ff ff04 	bl	8009734 <prvInsertTimerInActiveList>
					break;
 800992c:	e017      	b.n	800995e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800992e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009930:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009934:	f003 0302 	and.w	r3, r3, #2
 8009938:	2b00      	cmp	r3, #0
 800993a:	d103      	bne.n	8009944 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800993c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800993e:	f000 fbeb 	bl	800a118 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009942:	e00c      	b.n	800995e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009946:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800994a:	f023 0301 	bic.w	r3, r3, #1
 800994e:	b2da      	uxtb	r2, r3
 8009950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009952:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009956:	e002      	b.n	800995e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009958:	bf00      	nop
 800995a:	e000      	b.n	800995e <prvProcessReceivedCommands+0x1a6>
					break;
 800995c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800995e:	4b08      	ldr	r3, [pc, #32]	@ (8009980 <prvProcessReceivedCommands+0x1c8>)
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	1d39      	adds	r1, r7, #4
 8009964:	2200      	movs	r2, #0
 8009966:	4618      	mov	r0, r3
 8009968:	f7fd ffe4 	bl	8007934 <xQueueReceive>
 800996c:	4603      	mov	r3, r0
 800996e:	2b00      	cmp	r3, #0
 8009970:	f47f af26 	bne.w	80097c0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009974:	bf00      	nop
 8009976:	bf00      	nop
 8009978:	3730      	adds	r7, #48	@ 0x30
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}
 800997e:	bf00      	nop
 8009980:	200011ec 	.word	0x200011ec

08009984 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b088      	sub	sp, #32
 8009988:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800998a:	e049      	b.n	8009a20 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800998c:	4b2e      	ldr	r3, [pc, #184]	@ (8009a48 <prvSwitchTimerLists+0xc4>)
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	68db      	ldr	r3, [r3, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009996:	4b2c      	ldr	r3, [pc, #176]	@ (8009a48 <prvSwitchTimerLists+0xc4>)
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	68db      	ldr	r3, [r3, #12]
 800999c:	68db      	ldr	r3, [r3, #12]
 800999e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	3304      	adds	r3, #4
 80099a4:	4618      	mov	r0, r3
 80099a6:	f7fd fbfd 	bl	80071a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	6a1b      	ldr	r3, [r3, #32]
 80099ae:	68f8      	ldr	r0, [r7, #12]
 80099b0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80099b8:	f003 0304 	and.w	r3, r3, #4
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d02f      	beq.n	8009a20 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	699b      	ldr	r3, [r3, #24]
 80099c4:	693a      	ldr	r2, [r7, #16]
 80099c6:	4413      	add	r3, r2
 80099c8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80099ca:	68ba      	ldr	r2, [r7, #8]
 80099cc:	693b      	ldr	r3, [r7, #16]
 80099ce:	429a      	cmp	r2, r3
 80099d0:	d90e      	bls.n	80099f0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	68ba      	ldr	r2, [r7, #8]
 80099d6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	68fa      	ldr	r2, [r7, #12]
 80099dc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80099de:	4b1a      	ldr	r3, [pc, #104]	@ (8009a48 <prvSwitchTimerLists+0xc4>)
 80099e0:	681a      	ldr	r2, [r3, #0]
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	3304      	adds	r3, #4
 80099e6:	4619      	mov	r1, r3
 80099e8:	4610      	mov	r0, r2
 80099ea:	f7fd fba2 	bl	8007132 <vListInsert>
 80099ee:	e017      	b.n	8009a20 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80099f0:	2300      	movs	r3, #0
 80099f2:	9300      	str	r3, [sp, #0]
 80099f4:	2300      	movs	r3, #0
 80099f6:	693a      	ldr	r2, [r7, #16]
 80099f8:	2100      	movs	r1, #0
 80099fa:	68f8      	ldr	r0, [r7, #12]
 80099fc:	f7ff fd58 	bl	80094b0 <xTimerGenericCommand>
 8009a00:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d10b      	bne.n	8009a20 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009a08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a0c:	f383 8811 	msr	BASEPRI, r3
 8009a10:	f3bf 8f6f 	isb	sy
 8009a14:	f3bf 8f4f 	dsb	sy
 8009a18:	603b      	str	r3, [r7, #0]
}
 8009a1a:	bf00      	nop
 8009a1c:	bf00      	nop
 8009a1e:	e7fd      	b.n	8009a1c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009a20:	4b09      	ldr	r3, [pc, #36]	@ (8009a48 <prvSwitchTimerLists+0xc4>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d1b0      	bne.n	800998c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009a2a:	4b07      	ldr	r3, [pc, #28]	@ (8009a48 <prvSwitchTimerLists+0xc4>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009a30:	4b06      	ldr	r3, [pc, #24]	@ (8009a4c <prvSwitchTimerLists+0xc8>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	4a04      	ldr	r2, [pc, #16]	@ (8009a48 <prvSwitchTimerLists+0xc4>)
 8009a36:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009a38:	4a04      	ldr	r2, [pc, #16]	@ (8009a4c <prvSwitchTimerLists+0xc8>)
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	6013      	str	r3, [r2, #0]
}
 8009a3e:	bf00      	nop
 8009a40:	3718      	adds	r7, #24
 8009a42:	46bd      	mov	sp, r7
 8009a44:	bd80      	pop	{r7, pc}
 8009a46:	bf00      	nop
 8009a48:	200011e4 	.word	0x200011e4
 8009a4c:	200011e8 	.word	0x200011e8

08009a50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b082      	sub	sp, #8
 8009a54:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009a56:	f000 f96f 	bl	8009d38 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009a5a:	4b15      	ldr	r3, [pc, #84]	@ (8009ab0 <prvCheckForValidListAndQueue+0x60>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d120      	bne.n	8009aa4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009a62:	4814      	ldr	r0, [pc, #80]	@ (8009ab4 <prvCheckForValidListAndQueue+0x64>)
 8009a64:	f7fd fb14 	bl	8007090 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009a68:	4813      	ldr	r0, [pc, #76]	@ (8009ab8 <prvCheckForValidListAndQueue+0x68>)
 8009a6a:	f7fd fb11 	bl	8007090 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009a6e:	4b13      	ldr	r3, [pc, #76]	@ (8009abc <prvCheckForValidListAndQueue+0x6c>)
 8009a70:	4a10      	ldr	r2, [pc, #64]	@ (8009ab4 <prvCheckForValidListAndQueue+0x64>)
 8009a72:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009a74:	4b12      	ldr	r3, [pc, #72]	@ (8009ac0 <prvCheckForValidListAndQueue+0x70>)
 8009a76:	4a10      	ldr	r2, [pc, #64]	@ (8009ab8 <prvCheckForValidListAndQueue+0x68>)
 8009a78:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	9300      	str	r3, [sp, #0]
 8009a7e:	4b11      	ldr	r3, [pc, #68]	@ (8009ac4 <prvCheckForValidListAndQueue+0x74>)
 8009a80:	4a11      	ldr	r2, [pc, #68]	@ (8009ac8 <prvCheckForValidListAndQueue+0x78>)
 8009a82:	2110      	movs	r1, #16
 8009a84:	200a      	movs	r0, #10
 8009a86:	f7fd fc21 	bl	80072cc <xQueueGenericCreateStatic>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	4a08      	ldr	r2, [pc, #32]	@ (8009ab0 <prvCheckForValidListAndQueue+0x60>)
 8009a8e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009a90:	4b07      	ldr	r3, [pc, #28]	@ (8009ab0 <prvCheckForValidListAndQueue+0x60>)
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d005      	beq.n	8009aa4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009a98:	4b05      	ldr	r3, [pc, #20]	@ (8009ab0 <prvCheckForValidListAndQueue+0x60>)
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	490b      	ldr	r1, [pc, #44]	@ (8009acc <prvCheckForValidListAndQueue+0x7c>)
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	f7fe fae4 	bl	800806c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009aa4:	f000 f97a 	bl	8009d9c <vPortExitCritical>
}
 8009aa8:	bf00      	nop
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}
 8009aae:	bf00      	nop
 8009ab0:	200011ec 	.word	0x200011ec
 8009ab4:	200011bc 	.word	0x200011bc
 8009ab8:	200011d0 	.word	0x200011d0
 8009abc:	200011e4 	.word	0x200011e4
 8009ac0:	200011e8 	.word	0x200011e8
 8009ac4:	20001298 	.word	0x20001298
 8009ac8:	200011f8 	.word	0x200011f8
 8009acc:	0800ddd4 	.word	0x0800ddd4

08009ad0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b085      	sub	sp, #20
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	60f8      	str	r0, [r7, #12]
 8009ad8:	60b9      	str	r1, [r7, #8]
 8009ada:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	3b04      	subs	r3, #4
 8009ae0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009ae8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	3b04      	subs	r3, #4
 8009aee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	f023 0201 	bic.w	r2, r3, #1
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	3b04      	subs	r3, #4
 8009afe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009b00:	4a0c      	ldr	r2, [pc, #48]	@ (8009b34 <pxPortInitialiseStack+0x64>)
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	3b14      	subs	r3, #20
 8009b0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009b0c:	687a      	ldr	r2, [r7, #4]
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	3b04      	subs	r3, #4
 8009b16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	f06f 0202 	mvn.w	r2, #2
 8009b1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	3b20      	subs	r3, #32
 8009b24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009b26:	68fb      	ldr	r3, [r7, #12]
}
 8009b28:	4618      	mov	r0, r3
 8009b2a:	3714      	adds	r7, #20
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b32:	4770      	bx	lr
 8009b34:	08009b39 	.word	0x08009b39

08009b38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b085      	sub	sp, #20
 8009b3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009b3e:	2300      	movs	r3, #0
 8009b40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009b42:	4b13      	ldr	r3, [pc, #76]	@ (8009b90 <prvTaskExitError+0x58>)
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b4a:	d00b      	beq.n	8009b64 <prvTaskExitError+0x2c>
	__asm volatile
 8009b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b50:	f383 8811 	msr	BASEPRI, r3
 8009b54:	f3bf 8f6f 	isb	sy
 8009b58:	f3bf 8f4f 	dsb	sy
 8009b5c:	60fb      	str	r3, [r7, #12]
}
 8009b5e:	bf00      	nop
 8009b60:	bf00      	nop
 8009b62:	e7fd      	b.n	8009b60 <prvTaskExitError+0x28>
	__asm volatile
 8009b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b68:	f383 8811 	msr	BASEPRI, r3
 8009b6c:	f3bf 8f6f 	isb	sy
 8009b70:	f3bf 8f4f 	dsb	sy
 8009b74:	60bb      	str	r3, [r7, #8]
}
 8009b76:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009b78:	bf00      	nop
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d0fc      	beq.n	8009b7a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009b80:	bf00      	nop
 8009b82:	bf00      	nop
 8009b84:	3714      	adds	r7, #20
 8009b86:	46bd      	mov	sp, r7
 8009b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8c:	4770      	bx	lr
 8009b8e:	bf00      	nop
 8009b90:	20000034 	.word	0x20000034
	...

08009ba0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009ba0:	4b07      	ldr	r3, [pc, #28]	@ (8009bc0 <pxCurrentTCBConst2>)
 8009ba2:	6819      	ldr	r1, [r3, #0]
 8009ba4:	6808      	ldr	r0, [r1, #0]
 8009ba6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009baa:	f380 8809 	msr	PSP, r0
 8009bae:	f3bf 8f6f 	isb	sy
 8009bb2:	f04f 0000 	mov.w	r0, #0
 8009bb6:	f380 8811 	msr	BASEPRI, r0
 8009bba:	4770      	bx	lr
 8009bbc:	f3af 8000 	nop.w

08009bc0 <pxCurrentTCBConst2>:
 8009bc0:	20000cbc 	.word	0x20000cbc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009bc4:	bf00      	nop
 8009bc6:	bf00      	nop

08009bc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009bc8:	4808      	ldr	r0, [pc, #32]	@ (8009bec <prvPortStartFirstTask+0x24>)
 8009bca:	6800      	ldr	r0, [r0, #0]
 8009bcc:	6800      	ldr	r0, [r0, #0]
 8009bce:	f380 8808 	msr	MSP, r0
 8009bd2:	f04f 0000 	mov.w	r0, #0
 8009bd6:	f380 8814 	msr	CONTROL, r0
 8009bda:	b662      	cpsie	i
 8009bdc:	b661      	cpsie	f
 8009bde:	f3bf 8f4f 	dsb	sy
 8009be2:	f3bf 8f6f 	isb	sy
 8009be6:	df00      	svc	0
 8009be8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009bea:	bf00      	nop
 8009bec:	e000ed08 	.word	0xe000ed08

08009bf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b086      	sub	sp, #24
 8009bf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009bf6:	4b47      	ldr	r3, [pc, #284]	@ (8009d14 <xPortStartScheduler+0x124>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	4a47      	ldr	r2, [pc, #284]	@ (8009d18 <xPortStartScheduler+0x128>)
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d10b      	bne.n	8009c18 <xPortStartScheduler+0x28>
	__asm volatile
 8009c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c04:	f383 8811 	msr	BASEPRI, r3
 8009c08:	f3bf 8f6f 	isb	sy
 8009c0c:	f3bf 8f4f 	dsb	sy
 8009c10:	613b      	str	r3, [r7, #16]
}
 8009c12:	bf00      	nop
 8009c14:	bf00      	nop
 8009c16:	e7fd      	b.n	8009c14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009c18:	4b3e      	ldr	r3, [pc, #248]	@ (8009d14 <xPortStartScheduler+0x124>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	4a3f      	ldr	r2, [pc, #252]	@ (8009d1c <xPortStartScheduler+0x12c>)
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	d10b      	bne.n	8009c3a <xPortStartScheduler+0x4a>
	__asm volatile
 8009c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c26:	f383 8811 	msr	BASEPRI, r3
 8009c2a:	f3bf 8f6f 	isb	sy
 8009c2e:	f3bf 8f4f 	dsb	sy
 8009c32:	60fb      	str	r3, [r7, #12]
}
 8009c34:	bf00      	nop
 8009c36:	bf00      	nop
 8009c38:	e7fd      	b.n	8009c36 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009c3a:	4b39      	ldr	r3, [pc, #228]	@ (8009d20 <xPortStartScheduler+0x130>)
 8009c3c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009c3e:	697b      	ldr	r3, [r7, #20]
 8009c40:	781b      	ldrb	r3, [r3, #0]
 8009c42:	b2db      	uxtb	r3, r3
 8009c44:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009c46:	697b      	ldr	r3, [r7, #20]
 8009c48:	22ff      	movs	r2, #255	@ 0xff
 8009c4a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009c4c:	697b      	ldr	r3, [r7, #20]
 8009c4e:	781b      	ldrb	r3, [r3, #0]
 8009c50:	b2db      	uxtb	r3, r3
 8009c52:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009c54:	78fb      	ldrb	r3, [r7, #3]
 8009c56:	b2db      	uxtb	r3, r3
 8009c58:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009c5c:	b2da      	uxtb	r2, r3
 8009c5e:	4b31      	ldr	r3, [pc, #196]	@ (8009d24 <xPortStartScheduler+0x134>)
 8009c60:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009c62:	4b31      	ldr	r3, [pc, #196]	@ (8009d28 <xPortStartScheduler+0x138>)
 8009c64:	2207      	movs	r2, #7
 8009c66:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009c68:	e009      	b.n	8009c7e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009c6a:	4b2f      	ldr	r3, [pc, #188]	@ (8009d28 <xPortStartScheduler+0x138>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	3b01      	subs	r3, #1
 8009c70:	4a2d      	ldr	r2, [pc, #180]	@ (8009d28 <xPortStartScheduler+0x138>)
 8009c72:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009c74:	78fb      	ldrb	r3, [r7, #3]
 8009c76:	b2db      	uxtb	r3, r3
 8009c78:	005b      	lsls	r3, r3, #1
 8009c7a:	b2db      	uxtb	r3, r3
 8009c7c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009c7e:	78fb      	ldrb	r3, [r7, #3]
 8009c80:	b2db      	uxtb	r3, r3
 8009c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c86:	2b80      	cmp	r3, #128	@ 0x80
 8009c88:	d0ef      	beq.n	8009c6a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009c8a:	4b27      	ldr	r3, [pc, #156]	@ (8009d28 <xPortStartScheduler+0x138>)
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f1c3 0307 	rsb	r3, r3, #7
 8009c92:	2b04      	cmp	r3, #4
 8009c94:	d00b      	beq.n	8009cae <xPortStartScheduler+0xbe>
	__asm volatile
 8009c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c9a:	f383 8811 	msr	BASEPRI, r3
 8009c9e:	f3bf 8f6f 	isb	sy
 8009ca2:	f3bf 8f4f 	dsb	sy
 8009ca6:	60bb      	str	r3, [r7, #8]
}
 8009ca8:	bf00      	nop
 8009caa:	bf00      	nop
 8009cac:	e7fd      	b.n	8009caa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009cae:	4b1e      	ldr	r3, [pc, #120]	@ (8009d28 <xPortStartScheduler+0x138>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	021b      	lsls	r3, r3, #8
 8009cb4:	4a1c      	ldr	r2, [pc, #112]	@ (8009d28 <xPortStartScheduler+0x138>)
 8009cb6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009cb8:	4b1b      	ldr	r3, [pc, #108]	@ (8009d28 <xPortStartScheduler+0x138>)
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009cc0:	4a19      	ldr	r2, [pc, #100]	@ (8009d28 <xPortStartScheduler+0x138>)
 8009cc2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	b2da      	uxtb	r2, r3
 8009cc8:	697b      	ldr	r3, [r7, #20]
 8009cca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009ccc:	4b17      	ldr	r3, [pc, #92]	@ (8009d2c <xPortStartScheduler+0x13c>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	4a16      	ldr	r2, [pc, #88]	@ (8009d2c <xPortStartScheduler+0x13c>)
 8009cd2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009cd6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009cd8:	4b14      	ldr	r3, [pc, #80]	@ (8009d2c <xPortStartScheduler+0x13c>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	4a13      	ldr	r2, [pc, #76]	@ (8009d2c <xPortStartScheduler+0x13c>)
 8009cde:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009ce2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009ce4:	f000 f8da 	bl	8009e9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009ce8:	4b11      	ldr	r3, [pc, #68]	@ (8009d30 <xPortStartScheduler+0x140>)
 8009cea:	2200      	movs	r2, #0
 8009cec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009cee:	f000 f8f9 	bl	8009ee4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009cf2:	4b10      	ldr	r3, [pc, #64]	@ (8009d34 <xPortStartScheduler+0x144>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	4a0f      	ldr	r2, [pc, #60]	@ (8009d34 <xPortStartScheduler+0x144>)
 8009cf8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009cfc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009cfe:	f7ff ff63 	bl	8009bc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009d02:	f7fe ff1b 	bl	8008b3c <vTaskSwitchContext>
	prvTaskExitError();
 8009d06:	f7ff ff17 	bl	8009b38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009d0a:	2300      	movs	r3, #0
}
 8009d0c:	4618      	mov	r0, r3
 8009d0e:	3718      	adds	r7, #24
 8009d10:	46bd      	mov	sp, r7
 8009d12:	bd80      	pop	{r7, pc}
 8009d14:	e000ed00 	.word	0xe000ed00
 8009d18:	410fc271 	.word	0x410fc271
 8009d1c:	410fc270 	.word	0x410fc270
 8009d20:	e000e400 	.word	0xe000e400
 8009d24:	200012e8 	.word	0x200012e8
 8009d28:	200012ec 	.word	0x200012ec
 8009d2c:	e000ed20 	.word	0xe000ed20
 8009d30:	20000034 	.word	0x20000034
 8009d34:	e000ef34 	.word	0xe000ef34

08009d38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009d38:	b480      	push	{r7}
 8009d3a:	b083      	sub	sp, #12
 8009d3c:	af00      	add	r7, sp, #0
	__asm volatile
 8009d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d42:	f383 8811 	msr	BASEPRI, r3
 8009d46:	f3bf 8f6f 	isb	sy
 8009d4a:	f3bf 8f4f 	dsb	sy
 8009d4e:	607b      	str	r3, [r7, #4]
}
 8009d50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009d52:	4b10      	ldr	r3, [pc, #64]	@ (8009d94 <vPortEnterCritical+0x5c>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	3301      	adds	r3, #1
 8009d58:	4a0e      	ldr	r2, [pc, #56]	@ (8009d94 <vPortEnterCritical+0x5c>)
 8009d5a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8009d94 <vPortEnterCritical+0x5c>)
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	2b01      	cmp	r3, #1
 8009d62:	d110      	bne.n	8009d86 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009d64:	4b0c      	ldr	r3, [pc, #48]	@ (8009d98 <vPortEnterCritical+0x60>)
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	b2db      	uxtb	r3, r3
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d00b      	beq.n	8009d86 <vPortEnterCritical+0x4e>
	__asm volatile
 8009d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d72:	f383 8811 	msr	BASEPRI, r3
 8009d76:	f3bf 8f6f 	isb	sy
 8009d7a:	f3bf 8f4f 	dsb	sy
 8009d7e:	603b      	str	r3, [r7, #0]
}
 8009d80:	bf00      	nop
 8009d82:	bf00      	nop
 8009d84:	e7fd      	b.n	8009d82 <vPortEnterCritical+0x4a>
	}
}
 8009d86:	bf00      	nop
 8009d88:	370c      	adds	r7, #12
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d90:	4770      	bx	lr
 8009d92:	bf00      	nop
 8009d94:	20000034 	.word	0x20000034
 8009d98:	e000ed04 	.word	0xe000ed04

08009d9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b083      	sub	sp, #12
 8009da0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009da2:	4b12      	ldr	r3, [pc, #72]	@ (8009dec <vPortExitCritical+0x50>)
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d10b      	bne.n	8009dc2 <vPortExitCritical+0x26>
	__asm volatile
 8009daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dae:	f383 8811 	msr	BASEPRI, r3
 8009db2:	f3bf 8f6f 	isb	sy
 8009db6:	f3bf 8f4f 	dsb	sy
 8009dba:	607b      	str	r3, [r7, #4]
}
 8009dbc:	bf00      	nop
 8009dbe:	bf00      	nop
 8009dc0:	e7fd      	b.n	8009dbe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8009dec <vPortExitCritical+0x50>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	3b01      	subs	r3, #1
 8009dc8:	4a08      	ldr	r2, [pc, #32]	@ (8009dec <vPortExitCritical+0x50>)
 8009dca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009dcc:	4b07      	ldr	r3, [pc, #28]	@ (8009dec <vPortExitCritical+0x50>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d105      	bne.n	8009de0 <vPortExitCritical+0x44>
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	f383 8811 	msr	BASEPRI, r3
}
 8009dde:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009de0:	bf00      	nop
 8009de2:	370c      	adds	r7, #12
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr
 8009dec:	20000034 	.word	0x20000034

08009df0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009df0:	f3ef 8009 	mrs	r0, PSP
 8009df4:	f3bf 8f6f 	isb	sy
 8009df8:	4b15      	ldr	r3, [pc, #84]	@ (8009e50 <pxCurrentTCBConst>)
 8009dfa:	681a      	ldr	r2, [r3, #0]
 8009dfc:	f01e 0f10 	tst.w	lr, #16
 8009e00:	bf08      	it	eq
 8009e02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009e06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e0a:	6010      	str	r0, [r2, #0]
 8009e0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009e10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009e14:	f380 8811 	msr	BASEPRI, r0
 8009e18:	f3bf 8f4f 	dsb	sy
 8009e1c:	f3bf 8f6f 	isb	sy
 8009e20:	f7fe fe8c 	bl	8008b3c <vTaskSwitchContext>
 8009e24:	f04f 0000 	mov.w	r0, #0
 8009e28:	f380 8811 	msr	BASEPRI, r0
 8009e2c:	bc09      	pop	{r0, r3}
 8009e2e:	6819      	ldr	r1, [r3, #0]
 8009e30:	6808      	ldr	r0, [r1, #0]
 8009e32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e36:	f01e 0f10 	tst.w	lr, #16
 8009e3a:	bf08      	it	eq
 8009e3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009e40:	f380 8809 	msr	PSP, r0
 8009e44:	f3bf 8f6f 	isb	sy
 8009e48:	4770      	bx	lr
 8009e4a:	bf00      	nop
 8009e4c:	f3af 8000 	nop.w

08009e50 <pxCurrentTCBConst>:
 8009e50:	20000cbc 	.word	0x20000cbc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009e54:	bf00      	nop
 8009e56:	bf00      	nop

08009e58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b082      	sub	sp, #8
 8009e5c:	af00      	add	r7, sp, #0
	__asm volatile
 8009e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e62:	f383 8811 	msr	BASEPRI, r3
 8009e66:	f3bf 8f6f 	isb	sy
 8009e6a:	f3bf 8f4f 	dsb	sy
 8009e6e:	607b      	str	r3, [r7, #4]
}
 8009e70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009e72:	f7fe fda9 	bl	80089c8 <xTaskIncrementTick>
 8009e76:	4603      	mov	r3, r0
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d003      	beq.n	8009e84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009e7c:	4b06      	ldr	r3, [pc, #24]	@ (8009e98 <xPortSysTickHandler+0x40>)
 8009e7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e82:	601a      	str	r2, [r3, #0]
 8009e84:	2300      	movs	r3, #0
 8009e86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	f383 8811 	msr	BASEPRI, r3
}
 8009e8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009e90:	bf00      	nop
 8009e92:	3708      	adds	r7, #8
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bd80      	pop	{r7, pc}
 8009e98:	e000ed04 	.word	0xe000ed04

08009e9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009e9c:	b480      	push	{r7}
 8009e9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8009ed0 <vPortSetupTimerInterrupt+0x34>)
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8009ed4 <vPortSetupTimerInterrupt+0x38>)
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009eac:	4b0a      	ldr	r3, [pc, #40]	@ (8009ed8 <vPortSetupTimerInterrupt+0x3c>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8009edc <vPortSetupTimerInterrupt+0x40>)
 8009eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8009eb6:	099b      	lsrs	r3, r3, #6
 8009eb8:	4a09      	ldr	r2, [pc, #36]	@ (8009ee0 <vPortSetupTimerInterrupt+0x44>)
 8009eba:	3b01      	subs	r3, #1
 8009ebc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009ebe:	4b04      	ldr	r3, [pc, #16]	@ (8009ed0 <vPortSetupTimerInterrupt+0x34>)
 8009ec0:	2207      	movs	r2, #7
 8009ec2:	601a      	str	r2, [r3, #0]
}
 8009ec4:	bf00      	nop
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ecc:	4770      	bx	lr
 8009ece:	bf00      	nop
 8009ed0:	e000e010 	.word	0xe000e010
 8009ed4:	e000e018 	.word	0xe000e018
 8009ed8:	20000028 	.word	0x20000028
 8009edc:	10624dd3 	.word	0x10624dd3
 8009ee0:	e000e014 	.word	0xe000e014

08009ee4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009ee4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009ef4 <vPortEnableVFP+0x10>
 8009ee8:	6801      	ldr	r1, [r0, #0]
 8009eea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009eee:	6001      	str	r1, [r0, #0]
 8009ef0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009ef2:	bf00      	nop
 8009ef4:	e000ed88 	.word	0xe000ed88

08009ef8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009ef8:	b480      	push	{r7}
 8009efa:	b085      	sub	sp, #20
 8009efc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009efe:	f3ef 8305 	mrs	r3, IPSR
 8009f02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	2b0f      	cmp	r3, #15
 8009f08:	d915      	bls.n	8009f36 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009f0a:	4a18      	ldr	r2, [pc, #96]	@ (8009f6c <vPortValidateInterruptPriority+0x74>)
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	4413      	add	r3, r2
 8009f10:	781b      	ldrb	r3, [r3, #0]
 8009f12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009f14:	4b16      	ldr	r3, [pc, #88]	@ (8009f70 <vPortValidateInterruptPriority+0x78>)
 8009f16:	781b      	ldrb	r3, [r3, #0]
 8009f18:	7afa      	ldrb	r2, [r7, #11]
 8009f1a:	429a      	cmp	r2, r3
 8009f1c:	d20b      	bcs.n	8009f36 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f22:	f383 8811 	msr	BASEPRI, r3
 8009f26:	f3bf 8f6f 	isb	sy
 8009f2a:	f3bf 8f4f 	dsb	sy
 8009f2e:	607b      	str	r3, [r7, #4]
}
 8009f30:	bf00      	nop
 8009f32:	bf00      	nop
 8009f34:	e7fd      	b.n	8009f32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009f36:	4b0f      	ldr	r3, [pc, #60]	@ (8009f74 <vPortValidateInterruptPriority+0x7c>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009f3e:	4b0e      	ldr	r3, [pc, #56]	@ (8009f78 <vPortValidateInterruptPriority+0x80>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	429a      	cmp	r2, r3
 8009f44:	d90b      	bls.n	8009f5e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f4a:	f383 8811 	msr	BASEPRI, r3
 8009f4e:	f3bf 8f6f 	isb	sy
 8009f52:	f3bf 8f4f 	dsb	sy
 8009f56:	603b      	str	r3, [r7, #0]
}
 8009f58:	bf00      	nop
 8009f5a:	bf00      	nop
 8009f5c:	e7fd      	b.n	8009f5a <vPortValidateInterruptPriority+0x62>
	}
 8009f5e:	bf00      	nop
 8009f60:	3714      	adds	r7, #20
 8009f62:	46bd      	mov	sp, r7
 8009f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f68:	4770      	bx	lr
 8009f6a:	bf00      	nop
 8009f6c:	e000e3f0 	.word	0xe000e3f0
 8009f70:	200012e8 	.word	0x200012e8
 8009f74:	e000ed0c 	.word	0xe000ed0c
 8009f78:	200012ec 	.word	0x200012ec

08009f7c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b08a      	sub	sp, #40	@ 0x28
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009f84:	2300      	movs	r3, #0
 8009f86:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009f88:	f7fe fc50 	bl	800882c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009f8c:	4b5c      	ldr	r3, [pc, #368]	@ (800a100 <pvPortMalloc+0x184>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d101      	bne.n	8009f98 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009f94:	f000 f924 	bl	800a1e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009f98:	4b5a      	ldr	r3, [pc, #360]	@ (800a104 <pvPortMalloc+0x188>)
 8009f9a:	681a      	ldr	r2, [r3, #0]
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	4013      	ands	r3, r2
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	f040 8095 	bne.w	800a0d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d01e      	beq.n	8009fea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009fac:	2208      	movs	r2, #8
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	4413      	add	r3, r2
 8009fb2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	f003 0307 	and.w	r3, r3, #7
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d015      	beq.n	8009fea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f023 0307 	bic.w	r3, r3, #7
 8009fc4:	3308      	adds	r3, #8
 8009fc6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	f003 0307 	and.w	r3, r3, #7
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d00b      	beq.n	8009fea <pvPortMalloc+0x6e>
	__asm volatile
 8009fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fd6:	f383 8811 	msr	BASEPRI, r3
 8009fda:	f3bf 8f6f 	isb	sy
 8009fde:	f3bf 8f4f 	dsb	sy
 8009fe2:	617b      	str	r3, [r7, #20]
}
 8009fe4:	bf00      	nop
 8009fe6:	bf00      	nop
 8009fe8:	e7fd      	b.n	8009fe6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d06f      	beq.n	800a0d0 <pvPortMalloc+0x154>
 8009ff0:	4b45      	ldr	r3, [pc, #276]	@ (800a108 <pvPortMalloc+0x18c>)
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	687a      	ldr	r2, [r7, #4]
 8009ff6:	429a      	cmp	r2, r3
 8009ff8:	d86a      	bhi.n	800a0d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009ffa:	4b44      	ldr	r3, [pc, #272]	@ (800a10c <pvPortMalloc+0x190>)
 8009ffc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009ffe:	4b43      	ldr	r3, [pc, #268]	@ (800a10c <pvPortMalloc+0x190>)
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a004:	e004      	b.n	800a010 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a008:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a00a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a012:	685b      	ldr	r3, [r3, #4]
 800a014:	687a      	ldr	r2, [r7, #4]
 800a016:	429a      	cmp	r2, r3
 800a018:	d903      	bls.n	800a022 <pvPortMalloc+0xa6>
 800a01a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d1f1      	bne.n	800a006 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a022:	4b37      	ldr	r3, [pc, #220]	@ (800a100 <pvPortMalloc+0x184>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a028:	429a      	cmp	r2, r3
 800a02a:	d051      	beq.n	800a0d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a02c:	6a3b      	ldr	r3, [r7, #32]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	2208      	movs	r2, #8
 800a032:	4413      	add	r3, r2
 800a034:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a038:	681a      	ldr	r2, [r3, #0]
 800a03a:	6a3b      	ldr	r3, [r7, #32]
 800a03c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a03e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a040:	685a      	ldr	r2, [r3, #4]
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	1ad2      	subs	r2, r2, r3
 800a046:	2308      	movs	r3, #8
 800a048:	005b      	lsls	r3, r3, #1
 800a04a:	429a      	cmp	r2, r3
 800a04c:	d920      	bls.n	800a090 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a04e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	4413      	add	r3, r2
 800a054:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a056:	69bb      	ldr	r3, [r7, #24]
 800a058:	f003 0307 	and.w	r3, r3, #7
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d00b      	beq.n	800a078 <pvPortMalloc+0xfc>
	__asm volatile
 800a060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a064:	f383 8811 	msr	BASEPRI, r3
 800a068:	f3bf 8f6f 	isb	sy
 800a06c:	f3bf 8f4f 	dsb	sy
 800a070:	613b      	str	r3, [r7, #16]
}
 800a072:	bf00      	nop
 800a074:	bf00      	nop
 800a076:	e7fd      	b.n	800a074 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a07a:	685a      	ldr	r2, [r3, #4]
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	1ad2      	subs	r2, r2, r3
 800a080:	69bb      	ldr	r3, [r7, #24]
 800a082:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a086:	687a      	ldr	r2, [r7, #4]
 800a088:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a08a:	69b8      	ldr	r0, [r7, #24]
 800a08c:	f000 f90a 	bl	800a2a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a090:	4b1d      	ldr	r3, [pc, #116]	@ (800a108 <pvPortMalloc+0x18c>)
 800a092:	681a      	ldr	r2, [r3, #0]
 800a094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a096:	685b      	ldr	r3, [r3, #4]
 800a098:	1ad3      	subs	r3, r2, r3
 800a09a:	4a1b      	ldr	r2, [pc, #108]	@ (800a108 <pvPortMalloc+0x18c>)
 800a09c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a09e:	4b1a      	ldr	r3, [pc, #104]	@ (800a108 <pvPortMalloc+0x18c>)
 800a0a0:	681a      	ldr	r2, [r3, #0]
 800a0a2:	4b1b      	ldr	r3, [pc, #108]	@ (800a110 <pvPortMalloc+0x194>)
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	429a      	cmp	r2, r3
 800a0a8:	d203      	bcs.n	800a0b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a0aa:	4b17      	ldr	r3, [pc, #92]	@ (800a108 <pvPortMalloc+0x18c>)
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	4a18      	ldr	r2, [pc, #96]	@ (800a110 <pvPortMalloc+0x194>)
 800a0b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a0b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0b4:	685a      	ldr	r2, [r3, #4]
 800a0b6:	4b13      	ldr	r3, [pc, #76]	@ (800a104 <pvPortMalloc+0x188>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	431a      	orrs	r2, r3
 800a0bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a0c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a0c6:	4b13      	ldr	r3, [pc, #76]	@ (800a114 <pvPortMalloc+0x198>)
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	4a11      	ldr	r2, [pc, #68]	@ (800a114 <pvPortMalloc+0x198>)
 800a0ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a0d0:	f7fe fbba 	bl	8008848 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a0d4:	69fb      	ldr	r3, [r7, #28]
 800a0d6:	f003 0307 	and.w	r3, r3, #7
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d00b      	beq.n	800a0f6 <pvPortMalloc+0x17a>
	__asm volatile
 800a0de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0e2:	f383 8811 	msr	BASEPRI, r3
 800a0e6:	f3bf 8f6f 	isb	sy
 800a0ea:	f3bf 8f4f 	dsb	sy
 800a0ee:	60fb      	str	r3, [r7, #12]
}
 800a0f0:	bf00      	nop
 800a0f2:	bf00      	nop
 800a0f4:	e7fd      	b.n	800a0f2 <pvPortMalloc+0x176>
	return pvReturn;
 800a0f6:	69fb      	ldr	r3, [r7, #28]
}
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	3728      	adds	r7, #40	@ 0x28
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bd80      	pop	{r7, pc}
 800a100:	20004ef8 	.word	0x20004ef8
 800a104:	20004f0c 	.word	0x20004f0c
 800a108:	20004efc 	.word	0x20004efc
 800a10c:	20004ef0 	.word	0x20004ef0
 800a110:	20004f00 	.word	0x20004f00
 800a114:	20004f04 	.word	0x20004f04

0800a118 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b086      	sub	sp, #24
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d04f      	beq.n	800a1ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a12a:	2308      	movs	r3, #8
 800a12c:	425b      	negs	r3, r3
 800a12e:	697a      	ldr	r2, [r7, #20]
 800a130:	4413      	add	r3, r2
 800a132:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a134:	697b      	ldr	r3, [r7, #20]
 800a136:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a138:	693b      	ldr	r3, [r7, #16]
 800a13a:	685a      	ldr	r2, [r3, #4]
 800a13c:	4b25      	ldr	r3, [pc, #148]	@ (800a1d4 <vPortFree+0xbc>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4013      	ands	r3, r2
 800a142:	2b00      	cmp	r3, #0
 800a144:	d10b      	bne.n	800a15e <vPortFree+0x46>
	__asm volatile
 800a146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a14a:	f383 8811 	msr	BASEPRI, r3
 800a14e:	f3bf 8f6f 	isb	sy
 800a152:	f3bf 8f4f 	dsb	sy
 800a156:	60fb      	str	r3, [r7, #12]
}
 800a158:	bf00      	nop
 800a15a:	bf00      	nop
 800a15c:	e7fd      	b.n	800a15a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a15e:	693b      	ldr	r3, [r7, #16]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d00b      	beq.n	800a17e <vPortFree+0x66>
	__asm volatile
 800a166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a16a:	f383 8811 	msr	BASEPRI, r3
 800a16e:	f3bf 8f6f 	isb	sy
 800a172:	f3bf 8f4f 	dsb	sy
 800a176:	60bb      	str	r3, [r7, #8]
}
 800a178:	bf00      	nop
 800a17a:	bf00      	nop
 800a17c:	e7fd      	b.n	800a17a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a17e:	693b      	ldr	r3, [r7, #16]
 800a180:	685a      	ldr	r2, [r3, #4]
 800a182:	4b14      	ldr	r3, [pc, #80]	@ (800a1d4 <vPortFree+0xbc>)
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	4013      	ands	r3, r2
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d01e      	beq.n	800a1ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d11a      	bne.n	800a1ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a194:	693b      	ldr	r3, [r7, #16]
 800a196:	685a      	ldr	r2, [r3, #4]
 800a198:	4b0e      	ldr	r3, [pc, #56]	@ (800a1d4 <vPortFree+0xbc>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	43db      	mvns	r3, r3
 800a19e:	401a      	ands	r2, r3
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a1a4:	f7fe fb42 	bl	800882c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a1a8:	693b      	ldr	r3, [r7, #16]
 800a1aa:	685a      	ldr	r2, [r3, #4]
 800a1ac:	4b0a      	ldr	r3, [pc, #40]	@ (800a1d8 <vPortFree+0xc0>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	4413      	add	r3, r2
 800a1b2:	4a09      	ldr	r2, [pc, #36]	@ (800a1d8 <vPortFree+0xc0>)
 800a1b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a1b6:	6938      	ldr	r0, [r7, #16]
 800a1b8:	f000 f874 	bl	800a2a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a1bc:	4b07      	ldr	r3, [pc, #28]	@ (800a1dc <vPortFree+0xc4>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	3301      	adds	r3, #1
 800a1c2:	4a06      	ldr	r2, [pc, #24]	@ (800a1dc <vPortFree+0xc4>)
 800a1c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a1c6:	f7fe fb3f 	bl	8008848 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a1ca:	bf00      	nop
 800a1cc:	3718      	adds	r7, #24
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}
 800a1d2:	bf00      	nop
 800a1d4:	20004f0c 	.word	0x20004f0c
 800a1d8:	20004efc 	.word	0x20004efc
 800a1dc:	20004f08 	.word	0x20004f08

0800a1e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b085      	sub	sp, #20
 800a1e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a1e6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a1ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a1ec:	4b27      	ldr	r3, [pc, #156]	@ (800a28c <prvHeapInit+0xac>)
 800a1ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	f003 0307 	and.w	r3, r3, #7
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d00c      	beq.n	800a214 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	3307      	adds	r3, #7
 800a1fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	f023 0307 	bic.w	r3, r3, #7
 800a206:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a208:	68ba      	ldr	r2, [r7, #8]
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	1ad3      	subs	r3, r2, r3
 800a20e:	4a1f      	ldr	r2, [pc, #124]	@ (800a28c <prvHeapInit+0xac>)
 800a210:	4413      	add	r3, r2
 800a212:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a218:	4a1d      	ldr	r2, [pc, #116]	@ (800a290 <prvHeapInit+0xb0>)
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a21e:	4b1c      	ldr	r3, [pc, #112]	@ (800a290 <prvHeapInit+0xb0>)
 800a220:	2200      	movs	r2, #0
 800a222:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	68ba      	ldr	r2, [r7, #8]
 800a228:	4413      	add	r3, r2
 800a22a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a22c:	2208      	movs	r2, #8
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	1a9b      	subs	r3, r3, r2
 800a232:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	f023 0307 	bic.w	r3, r3, #7
 800a23a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	4a15      	ldr	r2, [pc, #84]	@ (800a294 <prvHeapInit+0xb4>)
 800a240:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a242:	4b14      	ldr	r3, [pc, #80]	@ (800a294 <prvHeapInit+0xb4>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	2200      	movs	r2, #0
 800a248:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a24a:	4b12      	ldr	r3, [pc, #72]	@ (800a294 <prvHeapInit+0xb4>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	2200      	movs	r2, #0
 800a250:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a256:	683b      	ldr	r3, [r7, #0]
 800a258:	68fa      	ldr	r2, [r7, #12]
 800a25a:	1ad2      	subs	r2, r2, r3
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a260:	4b0c      	ldr	r3, [pc, #48]	@ (800a294 <prvHeapInit+0xb4>)
 800a262:	681a      	ldr	r2, [r3, #0]
 800a264:	683b      	ldr	r3, [r7, #0]
 800a266:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	685b      	ldr	r3, [r3, #4]
 800a26c:	4a0a      	ldr	r2, [pc, #40]	@ (800a298 <prvHeapInit+0xb8>)
 800a26e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	4a09      	ldr	r2, [pc, #36]	@ (800a29c <prvHeapInit+0xbc>)
 800a276:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a278:	4b09      	ldr	r3, [pc, #36]	@ (800a2a0 <prvHeapInit+0xc0>)
 800a27a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a27e:	601a      	str	r2, [r3, #0]
}
 800a280:	bf00      	nop
 800a282:	3714      	adds	r7, #20
 800a284:	46bd      	mov	sp, r7
 800a286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28a:	4770      	bx	lr
 800a28c:	200012f0 	.word	0x200012f0
 800a290:	20004ef0 	.word	0x20004ef0
 800a294:	20004ef8 	.word	0x20004ef8
 800a298:	20004f00 	.word	0x20004f00
 800a29c:	20004efc 	.word	0x20004efc
 800a2a0:	20004f0c 	.word	0x20004f0c

0800a2a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a2a4:	b480      	push	{r7}
 800a2a6:	b085      	sub	sp, #20
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a2ac:	4b28      	ldr	r3, [pc, #160]	@ (800a350 <prvInsertBlockIntoFreeList+0xac>)
 800a2ae:	60fb      	str	r3, [r7, #12]
 800a2b0:	e002      	b.n	800a2b8 <prvInsertBlockIntoFreeList+0x14>
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	60fb      	str	r3, [r7, #12]
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	687a      	ldr	r2, [r7, #4]
 800a2be:	429a      	cmp	r2, r3
 800a2c0:	d8f7      	bhi.n	800a2b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	685b      	ldr	r3, [r3, #4]
 800a2ca:	68ba      	ldr	r2, [r7, #8]
 800a2cc:	4413      	add	r3, r2
 800a2ce:	687a      	ldr	r2, [r7, #4]
 800a2d0:	429a      	cmp	r2, r3
 800a2d2:	d108      	bne.n	800a2e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	685a      	ldr	r2, [r3, #4]
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	685b      	ldr	r3, [r3, #4]
 800a2dc:	441a      	add	r2, r3
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	685b      	ldr	r3, [r3, #4]
 800a2ee:	68ba      	ldr	r2, [r7, #8]
 800a2f0:	441a      	add	r2, r3
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	429a      	cmp	r2, r3
 800a2f8:	d118      	bne.n	800a32c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681a      	ldr	r2, [r3, #0]
 800a2fe:	4b15      	ldr	r3, [pc, #84]	@ (800a354 <prvInsertBlockIntoFreeList+0xb0>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	429a      	cmp	r2, r3
 800a304:	d00d      	beq.n	800a322 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	685a      	ldr	r2, [r3, #4]
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	685b      	ldr	r3, [r3, #4]
 800a310:	441a      	add	r2, r3
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	681a      	ldr	r2, [r3, #0]
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	601a      	str	r2, [r3, #0]
 800a320:	e008      	b.n	800a334 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a322:	4b0c      	ldr	r3, [pc, #48]	@ (800a354 <prvInsertBlockIntoFreeList+0xb0>)
 800a324:	681a      	ldr	r2, [r3, #0]
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	601a      	str	r2, [r3, #0]
 800a32a:	e003      	b.n	800a334 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	681a      	ldr	r2, [r3, #0]
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a334:	68fa      	ldr	r2, [r7, #12]
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	429a      	cmp	r2, r3
 800a33a:	d002      	beq.n	800a342 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	687a      	ldr	r2, [r7, #4]
 800a340:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a342:	bf00      	nop
 800a344:	3714      	adds	r7, #20
 800a346:	46bd      	mov	sp, r7
 800a348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34c:	4770      	bx	lr
 800a34e:	bf00      	nop
 800a350:	20004ef0 	.word	0x20004ef0
 800a354:	20004ef8 	.word	0x20004ef8

0800a358 <__cvt>:
 800a358:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a35c:	ec57 6b10 	vmov	r6, r7, d0
 800a360:	2f00      	cmp	r7, #0
 800a362:	460c      	mov	r4, r1
 800a364:	4619      	mov	r1, r3
 800a366:	463b      	mov	r3, r7
 800a368:	bfbb      	ittet	lt
 800a36a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a36e:	461f      	movlt	r7, r3
 800a370:	2300      	movge	r3, #0
 800a372:	232d      	movlt	r3, #45	@ 0x2d
 800a374:	700b      	strb	r3, [r1, #0]
 800a376:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a378:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a37c:	4691      	mov	r9, r2
 800a37e:	f023 0820 	bic.w	r8, r3, #32
 800a382:	bfbc      	itt	lt
 800a384:	4632      	movlt	r2, r6
 800a386:	4616      	movlt	r6, r2
 800a388:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a38c:	d005      	beq.n	800a39a <__cvt+0x42>
 800a38e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a392:	d100      	bne.n	800a396 <__cvt+0x3e>
 800a394:	3401      	adds	r4, #1
 800a396:	2102      	movs	r1, #2
 800a398:	e000      	b.n	800a39c <__cvt+0x44>
 800a39a:	2103      	movs	r1, #3
 800a39c:	ab03      	add	r3, sp, #12
 800a39e:	9301      	str	r3, [sp, #4]
 800a3a0:	ab02      	add	r3, sp, #8
 800a3a2:	9300      	str	r3, [sp, #0]
 800a3a4:	ec47 6b10 	vmov	d0, r6, r7
 800a3a8:	4653      	mov	r3, sl
 800a3aa:	4622      	mov	r2, r4
 800a3ac:	f000 ff24 	bl	800b1f8 <_dtoa_r>
 800a3b0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a3b4:	4605      	mov	r5, r0
 800a3b6:	d119      	bne.n	800a3ec <__cvt+0x94>
 800a3b8:	f019 0f01 	tst.w	r9, #1
 800a3bc:	d00e      	beq.n	800a3dc <__cvt+0x84>
 800a3be:	eb00 0904 	add.w	r9, r0, r4
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	4630      	mov	r0, r6
 800a3c8:	4639      	mov	r1, r7
 800a3ca:	f7f6 fb85 	bl	8000ad8 <__aeabi_dcmpeq>
 800a3ce:	b108      	cbz	r0, 800a3d4 <__cvt+0x7c>
 800a3d0:	f8cd 900c 	str.w	r9, [sp, #12]
 800a3d4:	2230      	movs	r2, #48	@ 0x30
 800a3d6:	9b03      	ldr	r3, [sp, #12]
 800a3d8:	454b      	cmp	r3, r9
 800a3da:	d31e      	bcc.n	800a41a <__cvt+0xc2>
 800a3dc:	9b03      	ldr	r3, [sp, #12]
 800a3de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a3e0:	1b5b      	subs	r3, r3, r5
 800a3e2:	4628      	mov	r0, r5
 800a3e4:	6013      	str	r3, [r2, #0]
 800a3e6:	b004      	add	sp, #16
 800a3e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a3f0:	eb00 0904 	add.w	r9, r0, r4
 800a3f4:	d1e5      	bne.n	800a3c2 <__cvt+0x6a>
 800a3f6:	7803      	ldrb	r3, [r0, #0]
 800a3f8:	2b30      	cmp	r3, #48	@ 0x30
 800a3fa:	d10a      	bne.n	800a412 <__cvt+0xba>
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	2300      	movs	r3, #0
 800a400:	4630      	mov	r0, r6
 800a402:	4639      	mov	r1, r7
 800a404:	f7f6 fb68 	bl	8000ad8 <__aeabi_dcmpeq>
 800a408:	b918      	cbnz	r0, 800a412 <__cvt+0xba>
 800a40a:	f1c4 0401 	rsb	r4, r4, #1
 800a40e:	f8ca 4000 	str.w	r4, [sl]
 800a412:	f8da 3000 	ldr.w	r3, [sl]
 800a416:	4499      	add	r9, r3
 800a418:	e7d3      	b.n	800a3c2 <__cvt+0x6a>
 800a41a:	1c59      	adds	r1, r3, #1
 800a41c:	9103      	str	r1, [sp, #12]
 800a41e:	701a      	strb	r2, [r3, #0]
 800a420:	e7d9      	b.n	800a3d6 <__cvt+0x7e>

0800a422 <__exponent>:
 800a422:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a424:	2900      	cmp	r1, #0
 800a426:	bfba      	itte	lt
 800a428:	4249      	neglt	r1, r1
 800a42a:	232d      	movlt	r3, #45	@ 0x2d
 800a42c:	232b      	movge	r3, #43	@ 0x2b
 800a42e:	2909      	cmp	r1, #9
 800a430:	7002      	strb	r2, [r0, #0]
 800a432:	7043      	strb	r3, [r0, #1]
 800a434:	dd29      	ble.n	800a48a <__exponent+0x68>
 800a436:	f10d 0307 	add.w	r3, sp, #7
 800a43a:	461d      	mov	r5, r3
 800a43c:	270a      	movs	r7, #10
 800a43e:	461a      	mov	r2, r3
 800a440:	fbb1 f6f7 	udiv	r6, r1, r7
 800a444:	fb07 1416 	mls	r4, r7, r6, r1
 800a448:	3430      	adds	r4, #48	@ 0x30
 800a44a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a44e:	460c      	mov	r4, r1
 800a450:	2c63      	cmp	r4, #99	@ 0x63
 800a452:	f103 33ff 	add.w	r3, r3, #4294967295
 800a456:	4631      	mov	r1, r6
 800a458:	dcf1      	bgt.n	800a43e <__exponent+0x1c>
 800a45a:	3130      	adds	r1, #48	@ 0x30
 800a45c:	1e94      	subs	r4, r2, #2
 800a45e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a462:	1c41      	adds	r1, r0, #1
 800a464:	4623      	mov	r3, r4
 800a466:	42ab      	cmp	r3, r5
 800a468:	d30a      	bcc.n	800a480 <__exponent+0x5e>
 800a46a:	f10d 0309 	add.w	r3, sp, #9
 800a46e:	1a9b      	subs	r3, r3, r2
 800a470:	42ac      	cmp	r4, r5
 800a472:	bf88      	it	hi
 800a474:	2300      	movhi	r3, #0
 800a476:	3302      	adds	r3, #2
 800a478:	4403      	add	r3, r0
 800a47a:	1a18      	subs	r0, r3, r0
 800a47c:	b003      	add	sp, #12
 800a47e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a480:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a484:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a488:	e7ed      	b.n	800a466 <__exponent+0x44>
 800a48a:	2330      	movs	r3, #48	@ 0x30
 800a48c:	3130      	adds	r1, #48	@ 0x30
 800a48e:	7083      	strb	r3, [r0, #2]
 800a490:	70c1      	strb	r1, [r0, #3]
 800a492:	1d03      	adds	r3, r0, #4
 800a494:	e7f1      	b.n	800a47a <__exponent+0x58>
	...

0800a498 <_printf_float>:
 800a498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a49c:	b08d      	sub	sp, #52	@ 0x34
 800a49e:	460c      	mov	r4, r1
 800a4a0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a4a4:	4616      	mov	r6, r2
 800a4a6:	461f      	mov	r7, r3
 800a4a8:	4605      	mov	r5, r0
 800a4aa:	f000 fd3f 	bl	800af2c <_localeconv_r>
 800a4ae:	6803      	ldr	r3, [r0, #0]
 800a4b0:	9304      	str	r3, [sp, #16]
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	f7f5 fee4 	bl	8000280 <strlen>
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	930a      	str	r3, [sp, #40]	@ 0x28
 800a4bc:	f8d8 3000 	ldr.w	r3, [r8]
 800a4c0:	9005      	str	r0, [sp, #20]
 800a4c2:	3307      	adds	r3, #7
 800a4c4:	f023 0307 	bic.w	r3, r3, #7
 800a4c8:	f103 0208 	add.w	r2, r3, #8
 800a4cc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a4d0:	f8d4 b000 	ldr.w	fp, [r4]
 800a4d4:	f8c8 2000 	str.w	r2, [r8]
 800a4d8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a4dc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a4e0:	9307      	str	r3, [sp, #28]
 800a4e2:	f8cd 8018 	str.w	r8, [sp, #24]
 800a4e6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a4ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4ee:	4b9c      	ldr	r3, [pc, #624]	@ (800a760 <_printf_float+0x2c8>)
 800a4f0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4f4:	f7f6 fb22 	bl	8000b3c <__aeabi_dcmpun>
 800a4f8:	bb70      	cbnz	r0, 800a558 <_printf_float+0xc0>
 800a4fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4fe:	4b98      	ldr	r3, [pc, #608]	@ (800a760 <_printf_float+0x2c8>)
 800a500:	f04f 32ff 	mov.w	r2, #4294967295
 800a504:	f7f6 fafc 	bl	8000b00 <__aeabi_dcmple>
 800a508:	bb30      	cbnz	r0, 800a558 <_printf_float+0xc0>
 800a50a:	2200      	movs	r2, #0
 800a50c:	2300      	movs	r3, #0
 800a50e:	4640      	mov	r0, r8
 800a510:	4649      	mov	r1, r9
 800a512:	f7f6 faeb 	bl	8000aec <__aeabi_dcmplt>
 800a516:	b110      	cbz	r0, 800a51e <_printf_float+0x86>
 800a518:	232d      	movs	r3, #45	@ 0x2d
 800a51a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a51e:	4a91      	ldr	r2, [pc, #580]	@ (800a764 <_printf_float+0x2cc>)
 800a520:	4b91      	ldr	r3, [pc, #580]	@ (800a768 <_printf_float+0x2d0>)
 800a522:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a526:	bf94      	ite	ls
 800a528:	4690      	movls	r8, r2
 800a52a:	4698      	movhi	r8, r3
 800a52c:	2303      	movs	r3, #3
 800a52e:	6123      	str	r3, [r4, #16]
 800a530:	f02b 0304 	bic.w	r3, fp, #4
 800a534:	6023      	str	r3, [r4, #0]
 800a536:	f04f 0900 	mov.w	r9, #0
 800a53a:	9700      	str	r7, [sp, #0]
 800a53c:	4633      	mov	r3, r6
 800a53e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a540:	4621      	mov	r1, r4
 800a542:	4628      	mov	r0, r5
 800a544:	f000 f9d2 	bl	800a8ec <_printf_common>
 800a548:	3001      	adds	r0, #1
 800a54a:	f040 808d 	bne.w	800a668 <_printf_float+0x1d0>
 800a54e:	f04f 30ff 	mov.w	r0, #4294967295
 800a552:	b00d      	add	sp, #52	@ 0x34
 800a554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a558:	4642      	mov	r2, r8
 800a55a:	464b      	mov	r3, r9
 800a55c:	4640      	mov	r0, r8
 800a55e:	4649      	mov	r1, r9
 800a560:	f7f6 faec 	bl	8000b3c <__aeabi_dcmpun>
 800a564:	b140      	cbz	r0, 800a578 <_printf_float+0xe0>
 800a566:	464b      	mov	r3, r9
 800a568:	2b00      	cmp	r3, #0
 800a56a:	bfbc      	itt	lt
 800a56c:	232d      	movlt	r3, #45	@ 0x2d
 800a56e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a572:	4a7e      	ldr	r2, [pc, #504]	@ (800a76c <_printf_float+0x2d4>)
 800a574:	4b7e      	ldr	r3, [pc, #504]	@ (800a770 <_printf_float+0x2d8>)
 800a576:	e7d4      	b.n	800a522 <_printf_float+0x8a>
 800a578:	6863      	ldr	r3, [r4, #4]
 800a57a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a57e:	9206      	str	r2, [sp, #24]
 800a580:	1c5a      	adds	r2, r3, #1
 800a582:	d13b      	bne.n	800a5fc <_printf_float+0x164>
 800a584:	2306      	movs	r3, #6
 800a586:	6063      	str	r3, [r4, #4]
 800a588:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a58c:	2300      	movs	r3, #0
 800a58e:	6022      	str	r2, [r4, #0]
 800a590:	9303      	str	r3, [sp, #12]
 800a592:	ab0a      	add	r3, sp, #40	@ 0x28
 800a594:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a598:	ab09      	add	r3, sp, #36	@ 0x24
 800a59a:	9300      	str	r3, [sp, #0]
 800a59c:	6861      	ldr	r1, [r4, #4]
 800a59e:	ec49 8b10 	vmov	d0, r8, r9
 800a5a2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a5a6:	4628      	mov	r0, r5
 800a5a8:	f7ff fed6 	bl	800a358 <__cvt>
 800a5ac:	9b06      	ldr	r3, [sp, #24]
 800a5ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a5b0:	2b47      	cmp	r3, #71	@ 0x47
 800a5b2:	4680      	mov	r8, r0
 800a5b4:	d129      	bne.n	800a60a <_printf_float+0x172>
 800a5b6:	1cc8      	adds	r0, r1, #3
 800a5b8:	db02      	blt.n	800a5c0 <_printf_float+0x128>
 800a5ba:	6863      	ldr	r3, [r4, #4]
 800a5bc:	4299      	cmp	r1, r3
 800a5be:	dd41      	ble.n	800a644 <_printf_float+0x1ac>
 800a5c0:	f1aa 0a02 	sub.w	sl, sl, #2
 800a5c4:	fa5f fa8a 	uxtb.w	sl, sl
 800a5c8:	3901      	subs	r1, #1
 800a5ca:	4652      	mov	r2, sl
 800a5cc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a5d0:	9109      	str	r1, [sp, #36]	@ 0x24
 800a5d2:	f7ff ff26 	bl	800a422 <__exponent>
 800a5d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a5d8:	1813      	adds	r3, r2, r0
 800a5da:	2a01      	cmp	r2, #1
 800a5dc:	4681      	mov	r9, r0
 800a5de:	6123      	str	r3, [r4, #16]
 800a5e0:	dc02      	bgt.n	800a5e8 <_printf_float+0x150>
 800a5e2:	6822      	ldr	r2, [r4, #0]
 800a5e4:	07d2      	lsls	r2, r2, #31
 800a5e6:	d501      	bpl.n	800a5ec <_printf_float+0x154>
 800a5e8:	3301      	adds	r3, #1
 800a5ea:	6123      	str	r3, [r4, #16]
 800a5ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d0a2      	beq.n	800a53a <_printf_float+0xa2>
 800a5f4:	232d      	movs	r3, #45	@ 0x2d
 800a5f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5fa:	e79e      	b.n	800a53a <_printf_float+0xa2>
 800a5fc:	9a06      	ldr	r2, [sp, #24]
 800a5fe:	2a47      	cmp	r2, #71	@ 0x47
 800a600:	d1c2      	bne.n	800a588 <_printf_float+0xf0>
 800a602:	2b00      	cmp	r3, #0
 800a604:	d1c0      	bne.n	800a588 <_printf_float+0xf0>
 800a606:	2301      	movs	r3, #1
 800a608:	e7bd      	b.n	800a586 <_printf_float+0xee>
 800a60a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a60e:	d9db      	bls.n	800a5c8 <_printf_float+0x130>
 800a610:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a614:	d118      	bne.n	800a648 <_printf_float+0x1b0>
 800a616:	2900      	cmp	r1, #0
 800a618:	6863      	ldr	r3, [r4, #4]
 800a61a:	dd0b      	ble.n	800a634 <_printf_float+0x19c>
 800a61c:	6121      	str	r1, [r4, #16]
 800a61e:	b913      	cbnz	r3, 800a626 <_printf_float+0x18e>
 800a620:	6822      	ldr	r2, [r4, #0]
 800a622:	07d0      	lsls	r0, r2, #31
 800a624:	d502      	bpl.n	800a62c <_printf_float+0x194>
 800a626:	3301      	adds	r3, #1
 800a628:	440b      	add	r3, r1
 800a62a:	6123      	str	r3, [r4, #16]
 800a62c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a62e:	f04f 0900 	mov.w	r9, #0
 800a632:	e7db      	b.n	800a5ec <_printf_float+0x154>
 800a634:	b913      	cbnz	r3, 800a63c <_printf_float+0x1a4>
 800a636:	6822      	ldr	r2, [r4, #0]
 800a638:	07d2      	lsls	r2, r2, #31
 800a63a:	d501      	bpl.n	800a640 <_printf_float+0x1a8>
 800a63c:	3302      	adds	r3, #2
 800a63e:	e7f4      	b.n	800a62a <_printf_float+0x192>
 800a640:	2301      	movs	r3, #1
 800a642:	e7f2      	b.n	800a62a <_printf_float+0x192>
 800a644:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a648:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a64a:	4299      	cmp	r1, r3
 800a64c:	db05      	blt.n	800a65a <_printf_float+0x1c2>
 800a64e:	6823      	ldr	r3, [r4, #0]
 800a650:	6121      	str	r1, [r4, #16]
 800a652:	07d8      	lsls	r0, r3, #31
 800a654:	d5ea      	bpl.n	800a62c <_printf_float+0x194>
 800a656:	1c4b      	adds	r3, r1, #1
 800a658:	e7e7      	b.n	800a62a <_printf_float+0x192>
 800a65a:	2900      	cmp	r1, #0
 800a65c:	bfd4      	ite	le
 800a65e:	f1c1 0202 	rsble	r2, r1, #2
 800a662:	2201      	movgt	r2, #1
 800a664:	4413      	add	r3, r2
 800a666:	e7e0      	b.n	800a62a <_printf_float+0x192>
 800a668:	6823      	ldr	r3, [r4, #0]
 800a66a:	055a      	lsls	r2, r3, #21
 800a66c:	d407      	bmi.n	800a67e <_printf_float+0x1e6>
 800a66e:	6923      	ldr	r3, [r4, #16]
 800a670:	4642      	mov	r2, r8
 800a672:	4631      	mov	r1, r6
 800a674:	4628      	mov	r0, r5
 800a676:	47b8      	blx	r7
 800a678:	3001      	adds	r0, #1
 800a67a:	d12b      	bne.n	800a6d4 <_printf_float+0x23c>
 800a67c:	e767      	b.n	800a54e <_printf_float+0xb6>
 800a67e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a682:	f240 80dd 	bls.w	800a840 <_printf_float+0x3a8>
 800a686:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a68a:	2200      	movs	r2, #0
 800a68c:	2300      	movs	r3, #0
 800a68e:	f7f6 fa23 	bl	8000ad8 <__aeabi_dcmpeq>
 800a692:	2800      	cmp	r0, #0
 800a694:	d033      	beq.n	800a6fe <_printf_float+0x266>
 800a696:	4a37      	ldr	r2, [pc, #220]	@ (800a774 <_printf_float+0x2dc>)
 800a698:	2301      	movs	r3, #1
 800a69a:	4631      	mov	r1, r6
 800a69c:	4628      	mov	r0, r5
 800a69e:	47b8      	blx	r7
 800a6a0:	3001      	adds	r0, #1
 800a6a2:	f43f af54 	beq.w	800a54e <_printf_float+0xb6>
 800a6a6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a6aa:	4543      	cmp	r3, r8
 800a6ac:	db02      	blt.n	800a6b4 <_printf_float+0x21c>
 800a6ae:	6823      	ldr	r3, [r4, #0]
 800a6b0:	07d8      	lsls	r0, r3, #31
 800a6b2:	d50f      	bpl.n	800a6d4 <_printf_float+0x23c>
 800a6b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6b8:	4631      	mov	r1, r6
 800a6ba:	4628      	mov	r0, r5
 800a6bc:	47b8      	blx	r7
 800a6be:	3001      	adds	r0, #1
 800a6c0:	f43f af45 	beq.w	800a54e <_printf_float+0xb6>
 800a6c4:	f04f 0900 	mov.w	r9, #0
 800a6c8:	f108 38ff 	add.w	r8, r8, #4294967295
 800a6cc:	f104 0a1a 	add.w	sl, r4, #26
 800a6d0:	45c8      	cmp	r8, r9
 800a6d2:	dc09      	bgt.n	800a6e8 <_printf_float+0x250>
 800a6d4:	6823      	ldr	r3, [r4, #0]
 800a6d6:	079b      	lsls	r3, r3, #30
 800a6d8:	f100 8103 	bmi.w	800a8e2 <_printf_float+0x44a>
 800a6dc:	68e0      	ldr	r0, [r4, #12]
 800a6de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a6e0:	4298      	cmp	r0, r3
 800a6e2:	bfb8      	it	lt
 800a6e4:	4618      	movlt	r0, r3
 800a6e6:	e734      	b.n	800a552 <_printf_float+0xba>
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	4652      	mov	r2, sl
 800a6ec:	4631      	mov	r1, r6
 800a6ee:	4628      	mov	r0, r5
 800a6f0:	47b8      	blx	r7
 800a6f2:	3001      	adds	r0, #1
 800a6f4:	f43f af2b 	beq.w	800a54e <_printf_float+0xb6>
 800a6f8:	f109 0901 	add.w	r9, r9, #1
 800a6fc:	e7e8      	b.n	800a6d0 <_printf_float+0x238>
 800a6fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a700:	2b00      	cmp	r3, #0
 800a702:	dc39      	bgt.n	800a778 <_printf_float+0x2e0>
 800a704:	4a1b      	ldr	r2, [pc, #108]	@ (800a774 <_printf_float+0x2dc>)
 800a706:	2301      	movs	r3, #1
 800a708:	4631      	mov	r1, r6
 800a70a:	4628      	mov	r0, r5
 800a70c:	47b8      	blx	r7
 800a70e:	3001      	adds	r0, #1
 800a710:	f43f af1d 	beq.w	800a54e <_printf_float+0xb6>
 800a714:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a718:	ea59 0303 	orrs.w	r3, r9, r3
 800a71c:	d102      	bne.n	800a724 <_printf_float+0x28c>
 800a71e:	6823      	ldr	r3, [r4, #0]
 800a720:	07d9      	lsls	r1, r3, #31
 800a722:	d5d7      	bpl.n	800a6d4 <_printf_float+0x23c>
 800a724:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a728:	4631      	mov	r1, r6
 800a72a:	4628      	mov	r0, r5
 800a72c:	47b8      	blx	r7
 800a72e:	3001      	adds	r0, #1
 800a730:	f43f af0d 	beq.w	800a54e <_printf_float+0xb6>
 800a734:	f04f 0a00 	mov.w	sl, #0
 800a738:	f104 0b1a 	add.w	fp, r4, #26
 800a73c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a73e:	425b      	negs	r3, r3
 800a740:	4553      	cmp	r3, sl
 800a742:	dc01      	bgt.n	800a748 <_printf_float+0x2b0>
 800a744:	464b      	mov	r3, r9
 800a746:	e793      	b.n	800a670 <_printf_float+0x1d8>
 800a748:	2301      	movs	r3, #1
 800a74a:	465a      	mov	r2, fp
 800a74c:	4631      	mov	r1, r6
 800a74e:	4628      	mov	r0, r5
 800a750:	47b8      	blx	r7
 800a752:	3001      	adds	r0, #1
 800a754:	f43f aefb 	beq.w	800a54e <_printf_float+0xb6>
 800a758:	f10a 0a01 	add.w	sl, sl, #1
 800a75c:	e7ee      	b.n	800a73c <_printf_float+0x2a4>
 800a75e:	bf00      	nop
 800a760:	7fefffff 	.word	0x7fefffff
 800a764:	0800df44 	.word	0x0800df44
 800a768:	0800df48 	.word	0x0800df48
 800a76c:	0800df4c 	.word	0x0800df4c
 800a770:	0800df50 	.word	0x0800df50
 800a774:	0800e17f 	.word	0x0800e17f
 800a778:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a77a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a77e:	4553      	cmp	r3, sl
 800a780:	bfa8      	it	ge
 800a782:	4653      	movge	r3, sl
 800a784:	2b00      	cmp	r3, #0
 800a786:	4699      	mov	r9, r3
 800a788:	dc36      	bgt.n	800a7f8 <_printf_float+0x360>
 800a78a:	f04f 0b00 	mov.w	fp, #0
 800a78e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a792:	f104 021a 	add.w	r2, r4, #26
 800a796:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a798:	9306      	str	r3, [sp, #24]
 800a79a:	eba3 0309 	sub.w	r3, r3, r9
 800a79e:	455b      	cmp	r3, fp
 800a7a0:	dc31      	bgt.n	800a806 <_printf_float+0x36e>
 800a7a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7a4:	459a      	cmp	sl, r3
 800a7a6:	dc3a      	bgt.n	800a81e <_printf_float+0x386>
 800a7a8:	6823      	ldr	r3, [r4, #0]
 800a7aa:	07da      	lsls	r2, r3, #31
 800a7ac:	d437      	bmi.n	800a81e <_printf_float+0x386>
 800a7ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7b0:	ebaa 0903 	sub.w	r9, sl, r3
 800a7b4:	9b06      	ldr	r3, [sp, #24]
 800a7b6:	ebaa 0303 	sub.w	r3, sl, r3
 800a7ba:	4599      	cmp	r9, r3
 800a7bc:	bfa8      	it	ge
 800a7be:	4699      	movge	r9, r3
 800a7c0:	f1b9 0f00 	cmp.w	r9, #0
 800a7c4:	dc33      	bgt.n	800a82e <_printf_float+0x396>
 800a7c6:	f04f 0800 	mov.w	r8, #0
 800a7ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a7ce:	f104 0b1a 	add.w	fp, r4, #26
 800a7d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7d4:	ebaa 0303 	sub.w	r3, sl, r3
 800a7d8:	eba3 0309 	sub.w	r3, r3, r9
 800a7dc:	4543      	cmp	r3, r8
 800a7de:	f77f af79 	ble.w	800a6d4 <_printf_float+0x23c>
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	465a      	mov	r2, fp
 800a7e6:	4631      	mov	r1, r6
 800a7e8:	4628      	mov	r0, r5
 800a7ea:	47b8      	blx	r7
 800a7ec:	3001      	adds	r0, #1
 800a7ee:	f43f aeae 	beq.w	800a54e <_printf_float+0xb6>
 800a7f2:	f108 0801 	add.w	r8, r8, #1
 800a7f6:	e7ec      	b.n	800a7d2 <_printf_float+0x33a>
 800a7f8:	4642      	mov	r2, r8
 800a7fa:	4631      	mov	r1, r6
 800a7fc:	4628      	mov	r0, r5
 800a7fe:	47b8      	blx	r7
 800a800:	3001      	adds	r0, #1
 800a802:	d1c2      	bne.n	800a78a <_printf_float+0x2f2>
 800a804:	e6a3      	b.n	800a54e <_printf_float+0xb6>
 800a806:	2301      	movs	r3, #1
 800a808:	4631      	mov	r1, r6
 800a80a:	4628      	mov	r0, r5
 800a80c:	9206      	str	r2, [sp, #24]
 800a80e:	47b8      	blx	r7
 800a810:	3001      	adds	r0, #1
 800a812:	f43f ae9c 	beq.w	800a54e <_printf_float+0xb6>
 800a816:	9a06      	ldr	r2, [sp, #24]
 800a818:	f10b 0b01 	add.w	fp, fp, #1
 800a81c:	e7bb      	b.n	800a796 <_printf_float+0x2fe>
 800a81e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a822:	4631      	mov	r1, r6
 800a824:	4628      	mov	r0, r5
 800a826:	47b8      	blx	r7
 800a828:	3001      	adds	r0, #1
 800a82a:	d1c0      	bne.n	800a7ae <_printf_float+0x316>
 800a82c:	e68f      	b.n	800a54e <_printf_float+0xb6>
 800a82e:	9a06      	ldr	r2, [sp, #24]
 800a830:	464b      	mov	r3, r9
 800a832:	4442      	add	r2, r8
 800a834:	4631      	mov	r1, r6
 800a836:	4628      	mov	r0, r5
 800a838:	47b8      	blx	r7
 800a83a:	3001      	adds	r0, #1
 800a83c:	d1c3      	bne.n	800a7c6 <_printf_float+0x32e>
 800a83e:	e686      	b.n	800a54e <_printf_float+0xb6>
 800a840:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a844:	f1ba 0f01 	cmp.w	sl, #1
 800a848:	dc01      	bgt.n	800a84e <_printf_float+0x3b6>
 800a84a:	07db      	lsls	r3, r3, #31
 800a84c:	d536      	bpl.n	800a8bc <_printf_float+0x424>
 800a84e:	2301      	movs	r3, #1
 800a850:	4642      	mov	r2, r8
 800a852:	4631      	mov	r1, r6
 800a854:	4628      	mov	r0, r5
 800a856:	47b8      	blx	r7
 800a858:	3001      	adds	r0, #1
 800a85a:	f43f ae78 	beq.w	800a54e <_printf_float+0xb6>
 800a85e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a862:	4631      	mov	r1, r6
 800a864:	4628      	mov	r0, r5
 800a866:	47b8      	blx	r7
 800a868:	3001      	adds	r0, #1
 800a86a:	f43f ae70 	beq.w	800a54e <_printf_float+0xb6>
 800a86e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a872:	2200      	movs	r2, #0
 800a874:	2300      	movs	r3, #0
 800a876:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a87a:	f7f6 f92d 	bl	8000ad8 <__aeabi_dcmpeq>
 800a87e:	b9c0      	cbnz	r0, 800a8b2 <_printf_float+0x41a>
 800a880:	4653      	mov	r3, sl
 800a882:	f108 0201 	add.w	r2, r8, #1
 800a886:	4631      	mov	r1, r6
 800a888:	4628      	mov	r0, r5
 800a88a:	47b8      	blx	r7
 800a88c:	3001      	adds	r0, #1
 800a88e:	d10c      	bne.n	800a8aa <_printf_float+0x412>
 800a890:	e65d      	b.n	800a54e <_printf_float+0xb6>
 800a892:	2301      	movs	r3, #1
 800a894:	465a      	mov	r2, fp
 800a896:	4631      	mov	r1, r6
 800a898:	4628      	mov	r0, r5
 800a89a:	47b8      	blx	r7
 800a89c:	3001      	adds	r0, #1
 800a89e:	f43f ae56 	beq.w	800a54e <_printf_float+0xb6>
 800a8a2:	f108 0801 	add.w	r8, r8, #1
 800a8a6:	45d0      	cmp	r8, sl
 800a8a8:	dbf3      	blt.n	800a892 <_printf_float+0x3fa>
 800a8aa:	464b      	mov	r3, r9
 800a8ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a8b0:	e6df      	b.n	800a672 <_printf_float+0x1da>
 800a8b2:	f04f 0800 	mov.w	r8, #0
 800a8b6:	f104 0b1a 	add.w	fp, r4, #26
 800a8ba:	e7f4      	b.n	800a8a6 <_printf_float+0x40e>
 800a8bc:	2301      	movs	r3, #1
 800a8be:	4642      	mov	r2, r8
 800a8c0:	e7e1      	b.n	800a886 <_printf_float+0x3ee>
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	464a      	mov	r2, r9
 800a8c6:	4631      	mov	r1, r6
 800a8c8:	4628      	mov	r0, r5
 800a8ca:	47b8      	blx	r7
 800a8cc:	3001      	adds	r0, #1
 800a8ce:	f43f ae3e 	beq.w	800a54e <_printf_float+0xb6>
 800a8d2:	f108 0801 	add.w	r8, r8, #1
 800a8d6:	68e3      	ldr	r3, [r4, #12]
 800a8d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a8da:	1a5b      	subs	r3, r3, r1
 800a8dc:	4543      	cmp	r3, r8
 800a8de:	dcf0      	bgt.n	800a8c2 <_printf_float+0x42a>
 800a8e0:	e6fc      	b.n	800a6dc <_printf_float+0x244>
 800a8e2:	f04f 0800 	mov.w	r8, #0
 800a8e6:	f104 0919 	add.w	r9, r4, #25
 800a8ea:	e7f4      	b.n	800a8d6 <_printf_float+0x43e>

0800a8ec <_printf_common>:
 800a8ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8f0:	4616      	mov	r6, r2
 800a8f2:	4698      	mov	r8, r3
 800a8f4:	688a      	ldr	r2, [r1, #8]
 800a8f6:	690b      	ldr	r3, [r1, #16]
 800a8f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a8fc:	4293      	cmp	r3, r2
 800a8fe:	bfb8      	it	lt
 800a900:	4613      	movlt	r3, r2
 800a902:	6033      	str	r3, [r6, #0]
 800a904:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a908:	4607      	mov	r7, r0
 800a90a:	460c      	mov	r4, r1
 800a90c:	b10a      	cbz	r2, 800a912 <_printf_common+0x26>
 800a90e:	3301      	adds	r3, #1
 800a910:	6033      	str	r3, [r6, #0]
 800a912:	6823      	ldr	r3, [r4, #0]
 800a914:	0699      	lsls	r1, r3, #26
 800a916:	bf42      	ittt	mi
 800a918:	6833      	ldrmi	r3, [r6, #0]
 800a91a:	3302      	addmi	r3, #2
 800a91c:	6033      	strmi	r3, [r6, #0]
 800a91e:	6825      	ldr	r5, [r4, #0]
 800a920:	f015 0506 	ands.w	r5, r5, #6
 800a924:	d106      	bne.n	800a934 <_printf_common+0x48>
 800a926:	f104 0a19 	add.w	sl, r4, #25
 800a92a:	68e3      	ldr	r3, [r4, #12]
 800a92c:	6832      	ldr	r2, [r6, #0]
 800a92e:	1a9b      	subs	r3, r3, r2
 800a930:	42ab      	cmp	r3, r5
 800a932:	dc26      	bgt.n	800a982 <_printf_common+0x96>
 800a934:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a938:	6822      	ldr	r2, [r4, #0]
 800a93a:	3b00      	subs	r3, #0
 800a93c:	bf18      	it	ne
 800a93e:	2301      	movne	r3, #1
 800a940:	0692      	lsls	r2, r2, #26
 800a942:	d42b      	bmi.n	800a99c <_printf_common+0xb0>
 800a944:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a948:	4641      	mov	r1, r8
 800a94a:	4638      	mov	r0, r7
 800a94c:	47c8      	blx	r9
 800a94e:	3001      	adds	r0, #1
 800a950:	d01e      	beq.n	800a990 <_printf_common+0xa4>
 800a952:	6823      	ldr	r3, [r4, #0]
 800a954:	6922      	ldr	r2, [r4, #16]
 800a956:	f003 0306 	and.w	r3, r3, #6
 800a95a:	2b04      	cmp	r3, #4
 800a95c:	bf02      	ittt	eq
 800a95e:	68e5      	ldreq	r5, [r4, #12]
 800a960:	6833      	ldreq	r3, [r6, #0]
 800a962:	1aed      	subeq	r5, r5, r3
 800a964:	68a3      	ldr	r3, [r4, #8]
 800a966:	bf0c      	ite	eq
 800a968:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a96c:	2500      	movne	r5, #0
 800a96e:	4293      	cmp	r3, r2
 800a970:	bfc4      	itt	gt
 800a972:	1a9b      	subgt	r3, r3, r2
 800a974:	18ed      	addgt	r5, r5, r3
 800a976:	2600      	movs	r6, #0
 800a978:	341a      	adds	r4, #26
 800a97a:	42b5      	cmp	r5, r6
 800a97c:	d11a      	bne.n	800a9b4 <_printf_common+0xc8>
 800a97e:	2000      	movs	r0, #0
 800a980:	e008      	b.n	800a994 <_printf_common+0xa8>
 800a982:	2301      	movs	r3, #1
 800a984:	4652      	mov	r2, sl
 800a986:	4641      	mov	r1, r8
 800a988:	4638      	mov	r0, r7
 800a98a:	47c8      	blx	r9
 800a98c:	3001      	adds	r0, #1
 800a98e:	d103      	bne.n	800a998 <_printf_common+0xac>
 800a990:	f04f 30ff 	mov.w	r0, #4294967295
 800a994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a998:	3501      	adds	r5, #1
 800a99a:	e7c6      	b.n	800a92a <_printf_common+0x3e>
 800a99c:	18e1      	adds	r1, r4, r3
 800a99e:	1c5a      	adds	r2, r3, #1
 800a9a0:	2030      	movs	r0, #48	@ 0x30
 800a9a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a9a6:	4422      	add	r2, r4
 800a9a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a9ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a9b0:	3302      	adds	r3, #2
 800a9b2:	e7c7      	b.n	800a944 <_printf_common+0x58>
 800a9b4:	2301      	movs	r3, #1
 800a9b6:	4622      	mov	r2, r4
 800a9b8:	4641      	mov	r1, r8
 800a9ba:	4638      	mov	r0, r7
 800a9bc:	47c8      	blx	r9
 800a9be:	3001      	adds	r0, #1
 800a9c0:	d0e6      	beq.n	800a990 <_printf_common+0xa4>
 800a9c2:	3601      	adds	r6, #1
 800a9c4:	e7d9      	b.n	800a97a <_printf_common+0x8e>
	...

0800a9c8 <_printf_i>:
 800a9c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a9cc:	7e0f      	ldrb	r7, [r1, #24]
 800a9ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a9d0:	2f78      	cmp	r7, #120	@ 0x78
 800a9d2:	4691      	mov	r9, r2
 800a9d4:	4680      	mov	r8, r0
 800a9d6:	460c      	mov	r4, r1
 800a9d8:	469a      	mov	sl, r3
 800a9da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a9de:	d807      	bhi.n	800a9f0 <_printf_i+0x28>
 800a9e0:	2f62      	cmp	r7, #98	@ 0x62
 800a9e2:	d80a      	bhi.n	800a9fa <_printf_i+0x32>
 800a9e4:	2f00      	cmp	r7, #0
 800a9e6:	f000 80d2 	beq.w	800ab8e <_printf_i+0x1c6>
 800a9ea:	2f58      	cmp	r7, #88	@ 0x58
 800a9ec:	f000 80b9 	beq.w	800ab62 <_printf_i+0x19a>
 800a9f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a9f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a9f8:	e03a      	b.n	800aa70 <_printf_i+0xa8>
 800a9fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a9fe:	2b15      	cmp	r3, #21
 800aa00:	d8f6      	bhi.n	800a9f0 <_printf_i+0x28>
 800aa02:	a101      	add	r1, pc, #4	@ (adr r1, 800aa08 <_printf_i+0x40>)
 800aa04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aa08:	0800aa61 	.word	0x0800aa61
 800aa0c:	0800aa75 	.word	0x0800aa75
 800aa10:	0800a9f1 	.word	0x0800a9f1
 800aa14:	0800a9f1 	.word	0x0800a9f1
 800aa18:	0800a9f1 	.word	0x0800a9f1
 800aa1c:	0800a9f1 	.word	0x0800a9f1
 800aa20:	0800aa75 	.word	0x0800aa75
 800aa24:	0800a9f1 	.word	0x0800a9f1
 800aa28:	0800a9f1 	.word	0x0800a9f1
 800aa2c:	0800a9f1 	.word	0x0800a9f1
 800aa30:	0800a9f1 	.word	0x0800a9f1
 800aa34:	0800ab75 	.word	0x0800ab75
 800aa38:	0800aa9f 	.word	0x0800aa9f
 800aa3c:	0800ab2f 	.word	0x0800ab2f
 800aa40:	0800a9f1 	.word	0x0800a9f1
 800aa44:	0800a9f1 	.word	0x0800a9f1
 800aa48:	0800ab97 	.word	0x0800ab97
 800aa4c:	0800a9f1 	.word	0x0800a9f1
 800aa50:	0800aa9f 	.word	0x0800aa9f
 800aa54:	0800a9f1 	.word	0x0800a9f1
 800aa58:	0800a9f1 	.word	0x0800a9f1
 800aa5c:	0800ab37 	.word	0x0800ab37
 800aa60:	6833      	ldr	r3, [r6, #0]
 800aa62:	1d1a      	adds	r2, r3, #4
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	6032      	str	r2, [r6, #0]
 800aa68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aa70:	2301      	movs	r3, #1
 800aa72:	e09d      	b.n	800abb0 <_printf_i+0x1e8>
 800aa74:	6833      	ldr	r3, [r6, #0]
 800aa76:	6820      	ldr	r0, [r4, #0]
 800aa78:	1d19      	adds	r1, r3, #4
 800aa7a:	6031      	str	r1, [r6, #0]
 800aa7c:	0606      	lsls	r6, r0, #24
 800aa7e:	d501      	bpl.n	800aa84 <_printf_i+0xbc>
 800aa80:	681d      	ldr	r5, [r3, #0]
 800aa82:	e003      	b.n	800aa8c <_printf_i+0xc4>
 800aa84:	0645      	lsls	r5, r0, #25
 800aa86:	d5fb      	bpl.n	800aa80 <_printf_i+0xb8>
 800aa88:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aa8c:	2d00      	cmp	r5, #0
 800aa8e:	da03      	bge.n	800aa98 <_printf_i+0xd0>
 800aa90:	232d      	movs	r3, #45	@ 0x2d
 800aa92:	426d      	negs	r5, r5
 800aa94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa98:	4859      	ldr	r0, [pc, #356]	@ (800ac00 <_printf_i+0x238>)
 800aa9a:	230a      	movs	r3, #10
 800aa9c:	e011      	b.n	800aac2 <_printf_i+0xfa>
 800aa9e:	6821      	ldr	r1, [r4, #0]
 800aaa0:	6833      	ldr	r3, [r6, #0]
 800aaa2:	0608      	lsls	r0, r1, #24
 800aaa4:	f853 5b04 	ldr.w	r5, [r3], #4
 800aaa8:	d402      	bmi.n	800aab0 <_printf_i+0xe8>
 800aaaa:	0649      	lsls	r1, r1, #25
 800aaac:	bf48      	it	mi
 800aaae:	b2ad      	uxthmi	r5, r5
 800aab0:	2f6f      	cmp	r7, #111	@ 0x6f
 800aab2:	4853      	ldr	r0, [pc, #332]	@ (800ac00 <_printf_i+0x238>)
 800aab4:	6033      	str	r3, [r6, #0]
 800aab6:	bf14      	ite	ne
 800aab8:	230a      	movne	r3, #10
 800aaba:	2308      	moveq	r3, #8
 800aabc:	2100      	movs	r1, #0
 800aabe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aac2:	6866      	ldr	r6, [r4, #4]
 800aac4:	60a6      	str	r6, [r4, #8]
 800aac6:	2e00      	cmp	r6, #0
 800aac8:	bfa2      	ittt	ge
 800aaca:	6821      	ldrge	r1, [r4, #0]
 800aacc:	f021 0104 	bicge.w	r1, r1, #4
 800aad0:	6021      	strge	r1, [r4, #0]
 800aad2:	b90d      	cbnz	r5, 800aad8 <_printf_i+0x110>
 800aad4:	2e00      	cmp	r6, #0
 800aad6:	d04b      	beq.n	800ab70 <_printf_i+0x1a8>
 800aad8:	4616      	mov	r6, r2
 800aada:	fbb5 f1f3 	udiv	r1, r5, r3
 800aade:	fb03 5711 	mls	r7, r3, r1, r5
 800aae2:	5dc7      	ldrb	r7, [r0, r7]
 800aae4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aae8:	462f      	mov	r7, r5
 800aaea:	42bb      	cmp	r3, r7
 800aaec:	460d      	mov	r5, r1
 800aaee:	d9f4      	bls.n	800aada <_printf_i+0x112>
 800aaf0:	2b08      	cmp	r3, #8
 800aaf2:	d10b      	bne.n	800ab0c <_printf_i+0x144>
 800aaf4:	6823      	ldr	r3, [r4, #0]
 800aaf6:	07df      	lsls	r7, r3, #31
 800aaf8:	d508      	bpl.n	800ab0c <_printf_i+0x144>
 800aafa:	6923      	ldr	r3, [r4, #16]
 800aafc:	6861      	ldr	r1, [r4, #4]
 800aafe:	4299      	cmp	r1, r3
 800ab00:	bfde      	ittt	le
 800ab02:	2330      	movle	r3, #48	@ 0x30
 800ab04:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ab08:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ab0c:	1b92      	subs	r2, r2, r6
 800ab0e:	6122      	str	r2, [r4, #16]
 800ab10:	f8cd a000 	str.w	sl, [sp]
 800ab14:	464b      	mov	r3, r9
 800ab16:	aa03      	add	r2, sp, #12
 800ab18:	4621      	mov	r1, r4
 800ab1a:	4640      	mov	r0, r8
 800ab1c:	f7ff fee6 	bl	800a8ec <_printf_common>
 800ab20:	3001      	adds	r0, #1
 800ab22:	d14a      	bne.n	800abba <_printf_i+0x1f2>
 800ab24:	f04f 30ff 	mov.w	r0, #4294967295
 800ab28:	b004      	add	sp, #16
 800ab2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab2e:	6823      	ldr	r3, [r4, #0]
 800ab30:	f043 0320 	orr.w	r3, r3, #32
 800ab34:	6023      	str	r3, [r4, #0]
 800ab36:	4833      	ldr	r0, [pc, #204]	@ (800ac04 <_printf_i+0x23c>)
 800ab38:	2778      	movs	r7, #120	@ 0x78
 800ab3a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ab3e:	6823      	ldr	r3, [r4, #0]
 800ab40:	6831      	ldr	r1, [r6, #0]
 800ab42:	061f      	lsls	r7, r3, #24
 800ab44:	f851 5b04 	ldr.w	r5, [r1], #4
 800ab48:	d402      	bmi.n	800ab50 <_printf_i+0x188>
 800ab4a:	065f      	lsls	r7, r3, #25
 800ab4c:	bf48      	it	mi
 800ab4e:	b2ad      	uxthmi	r5, r5
 800ab50:	6031      	str	r1, [r6, #0]
 800ab52:	07d9      	lsls	r1, r3, #31
 800ab54:	bf44      	itt	mi
 800ab56:	f043 0320 	orrmi.w	r3, r3, #32
 800ab5a:	6023      	strmi	r3, [r4, #0]
 800ab5c:	b11d      	cbz	r5, 800ab66 <_printf_i+0x19e>
 800ab5e:	2310      	movs	r3, #16
 800ab60:	e7ac      	b.n	800aabc <_printf_i+0xf4>
 800ab62:	4827      	ldr	r0, [pc, #156]	@ (800ac00 <_printf_i+0x238>)
 800ab64:	e7e9      	b.n	800ab3a <_printf_i+0x172>
 800ab66:	6823      	ldr	r3, [r4, #0]
 800ab68:	f023 0320 	bic.w	r3, r3, #32
 800ab6c:	6023      	str	r3, [r4, #0]
 800ab6e:	e7f6      	b.n	800ab5e <_printf_i+0x196>
 800ab70:	4616      	mov	r6, r2
 800ab72:	e7bd      	b.n	800aaf0 <_printf_i+0x128>
 800ab74:	6833      	ldr	r3, [r6, #0]
 800ab76:	6825      	ldr	r5, [r4, #0]
 800ab78:	6961      	ldr	r1, [r4, #20]
 800ab7a:	1d18      	adds	r0, r3, #4
 800ab7c:	6030      	str	r0, [r6, #0]
 800ab7e:	062e      	lsls	r6, r5, #24
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	d501      	bpl.n	800ab88 <_printf_i+0x1c0>
 800ab84:	6019      	str	r1, [r3, #0]
 800ab86:	e002      	b.n	800ab8e <_printf_i+0x1c6>
 800ab88:	0668      	lsls	r0, r5, #25
 800ab8a:	d5fb      	bpl.n	800ab84 <_printf_i+0x1bc>
 800ab8c:	8019      	strh	r1, [r3, #0]
 800ab8e:	2300      	movs	r3, #0
 800ab90:	6123      	str	r3, [r4, #16]
 800ab92:	4616      	mov	r6, r2
 800ab94:	e7bc      	b.n	800ab10 <_printf_i+0x148>
 800ab96:	6833      	ldr	r3, [r6, #0]
 800ab98:	1d1a      	adds	r2, r3, #4
 800ab9a:	6032      	str	r2, [r6, #0]
 800ab9c:	681e      	ldr	r6, [r3, #0]
 800ab9e:	6862      	ldr	r2, [r4, #4]
 800aba0:	2100      	movs	r1, #0
 800aba2:	4630      	mov	r0, r6
 800aba4:	f7f5 fb1c 	bl	80001e0 <memchr>
 800aba8:	b108      	cbz	r0, 800abae <_printf_i+0x1e6>
 800abaa:	1b80      	subs	r0, r0, r6
 800abac:	6060      	str	r0, [r4, #4]
 800abae:	6863      	ldr	r3, [r4, #4]
 800abb0:	6123      	str	r3, [r4, #16]
 800abb2:	2300      	movs	r3, #0
 800abb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800abb8:	e7aa      	b.n	800ab10 <_printf_i+0x148>
 800abba:	6923      	ldr	r3, [r4, #16]
 800abbc:	4632      	mov	r2, r6
 800abbe:	4649      	mov	r1, r9
 800abc0:	4640      	mov	r0, r8
 800abc2:	47d0      	blx	sl
 800abc4:	3001      	adds	r0, #1
 800abc6:	d0ad      	beq.n	800ab24 <_printf_i+0x15c>
 800abc8:	6823      	ldr	r3, [r4, #0]
 800abca:	079b      	lsls	r3, r3, #30
 800abcc:	d413      	bmi.n	800abf6 <_printf_i+0x22e>
 800abce:	68e0      	ldr	r0, [r4, #12]
 800abd0:	9b03      	ldr	r3, [sp, #12]
 800abd2:	4298      	cmp	r0, r3
 800abd4:	bfb8      	it	lt
 800abd6:	4618      	movlt	r0, r3
 800abd8:	e7a6      	b.n	800ab28 <_printf_i+0x160>
 800abda:	2301      	movs	r3, #1
 800abdc:	4632      	mov	r2, r6
 800abde:	4649      	mov	r1, r9
 800abe0:	4640      	mov	r0, r8
 800abe2:	47d0      	blx	sl
 800abe4:	3001      	adds	r0, #1
 800abe6:	d09d      	beq.n	800ab24 <_printf_i+0x15c>
 800abe8:	3501      	adds	r5, #1
 800abea:	68e3      	ldr	r3, [r4, #12]
 800abec:	9903      	ldr	r1, [sp, #12]
 800abee:	1a5b      	subs	r3, r3, r1
 800abf0:	42ab      	cmp	r3, r5
 800abf2:	dcf2      	bgt.n	800abda <_printf_i+0x212>
 800abf4:	e7eb      	b.n	800abce <_printf_i+0x206>
 800abf6:	2500      	movs	r5, #0
 800abf8:	f104 0619 	add.w	r6, r4, #25
 800abfc:	e7f5      	b.n	800abea <_printf_i+0x222>
 800abfe:	bf00      	nop
 800ac00:	0800df54 	.word	0x0800df54
 800ac04:	0800df65 	.word	0x0800df65

0800ac08 <std>:
 800ac08:	2300      	movs	r3, #0
 800ac0a:	b510      	push	{r4, lr}
 800ac0c:	4604      	mov	r4, r0
 800ac0e:	e9c0 3300 	strd	r3, r3, [r0]
 800ac12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ac16:	6083      	str	r3, [r0, #8]
 800ac18:	8181      	strh	r1, [r0, #12]
 800ac1a:	6643      	str	r3, [r0, #100]	@ 0x64
 800ac1c:	81c2      	strh	r2, [r0, #14]
 800ac1e:	6183      	str	r3, [r0, #24]
 800ac20:	4619      	mov	r1, r3
 800ac22:	2208      	movs	r2, #8
 800ac24:	305c      	adds	r0, #92	@ 0x5c
 800ac26:	f000 f979 	bl	800af1c <memset>
 800ac2a:	4b0d      	ldr	r3, [pc, #52]	@ (800ac60 <std+0x58>)
 800ac2c:	6263      	str	r3, [r4, #36]	@ 0x24
 800ac2e:	4b0d      	ldr	r3, [pc, #52]	@ (800ac64 <std+0x5c>)
 800ac30:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ac32:	4b0d      	ldr	r3, [pc, #52]	@ (800ac68 <std+0x60>)
 800ac34:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ac36:	4b0d      	ldr	r3, [pc, #52]	@ (800ac6c <std+0x64>)
 800ac38:	6323      	str	r3, [r4, #48]	@ 0x30
 800ac3a:	4b0d      	ldr	r3, [pc, #52]	@ (800ac70 <std+0x68>)
 800ac3c:	6224      	str	r4, [r4, #32]
 800ac3e:	429c      	cmp	r4, r3
 800ac40:	d006      	beq.n	800ac50 <std+0x48>
 800ac42:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ac46:	4294      	cmp	r4, r2
 800ac48:	d002      	beq.n	800ac50 <std+0x48>
 800ac4a:	33d0      	adds	r3, #208	@ 0xd0
 800ac4c:	429c      	cmp	r4, r3
 800ac4e:	d105      	bne.n	800ac5c <std+0x54>
 800ac50:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ac54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac58:	f000 ba32 	b.w	800b0c0 <__retarget_lock_init_recursive>
 800ac5c:	bd10      	pop	{r4, pc}
 800ac5e:	bf00      	nop
 800ac60:	0800ae21 	.word	0x0800ae21
 800ac64:	0800ae47 	.word	0x0800ae47
 800ac68:	0800ae7f 	.word	0x0800ae7f
 800ac6c:	0800aea3 	.word	0x0800aea3
 800ac70:	20004f10 	.word	0x20004f10

0800ac74 <stdio_exit_handler>:
 800ac74:	4a02      	ldr	r2, [pc, #8]	@ (800ac80 <stdio_exit_handler+0xc>)
 800ac76:	4903      	ldr	r1, [pc, #12]	@ (800ac84 <stdio_exit_handler+0x10>)
 800ac78:	4803      	ldr	r0, [pc, #12]	@ (800ac88 <stdio_exit_handler+0x14>)
 800ac7a:	f000 b869 	b.w	800ad50 <_fwalk_sglue>
 800ac7e:	bf00      	nop
 800ac80:	20000038 	.word	0x20000038
 800ac84:	0800d071 	.word	0x0800d071
 800ac88:	20000048 	.word	0x20000048

0800ac8c <cleanup_stdio>:
 800ac8c:	6841      	ldr	r1, [r0, #4]
 800ac8e:	4b0c      	ldr	r3, [pc, #48]	@ (800acc0 <cleanup_stdio+0x34>)
 800ac90:	4299      	cmp	r1, r3
 800ac92:	b510      	push	{r4, lr}
 800ac94:	4604      	mov	r4, r0
 800ac96:	d001      	beq.n	800ac9c <cleanup_stdio+0x10>
 800ac98:	f002 f9ea 	bl	800d070 <_fflush_r>
 800ac9c:	68a1      	ldr	r1, [r4, #8]
 800ac9e:	4b09      	ldr	r3, [pc, #36]	@ (800acc4 <cleanup_stdio+0x38>)
 800aca0:	4299      	cmp	r1, r3
 800aca2:	d002      	beq.n	800acaa <cleanup_stdio+0x1e>
 800aca4:	4620      	mov	r0, r4
 800aca6:	f002 f9e3 	bl	800d070 <_fflush_r>
 800acaa:	68e1      	ldr	r1, [r4, #12]
 800acac:	4b06      	ldr	r3, [pc, #24]	@ (800acc8 <cleanup_stdio+0x3c>)
 800acae:	4299      	cmp	r1, r3
 800acb0:	d004      	beq.n	800acbc <cleanup_stdio+0x30>
 800acb2:	4620      	mov	r0, r4
 800acb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acb8:	f002 b9da 	b.w	800d070 <_fflush_r>
 800acbc:	bd10      	pop	{r4, pc}
 800acbe:	bf00      	nop
 800acc0:	20004f10 	.word	0x20004f10
 800acc4:	20004f78 	.word	0x20004f78
 800acc8:	20004fe0 	.word	0x20004fe0

0800accc <global_stdio_init.part.0>:
 800accc:	b510      	push	{r4, lr}
 800acce:	4b0b      	ldr	r3, [pc, #44]	@ (800acfc <global_stdio_init.part.0+0x30>)
 800acd0:	4c0b      	ldr	r4, [pc, #44]	@ (800ad00 <global_stdio_init.part.0+0x34>)
 800acd2:	4a0c      	ldr	r2, [pc, #48]	@ (800ad04 <global_stdio_init.part.0+0x38>)
 800acd4:	601a      	str	r2, [r3, #0]
 800acd6:	4620      	mov	r0, r4
 800acd8:	2200      	movs	r2, #0
 800acda:	2104      	movs	r1, #4
 800acdc:	f7ff ff94 	bl	800ac08 <std>
 800ace0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ace4:	2201      	movs	r2, #1
 800ace6:	2109      	movs	r1, #9
 800ace8:	f7ff ff8e 	bl	800ac08 <std>
 800acec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800acf0:	2202      	movs	r2, #2
 800acf2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acf6:	2112      	movs	r1, #18
 800acf8:	f7ff bf86 	b.w	800ac08 <std>
 800acfc:	20005048 	.word	0x20005048
 800ad00:	20004f10 	.word	0x20004f10
 800ad04:	0800ac75 	.word	0x0800ac75

0800ad08 <__sfp_lock_acquire>:
 800ad08:	4801      	ldr	r0, [pc, #4]	@ (800ad10 <__sfp_lock_acquire+0x8>)
 800ad0a:	f000 b9da 	b.w	800b0c2 <__retarget_lock_acquire_recursive>
 800ad0e:	bf00      	nop
 800ad10:	20005051 	.word	0x20005051

0800ad14 <__sfp_lock_release>:
 800ad14:	4801      	ldr	r0, [pc, #4]	@ (800ad1c <__sfp_lock_release+0x8>)
 800ad16:	f000 b9d5 	b.w	800b0c4 <__retarget_lock_release_recursive>
 800ad1a:	bf00      	nop
 800ad1c:	20005051 	.word	0x20005051

0800ad20 <__sinit>:
 800ad20:	b510      	push	{r4, lr}
 800ad22:	4604      	mov	r4, r0
 800ad24:	f7ff fff0 	bl	800ad08 <__sfp_lock_acquire>
 800ad28:	6a23      	ldr	r3, [r4, #32]
 800ad2a:	b11b      	cbz	r3, 800ad34 <__sinit+0x14>
 800ad2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad30:	f7ff bff0 	b.w	800ad14 <__sfp_lock_release>
 800ad34:	4b04      	ldr	r3, [pc, #16]	@ (800ad48 <__sinit+0x28>)
 800ad36:	6223      	str	r3, [r4, #32]
 800ad38:	4b04      	ldr	r3, [pc, #16]	@ (800ad4c <__sinit+0x2c>)
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d1f5      	bne.n	800ad2c <__sinit+0xc>
 800ad40:	f7ff ffc4 	bl	800accc <global_stdio_init.part.0>
 800ad44:	e7f2      	b.n	800ad2c <__sinit+0xc>
 800ad46:	bf00      	nop
 800ad48:	0800ac8d 	.word	0x0800ac8d
 800ad4c:	20005048 	.word	0x20005048

0800ad50 <_fwalk_sglue>:
 800ad50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad54:	4607      	mov	r7, r0
 800ad56:	4688      	mov	r8, r1
 800ad58:	4614      	mov	r4, r2
 800ad5a:	2600      	movs	r6, #0
 800ad5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad60:	f1b9 0901 	subs.w	r9, r9, #1
 800ad64:	d505      	bpl.n	800ad72 <_fwalk_sglue+0x22>
 800ad66:	6824      	ldr	r4, [r4, #0]
 800ad68:	2c00      	cmp	r4, #0
 800ad6a:	d1f7      	bne.n	800ad5c <_fwalk_sglue+0xc>
 800ad6c:	4630      	mov	r0, r6
 800ad6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad72:	89ab      	ldrh	r3, [r5, #12]
 800ad74:	2b01      	cmp	r3, #1
 800ad76:	d907      	bls.n	800ad88 <_fwalk_sglue+0x38>
 800ad78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	d003      	beq.n	800ad88 <_fwalk_sglue+0x38>
 800ad80:	4629      	mov	r1, r5
 800ad82:	4638      	mov	r0, r7
 800ad84:	47c0      	blx	r8
 800ad86:	4306      	orrs	r6, r0
 800ad88:	3568      	adds	r5, #104	@ 0x68
 800ad8a:	e7e9      	b.n	800ad60 <_fwalk_sglue+0x10>

0800ad8c <siprintf>:
 800ad8c:	b40e      	push	{r1, r2, r3}
 800ad8e:	b500      	push	{lr}
 800ad90:	b09c      	sub	sp, #112	@ 0x70
 800ad92:	ab1d      	add	r3, sp, #116	@ 0x74
 800ad94:	9002      	str	r0, [sp, #8]
 800ad96:	9006      	str	r0, [sp, #24]
 800ad98:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ad9c:	4809      	ldr	r0, [pc, #36]	@ (800adc4 <siprintf+0x38>)
 800ad9e:	9107      	str	r1, [sp, #28]
 800ada0:	9104      	str	r1, [sp, #16]
 800ada2:	4909      	ldr	r1, [pc, #36]	@ (800adc8 <siprintf+0x3c>)
 800ada4:	f853 2b04 	ldr.w	r2, [r3], #4
 800ada8:	9105      	str	r1, [sp, #20]
 800adaa:	6800      	ldr	r0, [r0, #0]
 800adac:	9301      	str	r3, [sp, #4]
 800adae:	a902      	add	r1, sp, #8
 800adb0:	f001 fcc4 	bl	800c73c <_svfiprintf_r>
 800adb4:	9b02      	ldr	r3, [sp, #8]
 800adb6:	2200      	movs	r2, #0
 800adb8:	701a      	strb	r2, [r3, #0]
 800adba:	b01c      	add	sp, #112	@ 0x70
 800adbc:	f85d eb04 	ldr.w	lr, [sp], #4
 800adc0:	b003      	add	sp, #12
 800adc2:	4770      	bx	lr
 800adc4:	20000044 	.word	0x20000044
 800adc8:	ffff0208 	.word	0xffff0208

0800adcc <siscanf>:
 800adcc:	b40e      	push	{r1, r2, r3}
 800adce:	b530      	push	{r4, r5, lr}
 800add0:	b09c      	sub	sp, #112	@ 0x70
 800add2:	ac1f      	add	r4, sp, #124	@ 0x7c
 800add4:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800add8:	f854 5b04 	ldr.w	r5, [r4], #4
 800addc:	f8ad 2014 	strh.w	r2, [sp, #20]
 800ade0:	9002      	str	r0, [sp, #8]
 800ade2:	9006      	str	r0, [sp, #24]
 800ade4:	f7f5 fa4c 	bl	8000280 <strlen>
 800ade8:	4b0b      	ldr	r3, [pc, #44]	@ (800ae18 <siscanf+0x4c>)
 800adea:	9003      	str	r0, [sp, #12]
 800adec:	9007      	str	r0, [sp, #28]
 800adee:	930b      	str	r3, [sp, #44]	@ 0x2c
 800adf0:	480a      	ldr	r0, [pc, #40]	@ (800ae1c <siscanf+0x50>)
 800adf2:	9401      	str	r4, [sp, #4]
 800adf4:	2300      	movs	r3, #0
 800adf6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800adf8:	9314      	str	r3, [sp, #80]	@ 0x50
 800adfa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800adfe:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ae02:	462a      	mov	r2, r5
 800ae04:	4623      	mov	r3, r4
 800ae06:	a902      	add	r1, sp, #8
 800ae08:	6800      	ldr	r0, [r0, #0]
 800ae0a:	f001 fdeb 	bl	800c9e4 <__ssvfiscanf_r>
 800ae0e:	b01c      	add	sp, #112	@ 0x70
 800ae10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae14:	b003      	add	sp, #12
 800ae16:	4770      	bx	lr
 800ae18:	0800ae43 	.word	0x0800ae43
 800ae1c:	20000044 	.word	0x20000044

0800ae20 <__sread>:
 800ae20:	b510      	push	{r4, lr}
 800ae22:	460c      	mov	r4, r1
 800ae24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae28:	f000 f8fc 	bl	800b024 <_read_r>
 800ae2c:	2800      	cmp	r0, #0
 800ae2e:	bfab      	itete	ge
 800ae30:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ae32:	89a3      	ldrhlt	r3, [r4, #12]
 800ae34:	181b      	addge	r3, r3, r0
 800ae36:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ae3a:	bfac      	ite	ge
 800ae3c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ae3e:	81a3      	strhlt	r3, [r4, #12]
 800ae40:	bd10      	pop	{r4, pc}

0800ae42 <__seofread>:
 800ae42:	2000      	movs	r0, #0
 800ae44:	4770      	bx	lr

0800ae46 <__swrite>:
 800ae46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae4a:	461f      	mov	r7, r3
 800ae4c:	898b      	ldrh	r3, [r1, #12]
 800ae4e:	05db      	lsls	r3, r3, #23
 800ae50:	4605      	mov	r5, r0
 800ae52:	460c      	mov	r4, r1
 800ae54:	4616      	mov	r6, r2
 800ae56:	d505      	bpl.n	800ae64 <__swrite+0x1e>
 800ae58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae5c:	2302      	movs	r3, #2
 800ae5e:	2200      	movs	r2, #0
 800ae60:	f000 f8ce 	bl	800b000 <_lseek_r>
 800ae64:	89a3      	ldrh	r3, [r4, #12]
 800ae66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ae6e:	81a3      	strh	r3, [r4, #12]
 800ae70:	4632      	mov	r2, r6
 800ae72:	463b      	mov	r3, r7
 800ae74:	4628      	mov	r0, r5
 800ae76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae7a:	f000 b8e5 	b.w	800b048 <_write_r>

0800ae7e <__sseek>:
 800ae7e:	b510      	push	{r4, lr}
 800ae80:	460c      	mov	r4, r1
 800ae82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae86:	f000 f8bb 	bl	800b000 <_lseek_r>
 800ae8a:	1c43      	adds	r3, r0, #1
 800ae8c:	89a3      	ldrh	r3, [r4, #12]
 800ae8e:	bf15      	itete	ne
 800ae90:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ae92:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ae96:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ae9a:	81a3      	strheq	r3, [r4, #12]
 800ae9c:	bf18      	it	ne
 800ae9e:	81a3      	strhne	r3, [r4, #12]
 800aea0:	bd10      	pop	{r4, pc}

0800aea2 <__sclose>:
 800aea2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aea6:	f000 b845 	b.w	800af34 <_close_r>

0800aeaa <_vsniprintf_r>:
 800aeaa:	b530      	push	{r4, r5, lr}
 800aeac:	4614      	mov	r4, r2
 800aeae:	2c00      	cmp	r4, #0
 800aeb0:	b09b      	sub	sp, #108	@ 0x6c
 800aeb2:	4605      	mov	r5, r0
 800aeb4:	461a      	mov	r2, r3
 800aeb6:	da05      	bge.n	800aec4 <_vsniprintf_r+0x1a>
 800aeb8:	238b      	movs	r3, #139	@ 0x8b
 800aeba:	6003      	str	r3, [r0, #0]
 800aebc:	f04f 30ff 	mov.w	r0, #4294967295
 800aec0:	b01b      	add	sp, #108	@ 0x6c
 800aec2:	bd30      	pop	{r4, r5, pc}
 800aec4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800aec8:	f8ad 300c 	strh.w	r3, [sp, #12]
 800aecc:	bf14      	ite	ne
 800aece:	f104 33ff 	addne.w	r3, r4, #4294967295
 800aed2:	4623      	moveq	r3, r4
 800aed4:	9302      	str	r3, [sp, #8]
 800aed6:	9305      	str	r3, [sp, #20]
 800aed8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aedc:	9100      	str	r1, [sp, #0]
 800aede:	9104      	str	r1, [sp, #16]
 800aee0:	f8ad 300e 	strh.w	r3, [sp, #14]
 800aee4:	4669      	mov	r1, sp
 800aee6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800aee8:	f001 fc28 	bl	800c73c <_svfiprintf_r>
 800aeec:	1c43      	adds	r3, r0, #1
 800aeee:	bfbc      	itt	lt
 800aef0:	238b      	movlt	r3, #139	@ 0x8b
 800aef2:	602b      	strlt	r3, [r5, #0]
 800aef4:	2c00      	cmp	r4, #0
 800aef6:	d0e3      	beq.n	800aec0 <_vsniprintf_r+0x16>
 800aef8:	9b00      	ldr	r3, [sp, #0]
 800aefa:	2200      	movs	r2, #0
 800aefc:	701a      	strb	r2, [r3, #0]
 800aefe:	e7df      	b.n	800aec0 <_vsniprintf_r+0x16>

0800af00 <vsniprintf>:
 800af00:	b507      	push	{r0, r1, r2, lr}
 800af02:	9300      	str	r3, [sp, #0]
 800af04:	4613      	mov	r3, r2
 800af06:	460a      	mov	r2, r1
 800af08:	4601      	mov	r1, r0
 800af0a:	4803      	ldr	r0, [pc, #12]	@ (800af18 <vsniprintf+0x18>)
 800af0c:	6800      	ldr	r0, [r0, #0]
 800af0e:	f7ff ffcc 	bl	800aeaa <_vsniprintf_r>
 800af12:	b003      	add	sp, #12
 800af14:	f85d fb04 	ldr.w	pc, [sp], #4
 800af18:	20000044 	.word	0x20000044

0800af1c <memset>:
 800af1c:	4402      	add	r2, r0
 800af1e:	4603      	mov	r3, r0
 800af20:	4293      	cmp	r3, r2
 800af22:	d100      	bne.n	800af26 <memset+0xa>
 800af24:	4770      	bx	lr
 800af26:	f803 1b01 	strb.w	r1, [r3], #1
 800af2a:	e7f9      	b.n	800af20 <memset+0x4>

0800af2c <_localeconv_r>:
 800af2c:	4800      	ldr	r0, [pc, #0]	@ (800af30 <_localeconv_r+0x4>)
 800af2e:	4770      	bx	lr
 800af30:	20000184 	.word	0x20000184

0800af34 <_close_r>:
 800af34:	b538      	push	{r3, r4, r5, lr}
 800af36:	4d06      	ldr	r5, [pc, #24]	@ (800af50 <_close_r+0x1c>)
 800af38:	2300      	movs	r3, #0
 800af3a:	4604      	mov	r4, r0
 800af3c:	4608      	mov	r0, r1
 800af3e:	602b      	str	r3, [r5, #0]
 800af40:	f7f7 fe06 	bl	8002b50 <_close>
 800af44:	1c43      	adds	r3, r0, #1
 800af46:	d102      	bne.n	800af4e <_close_r+0x1a>
 800af48:	682b      	ldr	r3, [r5, #0]
 800af4a:	b103      	cbz	r3, 800af4e <_close_r+0x1a>
 800af4c:	6023      	str	r3, [r4, #0]
 800af4e:	bd38      	pop	{r3, r4, r5, pc}
 800af50:	2000504c 	.word	0x2000504c

0800af54 <_reclaim_reent>:
 800af54:	4b29      	ldr	r3, [pc, #164]	@ (800affc <_reclaim_reent+0xa8>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	4283      	cmp	r3, r0
 800af5a:	b570      	push	{r4, r5, r6, lr}
 800af5c:	4604      	mov	r4, r0
 800af5e:	d04b      	beq.n	800aff8 <_reclaim_reent+0xa4>
 800af60:	69c3      	ldr	r3, [r0, #28]
 800af62:	b1ab      	cbz	r3, 800af90 <_reclaim_reent+0x3c>
 800af64:	68db      	ldr	r3, [r3, #12]
 800af66:	b16b      	cbz	r3, 800af84 <_reclaim_reent+0x30>
 800af68:	2500      	movs	r5, #0
 800af6a:	69e3      	ldr	r3, [r4, #28]
 800af6c:	68db      	ldr	r3, [r3, #12]
 800af6e:	5959      	ldr	r1, [r3, r5]
 800af70:	2900      	cmp	r1, #0
 800af72:	d13b      	bne.n	800afec <_reclaim_reent+0x98>
 800af74:	3504      	adds	r5, #4
 800af76:	2d80      	cmp	r5, #128	@ 0x80
 800af78:	d1f7      	bne.n	800af6a <_reclaim_reent+0x16>
 800af7a:	69e3      	ldr	r3, [r4, #28]
 800af7c:	4620      	mov	r0, r4
 800af7e:	68d9      	ldr	r1, [r3, #12]
 800af80:	f000 fefe 	bl	800bd80 <_free_r>
 800af84:	69e3      	ldr	r3, [r4, #28]
 800af86:	6819      	ldr	r1, [r3, #0]
 800af88:	b111      	cbz	r1, 800af90 <_reclaim_reent+0x3c>
 800af8a:	4620      	mov	r0, r4
 800af8c:	f000 fef8 	bl	800bd80 <_free_r>
 800af90:	6961      	ldr	r1, [r4, #20]
 800af92:	b111      	cbz	r1, 800af9a <_reclaim_reent+0x46>
 800af94:	4620      	mov	r0, r4
 800af96:	f000 fef3 	bl	800bd80 <_free_r>
 800af9a:	69e1      	ldr	r1, [r4, #28]
 800af9c:	b111      	cbz	r1, 800afa4 <_reclaim_reent+0x50>
 800af9e:	4620      	mov	r0, r4
 800afa0:	f000 feee 	bl	800bd80 <_free_r>
 800afa4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800afa6:	b111      	cbz	r1, 800afae <_reclaim_reent+0x5a>
 800afa8:	4620      	mov	r0, r4
 800afaa:	f000 fee9 	bl	800bd80 <_free_r>
 800afae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800afb0:	b111      	cbz	r1, 800afb8 <_reclaim_reent+0x64>
 800afb2:	4620      	mov	r0, r4
 800afb4:	f000 fee4 	bl	800bd80 <_free_r>
 800afb8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800afba:	b111      	cbz	r1, 800afc2 <_reclaim_reent+0x6e>
 800afbc:	4620      	mov	r0, r4
 800afbe:	f000 fedf 	bl	800bd80 <_free_r>
 800afc2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800afc4:	b111      	cbz	r1, 800afcc <_reclaim_reent+0x78>
 800afc6:	4620      	mov	r0, r4
 800afc8:	f000 feda 	bl	800bd80 <_free_r>
 800afcc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800afce:	b111      	cbz	r1, 800afd6 <_reclaim_reent+0x82>
 800afd0:	4620      	mov	r0, r4
 800afd2:	f000 fed5 	bl	800bd80 <_free_r>
 800afd6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800afd8:	b111      	cbz	r1, 800afe0 <_reclaim_reent+0x8c>
 800afda:	4620      	mov	r0, r4
 800afdc:	f000 fed0 	bl	800bd80 <_free_r>
 800afe0:	6a23      	ldr	r3, [r4, #32]
 800afe2:	b14b      	cbz	r3, 800aff8 <_reclaim_reent+0xa4>
 800afe4:	4620      	mov	r0, r4
 800afe6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800afea:	4718      	bx	r3
 800afec:	680e      	ldr	r6, [r1, #0]
 800afee:	4620      	mov	r0, r4
 800aff0:	f000 fec6 	bl	800bd80 <_free_r>
 800aff4:	4631      	mov	r1, r6
 800aff6:	e7bb      	b.n	800af70 <_reclaim_reent+0x1c>
 800aff8:	bd70      	pop	{r4, r5, r6, pc}
 800affa:	bf00      	nop
 800affc:	20000044 	.word	0x20000044

0800b000 <_lseek_r>:
 800b000:	b538      	push	{r3, r4, r5, lr}
 800b002:	4d07      	ldr	r5, [pc, #28]	@ (800b020 <_lseek_r+0x20>)
 800b004:	4604      	mov	r4, r0
 800b006:	4608      	mov	r0, r1
 800b008:	4611      	mov	r1, r2
 800b00a:	2200      	movs	r2, #0
 800b00c:	602a      	str	r2, [r5, #0]
 800b00e:	461a      	mov	r2, r3
 800b010:	f7f7 fdc5 	bl	8002b9e <_lseek>
 800b014:	1c43      	adds	r3, r0, #1
 800b016:	d102      	bne.n	800b01e <_lseek_r+0x1e>
 800b018:	682b      	ldr	r3, [r5, #0]
 800b01a:	b103      	cbz	r3, 800b01e <_lseek_r+0x1e>
 800b01c:	6023      	str	r3, [r4, #0]
 800b01e:	bd38      	pop	{r3, r4, r5, pc}
 800b020:	2000504c 	.word	0x2000504c

0800b024 <_read_r>:
 800b024:	b538      	push	{r3, r4, r5, lr}
 800b026:	4d07      	ldr	r5, [pc, #28]	@ (800b044 <_read_r+0x20>)
 800b028:	4604      	mov	r4, r0
 800b02a:	4608      	mov	r0, r1
 800b02c:	4611      	mov	r1, r2
 800b02e:	2200      	movs	r2, #0
 800b030:	602a      	str	r2, [r5, #0]
 800b032:	461a      	mov	r2, r3
 800b034:	f7f7 fd53 	bl	8002ade <_read>
 800b038:	1c43      	adds	r3, r0, #1
 800b03a:	d102      	bne.n	800b042 <_read_r+0x1e>
 800b03c:	682b      	ldr	r3, [r5, #0]
 800b03e:	b103      	cbz	r3, 800b042 <_read_r+0x1e>
 800b040:	6023      	str	r3, [r4, #0]
 800b042:	bd38      	pop	{r3, r4, r5, pc}
 800b044:	2000504c 	.word	0x2000504c

0800b048 <_write_r>:
 800b048:	b538      	push	{r3, r4, r5, lr}
 800b04a:	4d07      	ldr	r5, [pc, #28]	@ (800b068 <_write_r+0x20>)
 800b04c:	4604      	mov	r4, r0
 800b04e:	4608      	mov	r0, r1
 800b050:	4611      	mov	r1, r2
 800b052:	2200      	movs	r2, #0
 800b054:	602a      	str	r2, [r5, #0]
 800b056:	461a      	mov	r2, r3
 800b058:	f7f7 fd5e 	bl	8002b18 <_write>
 800b05c:	1c43      	adds	r3, r0, #1
 800b05e:	d102      	bne.n	800b066 <_write_r+0x1e>
 800b060:	682b      	ldr	r3, [r5, #0]
 800b062:	b103      	cbz	r3, 800b066 <_write_r+0x1e>
 800b064:	6023      	str	r3, [r4, #0]
 800b066:	bd38      	pop	{r3, r4, r5, pc}
 800b068:	2000504c 	.word	0x2000504c

0800b06c <__errno>:
 800b06c:	4b01      	ldr	r3, [pc, #4]	@ (800b074 <__errno+0x8>)
 800b06e:	6818      	ldr	r0, [r3, #0]
 800b070:	4770      	bx	lr
 800b072:	bf00      	nop
 800b074:	20000044 	.word	0x20000044

0800b078 <__libc_init_array>:
 800b078:	b570      	push	{r4, r5, r6, lr}
 800b07a:	4d0d      	ldr	r5, [pc, #52]	@ (800b0b0 <__libc_init_array+0x38>)
 800b07c:	4c0d      	ldr	r4, [pc, #52]	@ (800b0b4 <__libc_init_array+0x3c>)
 800b07e:	1b64      	subs	r4, r4, r5
 800b080:	10a4      	asrs	r4, r4, #2
 800b082:	2600      	movs	r6, #0
 800b084:	42a6      	cmp	r6, r4
 800b086:	d109      	bne.n	800b09c <__libc_init_array+0x24>
 800b088:	4d0b      	ldr	r5, [pc, #44]	@ (800b0b8 <__libc_init_array+0x40>)
 800b08a:	4c0c      	ldr	r4, [pc, #48]	@ (800b0bc <__libc_init_array+0x44>)
 800b08c:	f002 fce0 	bl	800da50 <_init>
 800b090:	1b64      	subs	r4, r4, r5
 800b092:	10a4      	asrs	r4, r4, #2
 800b094:	2600      	movs	r6, #0
 800b096:	42a6      	cmp	r6, r4
 800b098:	d105      	bne.n	800b0a6 <__libc_init_array+0x2e>
 800b09a:	bd70      	pop	{r4, r5, r6, pc}
 800b09c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0a0:	4798      	blx	r3
 800b0a2:	3601      	adds	r6, #1
 800b0a4:	e7ee      	b.n	800b084 <__libc_init_array+0xc>
 800b0a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0aa:	4798      	blx	r3
 800b0ac:	3601      	adds	r6, #1
 800b0ae:	e7f2      	b.n	800b096 <__libc_init_array+0x1e>
 800b0b0:	0800e2d4 	.word	0x0800e2d4
 800b0b4:	0800e2d4 	.word	0x0800e2d4
 800b0b8:	0800e2d4 	.word	0x0800e2d4
 800b0bc:	0800e2d8 	.word	0x0800e2d8

0800b0c0 <__retarget_lock_init_recursive>:
 800b0c0:	4770      	bx	lr

0800b0c2 <__retarget_lock_acquire_recursive>:
 800b0c2:	4770      	bx	lr

0800b0c4 <__retarget_lock_release_recursive>:
 800b0c4:	4770      	bx	lr

0800b0c6 <memcpy>:
 800b0c6:	440a      	add	r2, r1
 800b0c8:	4291      	cmp	r1, r2
 800b0ca:	f100 33ff 	add.w	r3, r0, #4294967295
 800b0ce:	d100      	bne.n	800b0d2 <memcpy+0xc>
 800b0d0:	4770      	bx	lr
 800b0d2:	b510      	push	{r4, lr}
 800b0d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b0d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b0dc:	4291      	cmp	r1, r2
 800b0de:	d1f9      	bne.n	800b0d4 <memcpy+0xe>
 800b0e0:	bd10      	pop	{r4, pc}

0800b0e2 <quorem>:
 800b0e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0e6:	6903      	ldr	r3, [r0, #16]
 800b0e8:	690c      	ldr	r4, [r1, #16]
 800b0ea:	42a3      	cmp	r3, r4
 800b0ec:	4607      	mov	r7, r0
 800b0ee:	db7e      	blt.n	800b1ee <quorem+0x10c>
 800b0f0:	3c01      	subs	r4, #1
 800b0f2:	f101 0814 	add.w	r8, r1, #20
 800b0f6:	00a3      	lsls	r3, r4, #2
 800b0f8:	f100 0514 	add.w	r5, r0, #20
 800b0fc:	9300      	str	r3, [sp, #0]
 800b0fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b102:	9301      	str	r3, [sp, #4]
 800b104:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b108:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b10c:	3301      	adds	r3, #1
 800b10e:	429a      	cmp	r2, r3
 800b110:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b114:	fbb2 f6f3 	udiv	r6, r2, r3
 800b118:	d32e      	bcc.n	800b178 <quorem+0x96>
 800b11a:	f04f 0a00 	mov.w	sl, #0
 800b11e:	46c4      	mov	ip, r8
 800b120:	46ae      	mov	lr, r5
 800b122:	46d3      	mov	fp, sl
 800b124:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b128:	b298      	uxth	r0, r3
 800b12a:	fb06 a000 	mla	r0, r6, r0, sl
 800b12e:	0c02      	lsrs	r2, r0, #16
 800b130:	0c1b      	lsrs	r3, r3, #16
 800b132:	fb06 2303 	mla	r3, r6, r3, r2
 800b136:	f8de 2000 	ldr.w	r2, [lr]
 800b13a:	b280      	uxth	r0, r0
 800b13c:	b292      	uxth	r2, r2
 800b13e:	1a12      	subs	r2, r2, r0
 800b140:	445a      	add	r2, fp
 800b142:	f8de 0000 	ldr.w	r0, [lr]
 800b146:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b14a:	b29b      	uxth	r3, r3
 800b14c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b150:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b154:	b292      	uxth	r2, r2
 800b156:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b15a:	45e1      	cmp	r9, ip
 800b15c:	f84e 2b04 	str.w	r2, [lr], #4
 800b160:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b164:	d2de      	bcs.n	800b124 <quorem+0x42>
 800b166:	9b00      	ldr	r3, [sp, #0]
 800b168:	58eb      	ldr	r3, [r5, r3]
 800b16a:	b92b      	cbnz	r3, 800b178 <quorem+0x96>
 800b16c:	9b01      	ldr	r3, [sp, #4]
 800b16e:	3b04      	subs	r3, #4
 800b170:	429d      	cmp	r5, r3
 800b172:	461a      	mov	r2, r3
 800b174:	d32f      	bcc.n	800b1d6 <quorem+0xf4>
 800b176:	613c      	str	r4, [r7, #16]
 800b178:	4638      	mov	r0, r7
 800b17a:	f001 f97b 	bl	800c474 <__mcmp>
 800b17e:	2800      	cmp	r0, #0
 800b180:	db25      	blt.n	800b1ce <quorem+0xec>
 800b182:	4629      	mov	r1, r5
 800b184:	2000      	movs	r0, #0
 800b186:	f858 2b04 	ldr.w	r2, [r8], #4
 800b18a:	f8d1 c000 	ldr.w	ip, [r1]
 800b18e:	fa1f fe82 	uxth.w	lr, r2
 800b192:	fa1f f38c 	uxth.w	r3, ip
 800b196:	eba3 030e 	sub.w	r3, r3, lr
 800b19a:	4403      	add	r3, r0
 800b19c:	0c12      	lsrs	r2, r2, #16
 800b19e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b1a2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b1a6:	b29b      	uxth	r3, r3
 800b1a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b1ac:	45c1      	cmp	r9, r8
 800b1ae:	f841 3b04 	str.w	r3, [r1], #4
 800b1b2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b1b6:	d2e6      	bcs.n	800b186 <quorem+0xa4>
 800b1b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b1bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b1c0:	b922      	cbnz	r2, 800b1cc <quorem+0xea>
 800b1c2:	3b04      	subs	r3, #4
 800b1c4:	429d      	cmp	r5, r3
 800b1c6:	461a      	mov	r2, r3
 800b1c8:	d30b      	bcc.n	800b1e2 <quorem+0x100>
 800b1ca:	613c      	str	r4, [r7, #16]
 800b1cc:	3601      	adds	r6, #1
 800b1ce:	4630      	mov	r0, r6
 800b1d0:	b003      	add	sp, #12
 800b1d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1d6:	6812      	ldr	r2, [r2, #0]
 800b1d8:	3b04      	subs	r3, #4
 800b1da:	2a00      	cmp	r2, #0
 800b1dc:	d1cb      	bne.n	800b176 <quorem+0x94>
 800b1de:	3c01      	subs	r4, #1
 800b1e0:	e7c6      	b.n	800b170 <quorem+0x8e>
 800b1e2:	6812      	ldr	r2, [r2, #0]
 800b1e4:	3b04      	subs	r3, #4
 800b1e6:	2a00      	cmp	r2, #0
 800b1e8:	d1ef      	bne.n	800b1ca <quorem+0xe8>
 800b1ea:	3c01      	subs	r4, #1
 800b1ec:	e7ea      	b.n	800b1c4 <quorem+0xe2>
 800b1ee:	2000      	movs	r0, #0
 800b1f0:	e7ee      	b.n	800b1d0 <quorem+0xee>
 800b1f2:	0000      	movs	r0, r0
 800b1f4:	0000      	movs	r0, r0
	...

0800b1f8 <_dtoa_r>:
 800b1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1fc:	69c7      	ldr	r7, [r0, #28]
 800b1fe:	b099      	sub	sp, #100	@ 0x64
 800b200:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b204:	ec55 4b10 	vmov	r4, r5, d0
 800b208:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b20a:	9109      	str	r1, [sp, #36]	@ 0x24
 800b20c:	4683      	mov	fp, r0
 800b20e:	920e      	str	r2, [sp, #56]	@ 0x38
 800b210:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b212:	b97f      	cbnz	r7, 800b234 <_dtoa_r+0x3c>
 800b214:	2010      	movs	r0, #16
 800b216:	f000 fdfd 	bl	800be14 <malloc>
 800b21a:	4602      	mov	r2, r0
 800b21c:	f8cb 001c 	str.w	r0, [fp, #28]
 800b220:	b920      	cbnz	r0, 800b22c <_dtoa_r+0x34>
 800b222:	4ba7      	ldr	r3, [pc, #668]	@ (800b4c0 <_dtoa_r+0x2c8>)
 800b224:	21ef      	movs	r1, #239	@ 0xef
 800b226:	48a7      	ldr	r0, [pc, #668]	@ (800b4c4 <_dtoa_r+0x2cc>)
 800b228:	f001 ffe8 	bl	800d1fc <__assert_func>
 800b22c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b230:	6007      	str	r7, [r0, #0]
 800b232:	60c7      	str	r7, [r0, #12]
 800b234:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b238:	6819      	ldr	r1, [r3, #0]
 800b23a:	b159      	cbz	r1, 800b254 <_dtoa_r+0x5c>
 800b23c:	685a      	ldr	r2, [r3, #4]
 800b23e:	604a      	str	r2, [r1, #4]
 800b240:	2301      	movs	r3, #1
 800b242:	4093      	lsls	r3, r2
 800b244:	608b      	str	r3, [r1, #8]
 800b246:	4658      	mov	r0, fp
 800b248:	f000 feda 	bl	800c000 <_Bfree>
 800b24c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b250:	2200      	movs	r2, #0
 800b252:	601a      	str	r2, [r3, #0]
 800b254:	1e2b      	subs	r3, r5, #0
 800b256:	bfb9      	ittee	lt
 800b258:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b25c:	9303      	strlt	r3, [sp, #12]
 800b25e:	2300      	movge	r3, #0
 800b260:	6033      	strge	r3, [r6, #0]
 800b262:	9f03      	ldr	r7, [sp, #12]
 800b264:	4b98      	ldr	r3, [pc, #608]	@ (800b4c8 <_dtoa_r+0x2d0>)
 800b266:	bfbc      	itt	lt
 800b268:	2201      	movlt	r2, #1
 800b26a:	6032      	strlt	r2, [r6, #0]
 800b26c:	43bb      	bics	r3, r7
 800b26e:	d112      	bne.n	800b296 <_dtoa_r+0x9e>
 800b270:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b272:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b276:	6013      	str	r3, [r2, #0]
 800b278:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b27c:	4323      	orrs	r3, r4
 800b27e:	f000 854d 	beq.w	800bd1c <_dtoa_r+0xb24>
 800b282:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b284:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b4dc <_dtoa_r+0x2e4>
 800b288:	2b00      	cmp	r3, #0
 800b28a:	f000 854f 	beq.w	800bd2c <_dtoa_r+0xb34>
 800b28e:	f10a 0303 	add.w	r3, sl, #3
 800b292:	f000 bd49 	b.w	800bd28 <_dtoa_r+0xb30>
 800b296:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b29a:	2200      	movs	r2, #0
 800b29c:	ec51 0b17 	vmov	r0, r1, d7
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b2a6:	f7f5 fc17 	bl	8000ad8 <__aeabi_dcmpeq>
 800b2aa:	4680      	mov	r8, r0
 800b2ac:	b158      	cbz	r0, 800b2c6 <_dtoa_r+0xce>
 800b2ae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	6013      	str	r3, [r2, #0]
 800b2b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b2b6:	b113      	cbz	r3, 800b2be <_dtoa_r+0xc6>
 800b2b8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b2ba:	4b84      	ldr	r3, [pc, #528]	@ (800b4cc <_dtoa_r+0x2d4>)
 800b2bc:	6013      	str	r3, [r2, #0]
 800b2be:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b4e0 <_dtoa_r+0x2e8>
 800b2c2:	f000 bd33 	b.w	800bd2c <_dtoa_r+0xb34>
 800b2c6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b2ca:	aa16      	add	r2, sp, #88	@ 0x58
 800b2cc:	a917      	add	r1, sp, #92	@ 0x5c
 800b2ce:	4658      	mov	r0, fp
 800b2d0:	f001 f980 	bl	800c5d4 <__d2b>
 800b2d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b2d8:	4681      	mov	r9, r0
 800b2da:	2e00      	cmp	r6, #0
 800b2dc:	d077      	beq.n	800b3ce <_dtoa_r+0x1d6>
 800b2de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b2e0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b2e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b2e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b2ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b2f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b2f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b2f8:	4619      	mov	r1, r3
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	4b74      	ldr	r3, [pc, #464]	@ (800b4d0 <_dtoa_r+0x2d8>)
 800b2fe:	f7f4 ffcb 	bl	8000298 <__aeabi_dsub>
 800b302:	a369      	add	r3, pc, #420	@ (adr r3, 800b4a8 <_dtoa_r+0x2b0>)
 800b304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b308:	f7f5 f97e 	bl	8000608 <__aeabi_dmul>
 800b30c:	a368      	add	r3, pc, #416	@ (adr r3, 800b4b0 <_dtoa_r+0x2b8>)
 800b30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b312:	f7f4 ffc3 	bl	800029c <__adddf3>
 800b316:	4604      	mov	r4, r0
 800b318:	4630      	mov	r0, r6
 800b31a:	460d      	mov	r5, r1
 800b31c:	f7f5 f90a 	bl	8000534 <__aeabi_i2d>
 800b320:	a365      	add	r3, pc, #404	@ (adr r3, 800b4b8 <_dtoa_r+0x2c0>)
 800b322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b326:	f7f5 f96f 	bl	8000608 <__aeabi_dmul>
 800b32a:	4602      	mov	r2, r0
 800b32c:	460b      	mov	r3, r1
 800b32e:	4620      	mov	r0, r4
 800b330:	4629      	mov	r1, r5
 800b332:	f7f4 ffb3 	bl	800029c <__adddf3>
 800b336:	4604      	mov	r4, r0
 800b338:	460d      	mov	r5, r1
 800b33a:	f7f5 fc15 	bl	8000b68 <__aeabi_d2iz>
 800b33e:	2200      	movs	r2, #0
 800b340:	4607      	mov	r7, r0
 800b342:	2300      	movs	r3, #0
 800b344:	4620      	mov	r0, r4
 800b346:	4629      	mov	r1, r5
 800b348:	f7f5 fbd0 	bl	8000aec <__aeabi_dcmplt>
 800b34c:	b140      	cbz	r0, 800b360 <_dtoa_r+0x168>
 800b34e:	4638      	mov	r0, r7
 800b350:	f7f5 f8f0 	bl	8000534 <__aeabi_i2d>
 800b354:	4622      	mov	r2, r4
 800b356:	462b      	mov	r3, r5
 800b358:	f7f5 fbbe 	bl	8000ad8 <__aeabi_dcmpeq>
 800b35c:	b900      	cbnz	r0, 800b360 <_dtoa_r+0x168>
 800b35e:	3f01      	subs	r7, #1
 800b360:	2f16      	cmp	r7, #22
 800b362:	d851      	bhi.n	800b408 <_dtoa_r+0x210>
 800b364:	4b5b      	ldr	r3, [pc, #364]	@ (800b4d4 <_dtoa_r+0x2dc>)
 800b366:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b36a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b36e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b372:	f7f5 fbbb 	bl	8000aec <__aeabi_dcmplt>
 800b376:	2800      	cmp	r0, #0
 800b378:	d048      	beq.n	800b40c <_dtoa_r+0x214>
 800b37a:	3f01      	subs	r7, #1
 800b37c:	2300      	movs	r3, #0
 800b37e:	9312      	str	r3, [sp, #72]	@ 0x48
 800b380:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b382:	1b9b      	subs	r3, r3, r6
 800b384:	1e5a      	subs	r2, r3, #1
 800b386:	bf44      	itt	mi
 800b388:	f1c3 0801 	rsbmi	r8, r3, #1
 800b38c:	2300      	movmi	r3, #0
 800b38e:	9208      	str	r2, [sp, #32]
 800b390:	bf54      	ite	pl
 800b392:	f04f 0800 	movpl.w	r8, #0
 800b396:	9308      	strmi	r3, [sp, #32]
 800b398:	2f00      	cmp	r7, #0
 800b39a:	db39      	blt.n	800b410 <_dtoa_r+0x218>
 800b39c:	9b08      	ldr	r3, [sp, #32]
 800b39e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b3a0:	443b      	add	r3, r7
 800b3a2:	9308      	str	r3, [sp, #32]
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b3a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3aa:	2b09      	cmp	r3, #9
 800b3ac:	d864      	bhi.n	800b478 <_dtoa_r+0x280>
 800b3ae:	2b05      	cmp	r3, #5
 800b3b0:	bfc4      	itt	gt
 800b3b2:	3b04      	subgt	r3, #4
 800b3b4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b3b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3b8:	f1a3 0302 	sub.w	r3, r3, #2
 800b3bc:	bfcc      	ite	gt
 800b3be:	2400      	movgt	r4, #0
 800b3c0:	2401      	movle	r4, #1
 800b3c2:	2b03      	cmp	r3, #3
 800b3c4:	d863      	bhi.n	800b48e <_dtoa_r+0x296>
 800b3c6:	e8df f003 	tbb	[pc, r3]
 800b3ca:	372a      	.short	0x372a
 800b3cc:	5535      	.short	0x5535
 800b3ce:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b3d2:	441e      	add	r6, r3
 800b3d4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b3d8:	2b20      	cmp	r3, #32
 800b3da:	bfc1      	itttt	gt
 800b3dc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b3e0:	409f      	lslgt	r7, r3
 800b3e2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b3e6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b3ea:	bfd6      	itet	le
 800b3ec:	f1c3 0320 	rsble	r3, r3, #32
 800b3f0:	ea47 0003 	orrgt.w	r0, r7, r3
 800b3f4:	fa04 f003 	lslle.w	r0, r4, r3
 800b3f8:	f7f5 f88c 	bl	8000514 <__aeabi_ui2d>
 800b3fc:	2201      	movs	r2, #1
 800b3fe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b402:	3e01      	subs	r6, #1
 800b404:	9214      	str	r2, [sp, #80]	@ 0x50
 800b406:	e777      	b.n	800b2f8 <_dtoa_r+0x100>
 800b408:	2301      	movs	r3, #1
 800b40a:	e7b8      	b.n	800b37e <_dtoa_r+0x186>
 800b40c:	9012      	str	r0, [sp, #72]	@ 0x48
 800b40e:	e7b7      	b.n	800b380 <_dtoa_r+0x188>
 800b410:	427b      	negs	r3, r7
 800b412:	930a      	str	r3, [sp, #40]	@ 0x28
 800b414:	2300      	movs	r3, #0
 800b416:	eba8 0807 	sub.w	r8, r8, r7
 800b41a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b41c:	e7c4      	b.n	800b3a8 <_dtoa_r+0x1b0>
 800b41e:	2300      	movs	r3, #0
 800b420:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b422:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b424:	2b00      	cmp	r3, #0
 800b426:	dc35      	bgt.n	800b494 <_dtoa_r+0x29c>
 800b428:	2301      	movs	r3, #1
 800b42a:	9300      	str	r3, [sp, #0]
 800b42c:	9307      	str	r3, [sp, #28]
 800b42e:	461a      	mov	r2, r3
 800b430:	920e      	str	r2, [sp, #56]	@ 0x38
 800b432:	e00b      	b.n	800b44c <_dtoa_r+0x254>
 800b434:	2301      	movs	r3, #1
 800b436:	e7f3      	b.n	800b420 <_dtoa_r+0x228>
 800b438:	2300      	movs	r3, #0
 800b43a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b43c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b43e:	18fb      	adds	r3, r7, r3
 800b440:	9300      	str	r3, [sp, #0]
 800b442:	3301      	adds	r3, #1
 800b444:	2b01      	cmp	r3, #1
 800b446:	9307      	str	r3, [sp, #28]
 800b448:	bfb8      	it	lt
 800b44a:	2301      	movlt	r3, #1
 800b44c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b450:	2100      	movs	r1, #0
 800b452:	2204      	movs	r2, #4
 800b454:	f102 0514 	add.w	r5, r2, #20
 800b458:	429d      	cmp	r5, r3
 800b45a:	d91f      	bls.n	800b49c <_dtoa_r+0x2a4>
 800b45c:	6041      	str	r1, [r0, #4]
 800b45e:	4658      	mov	r0, fp
 800b460:	f000 fd8e 	bl	800bf80 <_Balloc>
 800b464:	4682      	mov	sl, r0
 800b466:	2800      	cmp	r0, #0
 800b468:	d13c      	bne.n	800b4e4 <_dtoa_r+0x2ec>
 800b46a:	4b1b      	ldr	r3, [pc, #108]	@ (800b4d8 <_dtoa_r+0x2e0>)
 800b46c:	4602      	mov	r2, r0
 800b46e:	f240 11af 	movw	r1, #431	@ 0x1af
 800b472:	e6d8      	b.n	800b226 <_dtoa_r+0x2e>
 800b474:	2301      	movs	r3, #1
 800b476:	e7e0      	b.n	800b43a <_dtoa_r+0x242>
 800b478:	2401      	movs	r4, #1
 800b47a:	2300      	movs	r3, #0
 800b47c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b47e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b480:	f04f 33ff 	mov.w	r3, #4294967295
 800b484:	9300      	str	r3, [sp, #0]
 800b486:	9307      	str	r3, [sp, #28]
 800b488:	2200      	movs	r2, #0
 800b48a:	2312      	movs	r3, #18
 800b48c:	e7d0      	b.n	800b430 <_dtoa_r+0x238>
 800b48e:	2301      	movs	r3, #1
 800b490:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b492:	e7f5      	b.n	800b480 <_dtoa_r+0x288>
 800b494:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b496:	9300      	str	r3, [sp, #0]
 800b498:	9307      	str	r3, [sp, #28]
 800b49a:	e7d7      	b.n	800b44c <_dtoa_r+0x254>
 800b49c:	3101      	adds	r1, #1
 800b49e:	0052      	lsls	r2, r2, #1
 800b4a0:	e7d8      	b.n	800b454 <_dtoa_r+0x25c>
 800b4a2:	bf00      	nop
 800b4a4:	f3af 8000 	nop.w
 800b4a8:	636f4361 	.word	0x636f4361
 800b4ac:	3fd287a7 	.word	0x3fd287a7
 800b4b0:	8b60c8b3 	.word	0x8b60c8b3
 800b4b4:	3fc68a28 	.word	0x3fc68a28
 800b4b8:	509f79fb 	.word	0x509f79fb
 800b4bc:	3fd34413 	.word	0x3fd34413
 800b4c0:	0800df83 	.word	0x0800df83
 800b4c4:	0800df9a 	.word	0x0800df9a
 800b4c8:	7ff00000 	.word	0x7ff00000
 800b4cc:	0800e180 	.word	0x0800e180
 800b4d0:	3ff80000 	.word	0x3ff80000
 800b4d4:	0800e090 	.word	0x0800e090
 800b4d8:	0800dff2 	.word	0x0800dff2
 800b4dc:	0800df7f 	.word	0x0800df7f
 800b4e0:	0800e17f 	.word	0x0800e17f
 800b4e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b4e8:	6018      	str	r0, [r3, #0]
 800b4ea:	9b07      	ldr	r3, [sp, #28]
 800b4ec:	2b0e      	cmp	r3, #14
 800b4ee:	f200 80a4 	bhi.w	800b63a <_dtoa_r+0x442>
 800b4f2:	2c00      	cmp	r4, #0
 800b4f4:	f000 80a1 	beq.w	800b63a <_dtoa_r+0x442>
 800b4f8:	2f00      	cmp	r7, #0
 800b4fa:	dd33      	ble.n	800b564 <_dtoa_r+0x36c>
 800b4fc:	4bad      	ldr	r3, [pc, #692]	@ (800b7b4 <_dtoa_r+0x5bc>)
 800b4fe:	f007 020f 	and.w	r2, r7, #15
 800b502:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b506:	ed93 7b00 	vldr	d7, [r3]
 800b50a:	05f8      	lsls	r0, r7, #23
 800b50c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b510:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b514:	d516      	bpl.n	800b544 <_dtoa_r+0x34c>
 800b516:	4ba8      	ldr	r3, [pc, #672]	@ (800b7b8 <_dtoa_r+0x5c0>)
 800b518:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b51c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b520:	f7f5 f99c 	bl	800085c <__aeabi_ddiv>
 800b524:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b528:	f004 040f 	and.w	r4, r4, #15
 800b52c:	2603      	movs	r6, #3
 800b52e:	4da2      	ldr	r5, [pc, #648]	@ (800b7b8 <_dtoa_r+0x5c0>)
 800b530:	b954      	cbnz	r4, 800b548 <_dtoa_r+0x350>
 800b532:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b536:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b53a:	f7f5 f98f 	bl	800085c <__aeabi_ddiv>
 800b53e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b542:	e028      	b.n	800b596 <_dtoa_r+0x39e>
 800b544:	2602      	movs	r6, #2
 800b546:	e7f2      	b.n	800b52e <_dtoa_r+0x336>
 800b548:	07e1      	lsls	r1, r4, #31
 800b54a:	d508      	bpl.n	800b55e <_dtoa_r+0x366>
 800b54c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b550:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b554:	f7f5 f858 	bl	8000608 <__aeabi_dmul>
 800b558:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b55c:	3601      	adds	r6, #1
 800b55e:	1064      	asrs	r4, r4, #1
 800b560:	3508      	adds	r5, #8
 800b562:	e7e5      	b.n	800b530 <_dtoa_r+0x338>
 800b564:	f000 80d2 	beq.w	800b70c <_dtoa_r+0x514>
 800b568:	427c      	negs	r4, r7
 800b56a:	4b92      	ldr	r3, [pc, #584]	@ (800b7b4 <_dtoa_r+0x5bc>)
 800b56c:	4d92      	ldr	r5, [pc, #584]	@ (800b7b8 <_dtoa_r+0x5c0>)
 800b56e:	f004 020f 	and.w	r2, r4, #15
 800b572:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b57a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b57e:	f7f5 f843 	bl	8000608 <__aeabi_dmul>
 800b582:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b586:	1124      	asrs	r4, r4, #4
 800b588:	2300      	movs	r3, #0
 800b58a:	2602      	movs	r6, #2
 800b58c:	2c00      	cmp	r4, #0
 800b58e:	f040 80b2 	bne.w	800b6f6 <_dtoa_r+0x4fe>
 800b592:	2b00      	cmp	r3, #0
 800b594:	d1d3      	bne.n	800b53e <_dtoa_r+0x346>
 800b596:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b598:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	f000 80b7 	beq.w	800b710 <_dtoa_r+0x518>
 800b5a2:	4b86      	ldr	r3, [pc, #536]	@ (800b7bc <_dtoa_r+0x5c4>)
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	4620      	mov	r0, r4
 800b5a8:	4629      	mov	r1, r5
 800b5aa:	f7f5 fa9f 	bl	8000aec <__aeabi_dcmplt>
 800b5ae:	2800      	cmp	r0, #0
 800b5b0:	f000 80ae 	beq.w	800b710 <_dtoa_r+0x518>
 800b5b4:	9b07      	ldr	r3, [sp, #28]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	f000 80aa 	beq.w	800b710 <_dtoa_r+0x518>
 800b5bc:	9b00      	ldr	r3, [sp, #0]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	dd37      	ble.n	800b632 <_dtoa_r+0x43a>
 800b5c2:	1e7b      	subs	r3, r7, #1
 800b5c4:	9304      	str	r3, [sp, #16]
 800b5c6:	4620      	mov	r0, r4
 800b5c8:	4b7d      	ldr	r3, [pc, #500]	@ (800b7c0 <_dtoa_r+0x5c8>)
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	4629      	mov	r1, r5
 800b5ce:	f7f5 f81b 	bl	8000608 <__aeabi_dmul>
 800b5d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5d6:	9c00      	ldr	r4, [sp, #0]
 800b5d8:	3601      	adds	r6, #1
 800b5da:	4630      	mov	r0, r6
 800b5dc:	f7f4 ffaa 	bl	8000534 <__aeabi_i2d>
 800b5e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b5e4:	f7f5 f810 	bl	8000608 <__aeabi_dmul>
 800b5e8:	4b76      	ldr	r3, [pc, #472]	@ (800b7c4 <_dtoa_r+0x5cc>)
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	f7f4 fe56 	bl	800029c <__adddf3>
 800b5f0:	4605      	mov	r5, r0
 800b5f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b5f6:	2c00      	cmp	r4, #0
 800b5f8:	f040 808d 	bne.w	800b716 <_dtoa_r+0x51e>
 800b5fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b600:	4b71      	ldr	r3, [pc, #452]	@ (800b7c8 <_dtoa_r+0x5d0>)
 800b602:	2200      	movs	r2, #0
 800b604:	f7f4 fe48 	bl	8000298 <__aeabi_dsub>
 800b608:	4602      	mov	r2, r0
 800b60a:	460b      	mov	r3, r1
 800b60c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b610:	462a      	mov	r2, r5
 800b612:	4633      	mov	r3, r6
 800b614:	f7f5 fa88 	bl	8000b28 <__aeabi_dcmpgt>
 800b618:	2800      	cmp	r0, #0
 800b61a:	f040 828b 	bne.w	800bb34 <_dtoa_r+0x93c>
 800b61e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b622:	462a      	mov	r2, r5
 800b624:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b628:	f7f5 fa60 	bl	8000aec <__aeabi_dcmplt>
 800b62c:	2800      	cmp	r0, #0
 800b62e:	f040 8128 	bne.w	800b882 <_dtoa_r+0x68a>
 800b632:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b636:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b63a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	f2c0 815a 	blt.w	800b8f6 <_dtoa_r+0x6fe>
 800b642:	2f0e      	cmp	r7, #14
 800b644:	f300 8157 	bgt.w	800b8f6 <_dtoa_r+0x6fe>
 800b648:	4b5a      	ldr	r3, [pc, #360]	@ (800b7b4 <_dtoa_r+0x5bc>)
 800b64a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b64e:	ed93 7b00 	vldr	d7, [r3]
 800b652:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b654:	2b00      	cmp	r3, #0
 800b656:	ed8d 7b00 	vstr	d7, [sp]
 800b65a:	da03      	bge.n	800b664 <_dtoa_r+0x46c>
 800b65c:	9b07      	ldr	r3, [sp, #28]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	f340 8101 	ble.w	800b866 <_dtoa_r+0x66e>
 800b664:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b668:	4656      	mov	r6, sl
 800b66a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b66e:	4620      	mov	r0, r4
 800b670:	4629      	mov	r1, r5
 800b672:	f7f5 f8f3 	bl	800085c <__aeabi_ddiv>
 800b676:	f7f5 fa77 	bl	8000b68 <__aeabi_d2iz>
 800b67a:	4680      	mov	r8, r0
 800b67c:	f7f4 ff5a 	bl	8000534 <__aeabi_i2d>
 800b680:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b684:	f7f4 ffc0 	bl	8000608 <__aeabi_dmul>
 800b688:	4602      	mov	r2, r0
 800b68a:	460b      	mov	r3, r1
 800b68c:	4620      	mov	r0, r4
 800b68e:	4629      	mov	r1, r5
 800b690:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b694:	f7f4 fe00 	bl	8000298 <__aeabi_dsub>
 800b698:	f806 4b01 	strb.w	r4, [r6], #1
 800b69c:	9d07      	ldr	r5, [sp, #28]
 800b69e:	eba6 040a 	sub.w	r4, r6, sl
 800b6a2:	42a5      	cmp	r5, r4
 800b6a4:	4602      	mov	r2, r0
 800b6a6:	460b      	mov	r3, r1
 800b6a8:	f040 8117 	bne.w	800b8da <_dtoa_r+0x6e2>
 800b6ac:	f7f4 fdf6 	bl	800029c <__adddf3>
 800b6b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b6b4:	4604      	mov	r4, r0
 800b6b6:	460d      	mov	r5, r1
 800b6b8:	f7f5 fa36 	bl	8000b28 <__aeabi_dcmpgt>
 800b6bc:	2800      	cmp	r0, #0
 800b6be:	f040 80f9 	bne.w	800b8b4 <_dtoa_r+0x6bc>
 800b6c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	4629      	mov	r1, r5
 800b6ca:	f7f5 fa05 	bl	8000ad8 <__aeabi_dcmpeq>
 800b6ce:	b118      	cbz	r0, 800b6d8 <_dtoa_r+0x4e0>
 800b6d0:	f018 0f01 	tst.w	r8, #1
 800b6d4:	f040 80ee 	bne.w	800b8b4 <_dtoa_r+0x6bc>
 800b6d8:	4649      	mov	r1, r9
 800b6da:	4658      	mov	r0, fp
 800b6dc:	f000 fc90 	bl	800c000 <_Bfree>
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	7033      	strb	r3, [r6, #0]
 800b6e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b6e6:	3701      	adds	r7, #1
 800b6e8:	601f      	str	r7, [r3, #0]
 800b6ea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	f000 831d 	beq.w	800bd2c <_dtoa_r+0xb34>
 800b6f2:	601e      	str	r6, [r3, #0]
 800b6f4:	e31a      	b.n	800bd2c <_dtoa_r+0xb34>
 800b6f6:	07e2      	lsls	r2, r4, #31
 800b6f8:	d505      	bpl.n	800b706 <_dtoa_r+0x50e>
 800b6fa:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b6fe:	f7f4 ff83 	bl	8000608 <__aeabi_dmul>
 800b702:	3601      	adds	r6, #1
 800b704:	2301      	movs	r3, #1
 800b706:	1064      	asrs	r4, r4, #1
 800b708:	3508      	adds	r5, #8
 800b70a:	e73f      	b.n	800b58c <_dtoa_r+0x394>
 800b70c:	2602      	movs	r6, #2
 800b70e:	e742      	b.n	800b596 <_dtoa_r+0x39e>
 800b710:	9c07      	ldr	r4, [sp, #28]
 800b712:	9704      	str	r7, [sp, #16]
 800b714:	e761      	b.n	800b5da <_dtoa_r+0x3e2>
 800b716:	4b27      	ldr	r3, [pc, #156]	@ (800b7b4 <_dtoa_r+0x5bc>)
 800b718:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b71a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b71e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b722:	4454      	add	r4, sl
 800b724:	2900      	cmp	r1, #0
 800b726:	d053      	beq.n	800b7d0 <_dtoa_r+0x5d8>
 800b728:	4928      	ldr	r1, [pc, #160]	@ (800b7cc <_dtoa_r+0x5d4>)
 800b72a:	2000      	movs	r0, #0
 800b72c:	f7f5 f896 	bl	800085c <__aeabi_ddiv>
 800b730:	4633      	mov	r3, r6
 800b732:	462a      	mov	r2, r5
 800b734:	f7f4 fdb0 	bl	8000298 <__aeabi_dsub>
 800b738:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b73c:	4656      	mov	r6, sl
 800b73e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b742:	f7f5 fa11 	bl	8000b68 <__aeabi_d2iz>
 800b746:	4605      	mov	r5, r0
 800b748:	f7f4 fef4 	bl	8000534 <__aeabi_i2d>
 800b74c:	4602      	mov	r2, r0
 800b74e:	460b      	mov	r3, r1
 800b750:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b754:	f7f4 fda0 	bl	8000298 <__aeabi_dsub>
 800b758:	3530      	adds	r5, #48	@ 0x30
 800b75a:	4602      	mov	r2, r0
 800b75c:	460b      	mov	r3, r1
 800b75e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b762:	f806 5b01 	strb.w	r5, [r6], #1
 800b766:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b76a:	f7f5 f9bf 	bl	8000aec <__aeabi_dcmplt>
 800b76e:	2800      	cmp	r0, #0
 800b770:	d171      	bne.n	800b856 <_dtoa_r+0x65e>
 800b772:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b776:	4911      	ldr	r1, [pc, #68]	@ (800b7bc <_dtoa_r+0x5c4>)
 800b778:	2000      	movs	r0, #0
 800b77a:	f7f4 fd8d 	bl	8000298 <__aeabi_dsub>
 800b77e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b782:	f7f5 f9b3 	bl	8000aec <__aeabi_dcmplt>
 800b786:	2800      	cmp	r0, #0
 800b788:	f040 8095 	bne.w	800b8b6 <_dtoa_r+0x6be>
 800b78c:	42a6      	cmp	r6, r4
 800b78e:	f43f af50 	beq.w	800b632 <_dtoa_r+0x43a>
 800b792:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b796:	4b0a      	ldr	r3, [pc, #40]	@ (800b7c0 <_dtoa_r+0x5c8>)
 800b798:	2200      	movs	r2, #0
 800b79a:	f7f4 ff35 	bl	8000608 <__aeabi_dmul>
 800b79e:	4b08      	ldr	r3, [pc, #32]	@ (800b7c0 <_dtoa_r+0x5c8>)
 800b7a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b7a4:	2200      	movs	r2, #0
 800b7a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7aa:	f7f4 ff2d 	bl	8000608 <__aeabi_dmul>
 800b7ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b7b2:	e7c4      	b.n	800b73e <_dtoa_r+0x546>
 800b7b4:	0800e090 	.word	0x0800e090
 800b7b8:	0800e068 	.word	0x0800e068
 800b7bc:	3ff00000 	.word	0x3ff00000
 800b7c0:	40240000 	.word	0x40240000
 800b7c4:	401c0000 	.word	0x401c0000
 800b7c8:	40140000 	.word	0x40140000
 800b7cc:	3fe00000 	.word	0x3fe00000
 800b7d0:	4631      	mov	r1, r6
 800b7d2:	4628      	mov	r0, r5
 800b7d4:	f7f4 ff18 	bl	8000608 <__aeabi_dmul>
 800b7d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b7dc:	9415      	str	r4, [sp, #84]	@ 0x54
 800b7de:	4656      	mov	r6, sl
 800b7e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7e4:	f7f5 f9c0 	bl	8000b68 <__aeabi_d2iz>
 800b7e8:	4605      	mov	r5, r0
 800b7ea:	f7f4 fea3 	bl	8000534 <__aeabi_i2d>
 800b7ee:	4602      	mov	r2, r0
 800b7f0:	460b      	mov	r3, r1
 800b7f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7f6:	f7f4 fd4f 	bl	8000298 <__aeabi_dsub>
 800b7fa:	3530      	adds	r5, #48	@ 0x30
 800b7fc:	f806 5b01 	strb.w	r5, [r6], #1
 800b800:	4602      	mov	r2, r0
 800b802:	460b      	mov	r3, r1
 800b804:	42a6      	cmp	r6, r4
 800b806:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b80a:	f04f 0200 	mov.w	r2, #0
 800b80e:	d124      	bne.n	800b85a <_dtoa_r+0x662>
 800b810:	4bac      	ldr	r3, [pc, #688]	@ (800bac4 <_dtoa_r+0x8cc>)
 800b812:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b816:	f7f4 fd41 	bl	800029c <__adddf3>
 800b81a:	4602      	mov	r2, r0
 800b81c:	460b      	mov	r3, r1
 800b81e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b822:	f7f5 f981 	bl	8000b28 <__aeabi_dcmpgt>
 800b826:	2800      	cmp	r0, #0
 800b828:	d145      	bne.n	800b8b6 <_dtoa_r+0x6be>
 800b82a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b82e:	49a5      	ldr	r1, [pc, #660]	@ (800bac4 <_dtoa_r+0x8cc>)
 800b830:	2000      	movs	r0, #0
 800b832:	f7f4 fd31 	bl	8000298 <__aeabi_dsub>
 800b836:	4602      	mov	r2, r0
 800b838:	460b      	mov	r3, r1
 800b83a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b83e:	f7f5 f955 	bl	8000aec <__aeabi_dcmplt>
 800b842:	2800      	cmp	r0, #0
 800b844:	f43f aef5 	beq.w	800b632 <_dtoa_r+0x43a>
 800b848:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b84a:	1e73      	subs	r3, r6, #1
 800b84c:	9315      	str	r3, [sp, #84]	@ 0x54
 800b84e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b852:	2b30      	cmp	r3, #48	@ 0x30
 800b854:	d0f8      	beq.n	800b848 <_dtoa_r+0x650>
 800b856:	9f04      	ldr	r7, [sp, #16]
 800b858:	e73e      	b.n	800b6d8 <_dtoa_r+0x4e0>
 800b85a:	4b9b      	ldr	r3, [pc, #620]	@ (800bac8 <_dtoa_r+0x8d0>)
 800b85c:	f7f4 fed4 	bl	8000608 <__aeabi_dmul>
 800b860:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b864:	e7bc      	b.n	800b7e0 <_dtoa_r+0x5e8>
 800b866:	d10c      	bne.n	800b882 <_dtoa_r+0x68a>
 800b868:	4b98      	ldr	r3, [pc, #608]	@ (800bacc <_dtoa_r+0x8d4>)
 800b86a:	2200      	movs	r2, #0
 800b86c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b870:	f7f4 feca 	bl	8000608 <__aeabi_dmul>
 800b874:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b878:	f7f5 f94c 	bl	8000b14 <__aeabi_dcmpge>
 800b87c:	2800      	cmp	r0, #0
 800b87e:	f000 8157 	beq.w	800bb30 <_dtoa_r+0x938>
 800b882:	2400      	movs	r4, #0
 800b884:	4625      	mov	r5, r4
 800b886:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b888:	43db      	mvns	r3, r3
 800b88a:	9304      	str	r3, [sp, #16]
 800b88c:	4656      	mov	r6, sl
 800b88e:	2700      	movs	r7, #0
 800b890:	4621      	mov	r1, r4
 800b892:	4658      	mov	r0, fp
 800b894:	f000 fbb4 	bl	800c000 <_Bfree>
 800b898:	2d00      	cmp	r5, #0
 800b89a:	d0dc      	beq.n	800b856 <_dtoa_r+0x65e>
 800b89c:	b12f      	cbz	r7, 800b8aa <_dtoa_r+0x6b2>
 800b89e:	42af      	cmp	r7, r5
 800b8a0:	d003      	beq.n	800b8aa <_dtoa_r+0x6b2>
 800b8a2:	4639      	mov	r1, r7
 800b8a4:	4658      	mov	r0, fp
 800b8a6:	f000 fbab 	bl	800c000 <_Bfree>
 800b8aa:	4629      	mov	r1, r5
 800b8ac:	4658      	mov	r0, fp
 800b8ae:	f000 fba7 	bl	800c000 <_Bfree>
 800b8b2:	e7d0      	b.n	800b856 <_dtoa_r+0x65e>
 800b8b4:	9704      	str	r7, [sp, #16]
 800b8b6:	4633      	mov	r3, r6
 800b8b8:	461e      	mov	r6, r3
 800b8ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b8be:	2a39      	cmp	r2, #57	@ 0x39
 800b8c0:	d107      	bne.n	800b8d2 <_dtoa_r+0x6da>
 800b8c2:	459a      	cmp	sl, r3
 800b8c4:	d1f8      	bne.n	800b8b8 <_dtoa_r+0x6c0>
 800b8c6:	9a04      	ldr	r2, [sp, #16]
 800b8c8:	3201      	adds	r2, #1
 800b8ca:	9204      	str	r2, [sp, #16]
 800b8cc:	2230      	movs	r2, #48	@ 0x30
 800b8ce:	f88a 2000 	strb.w	r2, [sl]
 800b8d2:	781a      	ldrb	r2, [r3, #0]
 800b8d4:	3201      	adds	r2, #1
 800b8d6:	701a      	strb	r2, [r3, #0]
 800b8d8:	e7bd      	b.n	800b856 <_dtoa_r+0x65e>
 800b8da:	4b7b      	ldr	r3, [pc, #492]	@ (800bac8 <_dtoa_r+0x8d0>)
 800b8dc:	2200      	movs	r2, #0
 800b8de:	f7f4 fe93 	bl	8000608 <__aeabi_dmul>
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	4604      	mov	r4, r0
 800b8e8:	460d      	mov	r5, r1
 800b8ea:	f7f5 f8f5 	bl	8000ad8 <__aeabi_dcmpeq>
 800b8ee:	2800      	cmp	r0, #0
 800b8f0:	f43f aebb 	beq.w	800b66a <_dtoa_r+0x472>
 800b8f4:	e6f0      	b.n	800b6d8 <_dtoa_r+0x4e0>
 800b8f6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b8f8:	2a00      	cmp	r2, #0
 800b8fa:	f000 80db 	beq.w	800bab4 <_dtoa_r+0x8bc>
 800b8fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b900:	2a01      	cmp	r2, #1
 800b902:	f300 80bf 	bgt.w	800ba84 <_dtoa_r+0x88c>
 800b906:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b908:	2a00      	cmp	r2, #0
 800b90a:	f000 80b7 	beq.w	800ba7c <_dtoa_r+0x884>
 800b90e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b912:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b914:	4646      	mov	r6, r8
 800b916:	9a08      	ldr	r2, [sp, #32]
 800b918:	2101      	movs	r1, #1
 800b91a:	441a      	add	r2, r3
 800b91c:	4658      	mov	r0, fp
 800b91e:	4498      	add	r8, r3
 800b920:	9208      	str	r2, [sp, #32]
 800b922:	f000 fc21 	bl	800c168 <__i2b>
 800b926:	4605      	mov	r5, r0
 800b928:	b15e      	cbz	r6, 800b942 <_dtoa_r+0x74a>
 800b92a:	9b08      	ldr	r3, [sp, #32]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	dd08      	ble.n	800b942 <_dtoa_r+0x74a>
 800b930:	42b3      	cmp	r3, r6
 800b932:	9a08      	ldr	r2, [sp, #32]
 800b934:	bfa8      	it	ge
 800b936:	4633      	movge	r3, r6
 800b938:	eba8 0803 	sub.w	r8, r8, r3
 800b93c:	1af6      	subs	r6, r6, r3
 800b93e:	1ad3      	subs	r3, r2, r3
 800b940:	9308      	str	r3, [sp, #32]
 800b942:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b944:	b1f3      	cbz	r3, 800b984 <_dtoa_r+0x78c>
 800b946:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b948:	2b00      	cmp	r3, #0
 800b94a:	f000 80b7 	beq.w	800babc <_dtoa_r+0x8c4>
 800b94e:	b18c      	cbz	r4, 800b974 <_dtoa_r+0x77c>
 800b950:	4629      	mov	r1, r5
 800b952:	4622      	mov	r2, r4
 800b954:	4658      	mov	r0, fp
 800b956:	f000 fcc7 	bl	800c2e8 <__pow5mult>
 800b95a:	464a      	mov	r2, r9
 800b95c:	4601      	mov	r1, r0
 800b95e:	4605      	mov	r5, r0
 800b960:	4658      	mov	r0, fp
 800b962:	f000 fc17 	bl	800c194 <__multiply>
 800b966:	4649      	mov	r1, r9
 800b968:	9004      	str	r0, [sp, #16]
 800b96a:	4658      	mov	r0, fp
 800b96c:	f000 fb48 	bl	800c000 <_Bfree>
 800b970:	9b04      	ldr	r3, [sp, #16]
 800b972:	4699      	mov	r9, r3
 800b974:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b976:	1b1a      	subs	r2, r3, r4
 800b978:	d004      	beq.n	800b984 <_dtoa_r+0x78c>
 800b97a:	4649      	mov	r1, r9
 800b97c:	4658      	mov	r0, fp
 800b97e:	f000 fcb3 	bl	800c2e8 <__pow5mult>
 800b982:	4681      	mov	r9, r0
 800b984:	2101      	movs	r1, #1
 800b986:	4658      	mov	r0, fp
 800b988:	f000 fbee 	bl	800c168 <__i2b>
 800b98c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b98e:	4604      	mov	r4, r0
 800b990:	2b00      	cmp	r3, #0
 800b992:	f000 81cf 	beq.w	800bd34 <_dtoa_r+0xb3c>
 800b996:	461a      	mov	r2, r3
 800b998:	4601      	mov	r1, r0
 800b99a:	4658      	mov	r0, fp
 800b99c:	f000 fca4 	bl	800c2e8 <__pow5mult>
 800b9a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9a2:	2b01      	cmp	r3, #1
 800b9a4:	4604      	mov	r4, r0
 800b9a6:	f300 8095 	bgt.w	800bad4 <_dtoa_r+0x8dc>
 800b9aa:	9b02      	ldr	r3, [sp, #8]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	f040 8087 	bne.w	800bac0 <_dtoa_r+0x8c8>
 800b9b2:	9b03      	ldr	r3, [sp, #12]
 800b9b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	f040 8089 	bne.w	800bad0 <_dtoa_r+0x8d8>
 800b9be:	9b03      	ldr	r3, [sp, #12]
 800b9c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b9c4:	0d1b      	lsrs	r3, r3, #20
 800b9c6:	051b      	lsls	r3, r3, #20
 800b9c8:	b12b      	cbz	r3, 800b9d6 <_dtoa_r+0x7de>
 800b9ca:	9b08      	ldr	r3, [sp, #32]
 800b9cc:	3301      	adds	r3, #1
 800b9ce:	9308      	str	r3, [sp, #32]
 800b9d0:	f108 0801 	add.w	r8, r8, #1
 800b9d4:	2301      	movs	r3, #1
 800b9d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b9d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	f000 81b0 	beq.w	800bd40 <_dtoa_r+0xb48>
 800b9e0:	6923      	ldr	r3, [r4, #16]
 800b9e2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b9e6:	6918      	ldr	r0, [r3, #16]
 800b9e8:	f000 fb72 	bl	800c0d0 <__hi0bits>
 800b9ec:	f1c0 0020 	rsb	r0, r0, #32
 800b9f0:	9b08      	ldr	r3, [sp, #32]
 800b9f2:	4418      	add	r0, r3
 800b9f4:	f010 001f 	ands.w	r0, r0, #31
 800b9f8:	d077      	beq.n	800baea <_dtoa_r+0x8f2>
 800b9fa:	f1c0 0320 	rsb	r3, r0, #32
 800b9fe:	2b04      	cmp	r3, #4
 800ba00:	dd6b      	ble.n	800bada <_dtoa_r+0x8e2>
 800ba02:	9b08      	ldr	r3, [sp, #32]
 800ba04:	f1c0 001c 	rsb	r0, r0, #28
 800ba08:	4403      	add	r3, r0
 800ba0a:	4480      	add	r8, r0
 800ba0c:	4406      	add	r6, r0
 800ba0e:	9308      	str	r3, [sp, #32]
 800ba10:	f1b8 0f00 	cmp.w	r8, #0
 800ba14:	dd05      	ble.n	800ba22 <_dtoa_r+0x82a>
 800ba16:	4649      	mov	r1, r9
 800ba18:	4642      	mov	r2, r8
 800ba1a:	4658      	mov	r0, fp
 800ba1c:	f000 fcbe 	bl	800c39c <__lshift>
 800ba20:	4681      	mov	r9, r0
 800ba22:	9b08      	ldr	r3, [sp, #32]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	dd05      	ble.n	800ba34 <_dtoa_r+0x83c>
 800ba28:	4621      	mov	r1, r4
 800ba2a:	461a      	mov	r2, r3
 800ba2c:	4658      	mov	r0, fp
 800ba2e:	f000 fcb5 	bl	800c39c <__lshift>
 800ba32:	4604      	mov	r4, r0
 800ba34:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d059      	beq.n	800baee <_dtoa_r+0x8f6>
 800ba3a:	4621      	mov	r1, r4
 800ba3c:	4648      	mov	r0, r9
 800ba3e:	f000 fd19 	bl	800c474 <__mcmp>
 800ba42:	2800      	cmp	r0, #0
 800ba44:	da53      	bge.n	800baee <_dtoa_r+0x8f6>
 800ba46:	1e7b      	subs	r3, r7, #1
 800ba48:	9304      	str	r3, [sp, #16]
 800ba4a:	4649      	mov	r1, r9
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	220a      	movs	r2, #10
 800ba50:	4658      	mov	r0, fp
 800ba52:	f000 faf7 	bl	800c044 <__multadd>
 800ba56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba58:	4681      	mov	r9, r0
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	f000 8172 	beq.w	800bd44 <_dtoa_r+0xb4c>
 800ba60:	2300      	movs	r3, #0
 800ba62:	4629      	mov	r1, r5
 800ba64:	220a      	movs	r2, #10
 800ba66:	4658      	mov	r0, fp
 800ba68:	f000 faec 	bl	800c044 <__multadd>
 800ba6c:	9b00      	ldr	r3, [sp, #0]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	4605      	mov	r5, r0
 800ba72:	dc67      	bgt.n	800bb44 <_dtoa_r+0x94c>
 800ba74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba76:	2b02      	cmp	r3, #2
 800ba78:	dc41      	bgt.n	800bafe <_dtoa_r+0x906>
 800ba7a:	e063      	b.n	800bb44 <_dtoa_r+0x94c>
 800ba7c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ba7e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ba82:	e746      	b.n	800b912 <_dtoa_r+0x71a>
 800ba84:	9b07      	ldr	r3, [sp, #28]
 800ba86:	1e5c      	subs	r4, r3, #1
 800ba88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba8a:	42a3      	cmp	r3, r4
 800ba8c:	bfbf      	itttt	lt
 800ba8e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800ba90:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800ba92:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800ba94:	1ae3      	sublt	r3, r4, r3
 800ba96:	bfb4      	ite	lt
 800ba98:	18d2      	addlt	r2, r2, r3
 800ba9a:	1b1c      	subge	r4, r3, r4
 800ba9c:	9b07      	ldr	r3, [sp, #28]
 800ba9e:	bfbc      	itt	lt
 800baa0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800baa2:	2400      	movlt	r4, #0
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	bfb5      	itete	lt
 800baa8:	eba8 0603 	sublt.w	r6, r8, r3
 800baac:	9b07      	ldrge	r3, [sp, #28]
 800baae:	2300      	movlt	r3, #0
 800bab0:	4646      	movge	r6, r8
 800bab2:	e730      	b.n	800b916 <_dtoa_r+0x71e>
 800bab4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bab6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800bab8:	4646      	mov	r6, r8
 800baba:	e735      	b.n	800b928 <_dtoa_r+0x730>
 800babc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800babe:	e75c      	b.n	800b97a <_dtoa_r+0x782>
 800bac0:	2300      	movs	r3, #0
 800bac2:	e788      	b.n	800b9d6 <_dtoa_r+0x7de>
 800bac4:	3fe00000 	.word	0x3fe00000
 800bac8:	40240000 	.word	0x40240000
 800bacc:	40140000 	.word	0x40140000
 800bad0:	9b02      	ldr	r3, [sp, #8]
 800bad2:	e780      	b.n	800b9d6 <_dtoa_r+0x7de>
 800bad4:	2300      	movs	r3, #0
 800bad6:	930a      	str	r3, [sp, #40]	@ 0x28
 800bad8:	e782      	b.n	800b9e0 <_dtoa_r+0x7e8>
 800bada:	d099      	beq.n	800ba10 <_dtoa_r+0x818>
 800badc:	9a08      	ldr	r2, [sp, #32]
 800bade:	331c      	adds	r3, #28
 800bae0:	441a      	add	r2, r3
 800bae2:	4498      	add	r8, r3
 800bae4:	441e      	add	r6, r3
 800bae6:	9208      	str	r2, [sp, #32]
 800bae8:	e792      	b.n	800ba10 <_dtoa_r+0x818>
 800baea:	4603      	mov	r3, r0
 800baec:	e7f6      	b.n	800badc <_dtoa_r+0x8e4>
 800baee:	9b07      	ldr	r3, [sp, #28]
 800baf0:	9704      	str	r7, [sp, #16]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	dc20      	bgt.n	800bb38 <_dtoa_r+0x940>
 800baf6:	9300      	str	r3, [sp, #0]
 800baf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bafa:	2b02      	cmp	r3, #2
 800bafc:	dd1e      	ble.n	800bb3c <_dtoa_r+0x944>
 800bafe:	9b00      	ldr	r3, [sp, #0]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	f47f aec0 	bne.w	800b886 <_dtoa_r+0x68e>
 800bb06:	4621      	mov	r1, r4
 800bb08:	2205      	movs	r2, #5
 800bb0a:	4658      	mov	r0, fp
 800bb0c:	f000 fa9a 	bl	800c044 <__multadd>
 800bb10:	4601      	mov	r1, r0
 800bb12:	4604      	mov	r4, r0
 800bb14:	4648      	mov	r0, r9
 800bb16:	f000 fcad 	bl	800c474 <__mcmp>
 800bb1a:	2800      	cmp	r0, #0
 800bb1c:	f77f aeb3 	ble.w	800b886 <_dtoa_r+0x68e>
 800bb20:	4656      	mov	r6, sl
 800bb22:	2331      	movs	r3, #49	@ 0x31
 800bb24:	f806 3b01 	strb.w	r3, [r6], #1
 800bb28:	9b04      	ldr	r3, [sp, #16]
 800bb2a:	3301      	adds	r3, #1
 800bb2c:	9304      	str	r3, [sp, #16]
 800bb2e:	e6ae      	b.n	800b88e <_dtoa_r+0x696>
 800bb30:	9c07      	ldr	r4, [sp, #28]
 800bb32:	9704      	str	r7, [sp, #16]
 800bb34:	4625      	mov	r5, r4
 800bb36:	e7f3      	b.n	800bb20 <_dtoa_r+0x928>
 800bb38:	9b07      	ldr	r3, [sp, #28]
 800bb3a:	9300      	str	r3, [sp, #0]
 800bb3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	f000 8104 	beq.w	800bd4c <_dtoa_r+0xb54>
 800bb44:	2e00      	cmp	r6, #0
 800bb46:	dd05      	ble.n	800bb54 <_dtoa_r+0x95c>
 800bb48:	4629      	mov	r1, r5
 800bb4a:	4632      	mov	r2, r6
 800bb4c:	4658      	mov	r0, fp
 800bb4e:	f000 fc25 	bl	800c39c <__lshift>
 800bb52:	4605      	mov	r5, r0
 800bb54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d05a      	beq.n	800bc10 <_dtoa_r+0xa18>
 800bb5a:	6869      	ldr	r1, [r5, #4]
 800bb5c:	4658      	mov	r0, fp
 800bb5e:	f000 fa0f 	bl	800bf80 <_Balloc>
 800bb62:	4606      	mov	r6, r0
 800bb64:	b928      	cbnz	r0, 800bb72 <_dtoa_r+0x97a>
 800bb66:	4b84      	ldr	r3, [pc, #528]	@ (800bd78 <_dtoa_r+0xb80>)
 800bb68:	4602      	mov	r2, r0
 800bb6a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bb6e:	f7ff bb5a 	b.w	800b226 <_dtoa_r+0x2e>
 800bb72:	692a      	ldr	r2, [r5, #16]
 800bb74:	3202      	adds	r2, #2
 800bb76:	0092      	lsls	r2, r2, #2
 800bb78:	f105 010c 	add.w	r1, r5, #12
 800bb7c:	300c      	adds	r0, #12
 800bb7e:	f7ff faa2 	bl	800b0c6 <memcpy>
 800bb82:	2201      	movs	r2, #1
 800bb84:	4631      	mov	r1, r6
 800bb86:	4658      	mov	r0, fp
 800bb88:	f000 fc08 	bl	800c39c <__lshift>
 800bb8c:	f10a 0301 	add.w	r3, sl, #1
 800bb90:	9307      	str	r3, [sp, #28]
 800bb92:	9b00      	ldr	r3, [sp, #0]
 800bb94:	4453      	add	r3, sl
 800bb96:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bb98:	9b02      	ldr	r3, [sp, #8]
 800bb9a:	f003 0301 	and.w	r3, r3, #1
 800bb9e:	462f      	mov	r7, r5
 800bba0:	930a      	str	r3, [sp, #40]	@ 0x28
 800bba2:	4605      	mov	r5, r0
 800bba4:	9b07      	ldr	r3, [sp, #28]
 800bba6:	4621      	mov	r1, r4
 800bba8:	3b01      	subs	r3, #1
 800bbaa:	4648      	mov	r0, r9
 800bbac:	9300      	str	r3, [sp, #0]
 800bbae:	f7ff fa98 	bl	800b0e2 <quorem>
 800bbb2:	4639      	mov	r1, r7
 800bbb4:	9002      	str	r0, [sp, #8]
 800bbb6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bbba:	4648      	mov	r0, r9
 800bbbc:	f000 fc5a 	bl	800c474 <__mcmp>
 800bbc0:	462a      	mov	r2, r5
 800bbc2:	9008      	str	r0, [sp, #32]
 800bbc4:	4621      	mov	r1, r4
 800bbc6:	4658      	mov	r0, fp
 800bbc8:	f000 fc70 	bl	800c4ac <__mdiff>
 800bbcc:	68c2      	ldr	r2, [r0, #12]
 800bbce:	4606      	mov	r6, r0
 800bbd0:	bb02      	cbnz	r2, 800bc14 <_dtoa_r+0xa1c>
 800bbd2:	4601      	mov	r1, r0
 800bbd4:	4648      	mov	r0, r9
 800bbd6:	f000 fc4d 	bl	800c474 <__mcmp>
 800bbda:	4602      	mov	r2, r0
 800bbdc:	4631      	mov	r1, r6
 800bbde:	4658      	mov	r0, fp
 800bbe0:	920e      	str	r2, [sp, #56]	@ 0x38
 800bbe2:	f000 fa0d 	bl	800c000 <_Bfree>
 800bbe6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbe8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bbea:	9e07      	ldr	r6, [sp, #28]
 800bbec:	ea43 0102 	orr.w	r1, r3, r2
 800bbf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bbf2:	4319      	orrs	r1, r3
 800bbf4:	d110      	bne.n	800bc18 <_dtoa_r+0xa20>
 800bbf6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bbfa:	d029      	beq.n	800bc50 <_dtoa_r+0xa58>
 800bbfc:	9b08      	ldr	r3, [sp, #32]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	dd02      	ble.n	800bc08 <_dtoa_r+0xa10>
 800bc02:	9b02      	ldr	r3, [sp, #8]
 800bc04:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800bc08:	9b00      	ldr	r3, [sp, #0]
 800bc0a:	f883 8000 	strb.w	r8, [r3]
 800bc0e:	e63f      	b.n	800b890 <_dtoa_r+0x698>
 800bc10:	4628      	mov	r0, r5
 800bc12:	e7bb      	b.n	800bb8c <_dtoa_r+0x994>
 800bc14:	2201      	movs	r2, #1
 800bc16:	e7e1      	b.n	800bbdc <_dtoa_r+0x9e4>
 800bc18:	9b08      	ldr	r3, [sp, #32]
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	db04      	blt.n	800bc28 <_dtoa_r+0xa30>
 800bc1e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bc20:	430b      	orrs	r3, r1
 800bc22:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bc24:	430b      	orrs	r3, r1
 800bc26:	d120      	bne.n	800bc6a <_dtoa_r+0xa72>
 800bc28:	2a00      	cmp	r2, #0
 800bc2a:	dded      	ble.n	800bc08 <_dtoa_r+0xa10>
 800bc2c:	4649      	mov	r1, r9
 800bc2e:	2201      	movs	r2, #1
 800bc30:	4658      	mov	r0, fp
 800bc32:	f000 fbb3 	bl	800c39c <__lshift>
 800bc36:	4621      	mov	r1, r4
 800bc38:	4681      	mov	r9, r0
 800bc3a:	f000 fc1b 	bl	800c474 <__mcmp>
 800bc3e:	2800      	cmp	r0, #0
 800bc40:	dc03      	bgt.n	800bc4a <_dtoa_r+0xa52>
 800bc42:	d1e1      	bne.n	800bc08 <_dtoa_r+0xa10>
 800bc44:	f018 0f01 	tst.w	r8, #1
 800bc48:	d0de      	beq.n	800bc08 <_dtoa_r+0xa10>
 800bc4a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bc4e:	d1d8      	bne.n	800bc02 <_dtoa_r+0xa0a>
 800bc50:	9a00      	ldr	r2, [sp, #0]
 800bc52:	2339      	movs	r3, #57	@ 0x39
 800bc54:	7013      	strb	r3, [r2, #0]
 800bc56:	4633      	mov	r3, r6
 800bc58:	461e      	mov	r6, r3
 800bc5a:	3b01      	subs	r3, #1
 800bc5c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bc60:	2a39      	cmp	r2, #57	@ 0x39
 800bc62:	d052      	beq.n	800bd0a <_dtoa_r+0xb12>
 800bc64:	3201      	adds	r2, #1
 800bc66:	701a      	strb	r2, [r3, #0]
 800bc68:	e612      	b.n	800b890 <_dtoa_r+0x698>
 800bc6a:	2a00      	cmp	r2, #0
 800bc6c:	dd07      	ble.n	800bc7e <_dtoa_r+0xa86>
 800bc6e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bc72:	d0ed      	beq.n	800bc50 <_dtoa_r+0xa58>
 800bc74:	9a00      	ldr	r2, [sp, #0]
 800bc76:	f108 0301 	add.w	r3, r8, #1
 800bc7a:	7013      	strb	r3, [r2, #0]
 800bc7c:	e608      	b.n	800b890 <_dtoa_r+0x698>
 800bc7e:	9b07      	ldr	r3, [sp, #28]
 800bc80:	9a07      	ldr	r2, [sp, #28]
 800bc82:	f803 8c01 	strb.w	r8, [r3, #-1]
 800bc86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc88:	4293      	cmp	r3, r2
 800bc8a:	d028      	beq.n	800bcde <_dtoa_r+0xae6>
 800bc8c:	4649      	mov	r1, r9
 800bc8e:	2300      	movs	r3, #0
 800bc90:	220a      	movs	r2, #10
 800bc92:	4658      	mov	r0, fp
 800bc94:	f000 f9d6 	bl	800c044 <__multadd>
 800bc98:	42af      	cmp	r7, r5
 800bc9a:	4681      	mov	r9, r0
 800bc9c:	f04f 0300 	mov.w	r3, #0
 800bca0:	f04f 020a 	mov.w	r2, #10
 800bca4:	4639      	mov	r1, r7
 800bca6:	4658      	mov	r0, fp
 800bca8:	d107      	bne.n	800bcba <_dtoa_r+0xac2>
 800bcaa:	f000 f9cb 	bl	800c044 <__multadd>
 800bcae:	4607      	mov	r7, r0
 800bcb0:	4605      	mov	r5, r0
 800bcb2:	9b07      	ldr	r3, [sp, #28]
 800bcb4:	3301      	adds	r3, #1
 800bcb6:	9307      	str	r3, [sp, #28]
 800bcb8:	e774      	b.n	800bba4 <_dtoa_r+0x9ac>
 800bcba:	f000 f9c3 	bl	800c044 <__multadd>
 800bcbe:	4629      	mov	r1, r5
 800bcc0:	4607      	mov	r7, r0
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	220a      	movs	r2, #10
 800bcc6:	4658      	mov	r0, fp
 800bcc8:	f000 f9bc 	bl	800c044 <__multadd>
 800bccc:	4605      	mov	r5, r0
 800bcce:	e7f0      	b.n	800bcb2 <_dtoa_r+0xaba>
 800bcd0:	9b00      	ldr	r3, [sp, #0]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	bfcc      	ite	gt
 800bcd6:	461e      	movgt	r6, r3
 800bcd8:	2601      	movle	r6, #1
 800bcda:	4456      	add	r6, sl
 800bcdc:	2700      	movs	r7, #0
 800bcde:	4649      	mov	r1, r9
 800bce0:	2201      	movs	r2, #1
 800bce2:	4658      	mov	r0, fp
 800bce4:	f000 fb5a 	bl	800c39c <__lshift>
 800bce8:	4621      	mov	r1, r4
 800bcea:	4681      	mov	r9, r0
 800bcec:	f000 fbc2 	bl	800c474 <__mcmp>
 800bcf0:	2800      	cmp	r0, #0
 800bcf2:	dcb0      	bgt.n	800bc56 <_dtoa_r+0xa5e>
 800bcf4:	d102      	bne.n	800bcfc <_dtoa_r+0xb04>
 800bcf6:	f018 0f01 	tst.w	r8, #1
 800bcfa:	d1ac      	bne.n	800bc56 <_dtoa_r+0xa5e>
 800bcfc:	4633      	mov	r3, r6
 800bcfe:	461e      	mov	r6, r3
 800bd00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bd04:	2a30      	cmp	r2, #48	@ 0x30
 800bd06:	d0fa      	beq.n	800bcfe <_dtoa_r+0xb06>
 800bd08:	e5c2      	b.n	800b890 <_dtoa_r+0x698>
 800bd0a:	459a      	cmp	sl, r3
 800bd0c:	d1a4      	bne.n	800bc58 <_dtoa_r+0xa60>
 800bd0e:	9b04      	ldr	r3, [sp, #16]
 800bd10:	3301      	adds	r3, #1
 800bd12:	9304      	str	r3, [sp, #16]
 800bd14:	2331      	movs	r3, #49	@ 0x31
 800bd16:	f88a 3000 	strb.w	r3, [sl]
 800bd1a:	e5b9      	b.n	800b890 <_dtoa_r+0x698>
 800bd1c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bd1e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800bd7c <_dtoa_r+0xb84>
 800bd22:	b11b      	cbz	r3, 800bd2c <_dtoa_r+0xb34>
 800bd24:	f10a 0308 	add.w	r3, sl, #8
 800bd28:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bd2a:	6013      	str	r3, [r2, #0]
 800bd2c:	4650      	mov	r0, sl
 800bd2e:	b019      	add	sp, #100	@ 0x64
 800bd30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd36:	2b01      	cmp	r3, #1
 800bd38:	f77f ae37 	ble.w	800b9aa <_dtoa_r+0x7b2>
 800bd3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd3e:	930a      	str	r3, [sp, #40]	@ 0x28
 800bd40:	2001      	movs	r0, #1
 800bd42:	e655      	b.n	800b9f0 <_dtoa_r+0x7f8>
 800bd44:	9b00      	ldr	r3, [sp, #0]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	f77f aed6 	ble.w	800baf8 <_dtoa_r+0x900>
 800bd4c:	4656      	mov	r6, sl
 800bd4e:	4621      	mov	r1, r4
 800bd50:	4648      	mov	r0, r9
 800bd52:	f7ff f9c6 	bl	800b0e2 <quorem>
 800bd56:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bd5a:	f806 8b01 	strb.w	r8, [r6], #1
 800bd5e:	9b00      	ldr	r3, [sp, #0]
 800bd60:	eba6 020a 	sub.w	r2, r6, sl
 800bd64:	4293      	cmp	r3, r2
 800bd66:	ddb3      	ble.n	800bcd0 <_dtoa_r+0xad8>
 800bd68:	4649      	mov	r1, r9
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	220a      	movs	r2, #10
 800bd6e:	4658      	mov	r0, fp
 800bd70:	f000 f968 	bl	800c044 <__multadd>
 800bd74:	4681      	mov	r9, r0
 800bd76:	e7ea      	b.n	800bd4e <_dtoa_r+0xb56>
 800bd78:	0800dff2 	.word	0x0800dff2
 800bd7c:	0800df76 	.word	0x0800df76

0800bd80 <_free_r>:
 800bd80:	b538      	push	{r3, r4, r5, lr}
 800bd82:	4605      	mov	r5, r0
 800bd84:	2900      	cmp	r1, #0
 800bd86:	d041      	beq.n	800be0c <_free_r+0x8c>
 800bd88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd8c:	1f0c      	subs	r4, r1, #4
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	bfb8      	it	lt
 800bd92:	18e4      	addlt	r4, r4, r3
 800bd94:	f000 f8e8 	bl	800bf68 <__malloc_lock>
 800bd98:	4a1d      	ldr	r2, [pc, #116]	@ (800be10 <_free_r+0x90>)
 800bd9a:	6813      	ldr	r3, [r2, #0]
 800bd9c:	b933      	cbnz	r3, 800bdac <_free_r+0x2c>
 800bd9e:	6063      	str	r3, [r4, #4]
 800bda0:	6014      	str	r4, [r2, #0]
 800bda2:	4628      	mov	r0, r5
 800bda4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bda8:	f000 b8e4 	b.w	800bf74 <__malloc_unlock>
 800bdac:	42a3      	cmp	r3, r4
 800bdae:	d908      	bls.n	800bdc2 <_free_r+0x42>
 800bdb0:	6820      	ldr	r0, [r4, #0]
 800bdb2:	1821      	adds	r1, r4, r0
 800bdb4:	428b      	cmp	r3, r1
 800bdb6:	bf01      	itttt	eq
 800bdb8:	6819      	ldreq	r1, [r3, #0]
 800bdba:	685b      	ldreq	r3, [r3, #4]
 800bdbc:	1809      	addeq	r1, r1, r0
 800bdbe:	6021      	streq	r1, [r4, #0]
 800bdc0:	e7ed      	b.n	800bd9e <_free_r+0x1e>
 800bdc2:	461a      	mov	r2, r3
 800bdc4:	685b      	ldr	r3, [r3, #4]
 800bdc6:	b10b      	cbz	r3, 800bdcc <_free_r+0x4c>
 800bdc8:	42a3      	cmp	r3, r4
 800bdca:	d9fa      	bls.n	800bdc2 <_free_r+0x42>
 800bdcc:	6811      	ldr	r1, [r2, #0]
 800bdce:	1850      	adds	r0, r2, r1
 800bdd0:	42a0      	cmp	r0, r4
 800bdd2:	d10b      	bne.n	800bdec <_free_r+0x6c>
 800bdd4:	6820      	ldr	r0, [r4, #0]
 800bdd6:	4401      	add	r1, r0
 800bdd8:	1850      	adds	r0, r2, r1
 800bdda:	4283      	cmp	r3, r0
 800bddc:	6011      	str	r1, [r2, #0]
 800bdde:	d1e0      	bne.n	800bda2 <_free_r+0x22>
 800bde0:	6818      	ldr	r0, [r3, #0]
 800bde2:	685b      	ldr	r3, [r3, #4]
 800bde4:	6053      	str	r3, [r2, #4]
 800bde6:	4408      	add	r0, r1
 800bde8:	6010      	str	r0, [r2, #0]
 800bdea:	e7da      	b.n	800bda2 <_free_r+0x22>
 800bdec:	d902      	bls.n	800bdf4 <_free_r+0x74>
 800bdee:	230c      	movs	r3, #12
 800bdf0:	602b      	str	r3, [r5, #0]
 800bdf2:	e7d6      	b.n	800bda2 <_free_r+0x22>
 800bdf4:	6820      	ldr	r0, [r4, #0]
 800bdf6:	1821      	adds	r1, r4, r0
 800bdf8:	428b      	cmp	r3, r1
 800bdfa:	bf04      	itt	eq
 800bdfc:	6819      	ldreq	r1, [r3, #0]
 800bdfe:	685b      	ldreq	r3, [r3, #4]
 800be00:	6063      	str	r3, [r4, #4]
 800be02:	bf04      	itt	eq
 800be04:	1809      	addeq	r1, r1, r0
 800be06:	6021      	streq	r1, [r4, #0]
 800be08:	6054      	str	r4, [r2, #4]
 800be0a:	e7ca      	b.n	800bda2 <_free_r+0x22>
 800be0c:	bd38      	pop	{r3, r4, r5, pc}
 800be0e:	bf00      	nop
 800be10:	20005058 	.word	0x20005058

0800be14 <malloc>:
 800be14:	4b02      	ldr	r3, [pc, #8]	@ (800be20 <malloc+0xc>)
 800be16:	4601      	mov	r1, r0
 800be18:	6818      	ldr	r0, [r3, #0]
 800be1a:	f000 b825 	b.w	800be68 <_malloc_r>
 800be1e:	bf00      	nop
 800be20:	20000044 	.word	0x20000044

0800be24 <sbrk_aligned>:
 800be24:	b570      	push	{r4, r5, r6, lr}
 800be26:	4e0f      	ldr	r6, [pc, #60]	@ (800be64 <sbrk_aligned+0x40>)
 800be28:	460c      	mov	r4, r1
 800be2a:	6831      	ldr	r1, [r6, #0]
 800be2c:	4605      	mov	r5, r0
 800be2e:	b911      	cbnz	r1, 800be36 <sbrk_aligned+0x12>
 800be30:	f001 f9d4 	bl	800d1dc <_sbrk_r>
 800be34:	6030      	str	r0, [r6, #0]
 800be36:	4621      	mov	r1, r4
 800be38:	4628      	mov	r0, r5
 800be3a:	f001 f9cf 	bl	800d1dc <_sbrk_r>
 800be3e:	1c43      	adds	r3, r0, #1
 800be40:	d103      	bne.n	800be4a <sbrk_aligned+0x26>
 800be42:	f04f 34ff 	mov.w	r4, #4294967295
 800be46:	4620      	mov	r0, r4
 800be48:	bd70      	pop	{r4, r5, r6, pc}
 800be4a:	1cc4      	adds	r4, r0, #3
 800be4c:	f024 0403 	bic.w	r4, r4, #3
 800be50:	42a0      	cmp	r0, r4
 800be52:	d0f8      	beq.n	800be46 <sbrk_aligned+0x22>
 800be54:	1a21      	subs	r1, r4, r0
 800be56:	4628      	mov	r0, r5
 800be58:	f001 f9c0 	bl	800d1dc <_sbrk_r>
 800be5c:	3001      	adds	r0, #1
 800be5e:	d1f2      	bne.n	800be46 <sbrk_aligned+0x22>
 800be60:	e7ef      	b.n	800be42 <sbrk_aligned+0x1e>
 800be62:	bf00      	nop
 800be64:	20005054 	.word	0x20005054

0800be68 <_malloc_r>:
 800be68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be6c:	1ccd      	adds	r5, r1, #3
 800be6e:	f025 0503 	bic.w	r5, r5, #3
 800be72:	3508      	adds	r5, #8
 800be74:	2d0c      	cmp	r5, #12
 800be76:	bf38      	it	cc
 800be78:	250c      	movcc	r5, #12
 800be7a:	2d00      	cmp	r5, #0
 800be7c:	4606      	mov	r6, r0
 800be7e:	db01      	blt.n	800be84 <_malloc_r+0x1c>
 800be80:	42a9      	cmp	r1, r5
 800be82:	d904      	bls.n	800be8e <_malloc_r+0x26>
 800be84:	230c      	movs	r3, #12
 800be86:	6033      	str	r3, [r6, #0]
 800be88:	2000      	movs	r0, #0
 800be8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bf64 <_malloc_r+0xfc>
 800be92:	f000 f869 	bl	800bf68 <__malloc_lock>
 800be96:	f8d8 3000 	ldr.w	r3, [r8]
 800be9a:	461c      	mov	r4, r3
 800be9c:	bb44      	cbnz	r4, 800bef0 <_malloc_r+0x88>
 800be9e:	4629      	mov	r1, r5
 800bea0:	4630      	mov	r0, r6
 800bea2:	f7ff ffbf 	bl	800be24 <sbrk_aligned>
 800bea6:	1c43      	adds	r3, r0, #1
 800bea8:	4604      	mov	r4, r0
 800beaa:	d158      	bne.n	800bf5e <_malloc_r+0xf6>
 800beac:	f8d8 4000 	ldr.w	r4, [r8]
 800beb0:	4627      	mov	r7, r4
 800beb2:	2f00      	cmp	r7, #0
 800beb4:	d143      	bne.n	800bf3e <_malloc_r+0xd6>
 800beb6:	2c00      	cmp	r4, #0
 800beb8:	d04b      	beq.n	800bf52 <_malloc_r+0xea>
 800beba:	6823      	ldr	r3, [r4, #0]
 800bebc:	4639      	mov	r1, r7
 800bebe:	4630      	mov	r0, r6
 800bec0:	eb04 0903 	add.w	r9, r4, r3
 800bec4:	f001 f98a 	bl	800d1dc <_sbrk_r>
 800bec8:	4581      	cmp	r9, r0
 800beca:	d142      	bne.n	800bf52 <_malloc_r+0xea>
 800becc:	6821      	ldr	r1, [r4, #0]
 800bece:	1a6d      	subs	r5, r5, r1
 800bed0:	4629      	mov	r1, r5
 800bed2:	4630      	mov	r0, r6
 800bed4:	f7ff ffa6 	bl	800be24 <sbrk_aligned>
 800bed8:	3001      	adds	r0, #1
 800beda:	d03a      	beq.n	800bf52 <_malloc_r+0xea>
 800bedc:	6823      	ldr	r3, [r4, #0]
 800bede:	442b      	add	r3, r5
 800bee0:	6023      	str	r3, [r4, #0]
 800bee2:	f8d8 3000 	ldr.w	r3, [r8]
 800bee6:	685a      	ldr	r2, [r3, #4]
 800bee8:	bb62      	cbnz	r2, 800bf44 <_malloc_r+0xdc>
 800beea:	f8c8 7000 	str.w	r7, [r8]
 800beee:	e00f      	b.n	800bf10 <_malloc_r+0xa8>
 800bef0:	6822      	ldr	r2, [r4, #0]
 800bef2:	1b52      	subs	r2, r2, r5
 800bef4:	d420      	bmi.n	800bf38 <_malloc_r+0xd0>
 800bef6:	2a0b      	cmp	r2, #11
 800bef8:	d917      	bls.n	800bf2a <_malloc_r+0xc2>
 800befa:	1961      	adds	r1, r4, r5
 800befc:	42a3      	cmp	r3, r4
 800befe:	6025      	str	r5, [r4, #0]
 800bf00:	bf18      	it	ne
 800bf02:	6059      	strne	r1, [r3, #4]
 800bf04:	6863      	ldr	r3, [r4, #4]
 800bf06:	bf08      	it	eq
 800bf08:	f8c8 1000 	streq.w	r1, [r8]
 800bf0c:	5162      	str	r2, [r4, r5]
 800bf0e:	604b      	str	r3, [r1, #4]
 800bf10:	4630      	mov	r0, r6
 800bf12:	f000 f82f 	bl	800bf74 <__malloc_unlock>
 800bf16:	f104 000b 	add.w	r0, r4, #11
 800bf1a:	1d23      	adds	r3, r4, #4
 800bf1c:	f020 0007 	bic.w	r0, r0, #7
 800bf20:	1ac2      	subs	r2, r0, r3
 800bf22:	bf1c      	itt	ne
 800bf24:	1a1b      	subne	r3, r3, r0
 800bf26:	50a3      	strne	r3, [r4, r2]
 800bf28:	e7af      	b.n	800be8a <_malloc_r+0x22>
 800bf2a:	6862      	ldr	r2, [r4, #4]
 800bf2c:	42a3      	cmp	r3, r4
 800bf2e:	bf0c      	ite	eq
 800bf30:	f8c8 2000 	streq.w	r2, [r8]
 800bf34:	605a      	strne	r2, [r3, #4]
 800bf36:	e7eb      	b.n	800bf10 <_malloc_r+0xa8>
 800bf38:	4623      	mov	r3, r4
 800bf3a:	6864      	ldr	r4, [r4, #4]
 800bf3c:	e7ae      	b.n	800be9c <_malloc_r+0x34>
 800bf3e:	463c      	mov	r4, r7
 800bf40:	687f      	ldr	r7, [r7, #4]
 800bf42:	e7b6      	b.n	800beb2 <_malloc_r+0x4a>
 800bf44:	461a      	mov	r2, r3
 800bf46:	685b      	ldr	r3, [r3, #4]
 800bf48:	42a3      	cmp	r3, r4
 800bf4a:	d1fb      	bne.n	800bf44 <_malloc_r+0xdc>
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	6053      	str	r3, [r2, #4]
 800bf50:	e7de      	b.n	800bf10 <_malloc_r+0xa8>
 800bf52:	230c      	movs	r3, #12
 800bf54:	6033      	str	r3, [r6, #0]
 800bf56:	4630      	mov	r0, r6
 800bf58:	f000 f80c 	bl	800bf74 <__malloc_unlock>
 800bf5c:	e794      	b.n	800be88 <_malloc_r+0x20>
 800bf5e:	6005      	str	r5, [r0, #0]
 800bf60:	e7d6      	b.n	800bf10 <_malloc_r+0xa8>
 800bf62:	bf00      	nop
 800bf64:	20005058 	.word	0x20005058

0800bf68 <__malloc_lock>:
 800bf68:	4801      	ldr	r0, [pc, #4]	@ (800bf70 <__malloc_lock+0x8>)
 800bf6a:	f7ff b8aa 	b.w	800b0c2 <__retarget_lock_acquire_recursive>
 800bf6e:	bf00      	nop
 800bf70:	20005050 	.word	0x20005050

0800bf74 <__malloc_unlock>:
 800bf74:	4801      	ldr	r0, [pc, #4]	@ (800bf7c <__malloc_unlock+0x8>)
 800bf76:	f7ff b8a5 	b.w	800b0c4 <__retarget_lock_release_recursive>
 800bf7a:	bf00      	nop
 800bf7c:	20005050 	.word	0x20005050

0800bf80 <_Balloc>:
 800bf80:	b570      	push	{r4, r5, r6, lr}
 800bf82:	69c6      	ldr	r6, [r0, #28]
 800bf84:	4604      	mov	r4, r0
 800bf86:	460d      	mov	r5, r1
 800bf88:	b976      	cbnz	r6, 800bfa8 <_Balloc+0x28>
 800bf8a:	2010      	movs	r0, #16
 800bf8c:	f7ff ff42 	bl	800be14 <malloc>
 800bf90:	4602      	mov	r2, r0
 800bf92:	61e0      	str	r0, [r4, #28]
 800bf94:	b920      	cbnz	r0, 800bfa0 <_Balloc+0x20>
 800bf96:	4b18      	ldr	r3, [pc, #96]	@ (800bff8 <_Balloc+0x78>)
 800bf98:	4818      	ldr	r0, [pc, #96]	@ (800bffc <_Balloc+0x7c>)
 800bf9a:	216b      	movs	r1, #107	@ 0x6b
 800bf9c:	f001 f92e 	bl	800d1fc <__assert_func>
 800bfa0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bfa4:	6006      	str	r6, [r0, #0]
 800bfa6:	60c6      	str	r6, [r0, #12]
 800bfa8:	69e6      	ldr	r6, [r4, #28]
 800bfaa:	68f3      	ldr	r3, [r6, #12]
 800bfac:	b183      	cbz	r3, 800bfd0 <_Balloc+0x50>
 800bfae:	69e3      	ldr	r3, [r4, #28]
 800bfb0:	68db      	ldr	r3, [r3, #12]
 800bfb2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bfb6:	b9b8      	cbnz	r0, 800bfe8 <_Balloc+0x68>
 800bfb8:	2101      	movs	r1, #1
 800bfba:	fa01 f605 	lsl.w	r6, r1, r5
 800bfbe:	1d72      	adds	r2, r6, #5
 800bfc0:	0092      	lsls	r2, r2, #2
 800bfc2:	4620      	mov	r0, r4
 800bfc4:	f001 f938 	bl	800d238 <_calloc_r>
 800bfc8:	b160      	cbz	r0, 800bfe4 <_Balloc+0x64>
 800bfca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bfce:	e00e      	b.n	800bfee <_Balloc+0x6e>
 800bfd0:	2221      	movs	r2, #33	@ 0x21
 800bfd2:	2104      	movs	r1, #4
 800bfd4:	4620      	mov	r0, r4
 800bfd6:	f001 f92f 	bl	800d238 <_calloc_r>
 800bfda:	69e3      	ldr	r3, [r4, #28]
 800bfdc:	60f0      	str	r0, [r6, #12]
 800bfde:	68db      	ldr	r3, [r3, #12]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d1e4      	bne.n	800bfae <_Balloc+0x2e>
 800bfe4:	2000      	movs	r0, #0
 800bfe6:	bd70      	pop	{r4, r5, r6, pc}
 800bfe8:	6802      	ldr	r2, [r0, #0]
 800bfea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bfee:	2300      	movs	r3, #0
 800bff0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bff4:	e7f7      	b.n	800bfe6 <_Balloc+0x66>
 800bff6:	bf00      	nop
 800bff8:	0800df83 	.word	0x0800df83
 800bffc:	0800e003 	.word	0x0800e003

0800c000 <_Bfree>:
 800c000:	b570      	push	{r4, r5, r6, lr}
 800c002:	69c6      	ldr	r6, [r0, #28]
 800c004:	4605      	mov	r5, r0
 800c006:	460c      	mov	r4, r1
 800c008:	b976      	cbnz	r6, 800c028 <_Bfree+0x28>
 800c00a:	2010      	movs	r0, #16
 800c00c:	f7ff ff02 	bl	800be14 <malloc>
 800c010:	4602      	mov	r2, r0
 800c012:	61e8      	str	r0, [r5, #28]
 800c014:	b920      	cbnz	r0, 800c020 <_Bfree+0x20>
 800c016:	4b09      	ldr	r3, [pc, #36]	@ (800c03c <_Bfree+0x3c>)
 800c018:	4809      	ldr	r0, [pc, #36]	@ (800c040 <_Bfree+0x40>)
 800c01a:	218f      	movs	r1, #143	@ 0x8f
 800c01c:	f001 f8ee 	bl	800d1fc <__assert_func>
 800c020:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c024:	6006      	str	r6, [r0, #0]
 800c026:	60c6      	str	r6, [r0, #12]
 800c028:	b13c      	cbz	r4, 800c03a <_Bfree+0x3a>
 800c02a:	69eb      	ldr	r3, [r5, #28]
 800c02c:	6862      	ldr	r2, [r4, #4]
 800c02e:	68db      	ldr	r3, [r3, #12]
 800c030:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c034:	6021      	str	r1, [r4, #0]
 800c036:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c03a:	bd70      	pop	{r4, r5, r6, pc}
 800c03c:	0800df83 	.word	0x0800df83
 800c040:	0800e003 	.word	0x0800e003

0800c044 <__multadd>:
 800c044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c048:	690d      	ldr	r5, [r1, #16]
 800c04a:	4607      	mov	r7, r0
 800c04c:	460c      	mov	r4, r1
 800c04e:	461e      	mov	r6, r3
 800c050:	f101 0c14 	add.w	ip, r1, #20
 800c054:	2000      	movs	r0, #0
 800c056:	f8dc 3000 	ldr.w	r3, [ip]
 800c05a:	b299      	uxth	r1, r3
 800c05c:	fb02 6101 	mla	r1, r2, r1, r6
 800c060:	0c1e      	lsrs	r6, r3, #16
 800c062:	0c0b      	lsrs	r3, r1, #16
 800c064:	fb02 3306 	mla	r3, r2, r6, r3
 800c068:	b289      	uxth	r1, r1
 800c06a:	3001      	adds	r0, #1
 800c06c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c070:	4285      	cmp	r5, r0
 800c072:	f84c 1b04 	str.w	r1, [ip], #4
 800c076:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c07a:	dcec      	bgt.n	800c056 <__multadd+0x12>
 800c07c:	b30e      	cbz	r6, 800c0c2 <__multadd+0x7e>
 800c07e:	68a3      	ldr	r3, [r4, #8]
 800c080:	42ab      	cmp	r3, r5
 800c082:	dc19      	bgt.n	800c0b8 <__multadd+0x74>
 800c084:	6861      	ldr	r1, [r4, #4]
 800c086:	4638      	mov	r0, r7
 800c088:	3101      	adds	r1, #1
 800c08a:	f7ff ff79 	bl	800bf80 <_Balloc>
 800c08e:	4680      	mov	r8, r0
 800c090:	b928      	cbnz	r0, 800c09e <__multadd+0x5a>
 800c092:	4602      	mov	r2, r0
 800c094:	4b0c      	ldr	r3, [pc, #48]	@ (800c0c8 <__multadd+0x84>)
 800c096:	480d      	ldr	r0, [pc, #52]	@ (800c0cc <__multadd+0x88>)
 800c098:	21ba      	movs	r1, #186	@ 0xba
 800c09a:	f001 f8af 	bl	800d1fc <__assert_func>
 800c09e:	6922      	ldr	r2, [r4, #16]
 800c0a0:	3202      	adds	r2, #2
 800c0a2:	f104 010c 	add.w	r1, r4, #12
 800c0a6:	0092      	lsls	r2, r2, #2
 800c0a8:	300c      	adds	r0, #12
 800c0aa:	f7ff f80c 	bl	800b0c6 <memcpy>
 800c0ae:	4621      	mov	r1, r4
 800c0b0:	4638      	mov	r0, r7
 800c0b2:	f7ff ffa5 	bl	800c000 <_Bfree>
 800c0b6:	4644      	mov	r4, r8
 800c0b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c0bc:	3501      	adds	r5, #1
 800c0be:	615e      	str	r6, [r3, #20]
 800c0c0:	6125      	str	r5, [r4, #16]
 800c0c2:	4620      	mov	r0, r4
 800c0c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0c8:	0800dff2 	.word	0x0800dff2
 800c0cc:	0800e003 	.word	0x0800e003

0800c0d0 <__hi0bits>:
 800c0d0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c0d4:	4603      	mov	r3, r0
 800c0d6:	bf36      	itet	cc
 800c0d8:	0403      	lslcc	r3, r0, #16
 800c0da:	2000      	movcs	r0, #0
 800c0dc:	2010      	movcc	r0, #16
 800c0de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c0e2:	bf3c      	itt	cc
 800c0e4:	021b      	lslcc	r3, r3, #8
 800c0e6:	3008      	addcc	r0, #8
 800c0e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c0ec:	bf3c      	itt	cc
 800c0ee:	011b      	lslcc	r3, r3, #4
 800c0f0:	3004      	addcc	r0, #4
 800c0f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c0f6:	bf3c      	itt	cc
 800c0f8:	009b      	lslcc	r3, r3, #2
 800c0fa:	3002      	addcc	r0, #2
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	db05      	blt.n	800c10c <__hi0bits+0x3c>
 800c100:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c104:	f100 0001 	add.w	r0, r0, #1
 800c108:	bf08      	it	eq
 800c10a:	2020      	moveq	r0, #32
 800c10c:	4770      	bx	lr

0800c10e <__lo0bits>:
 800c10e:	6803      	ldr	r3, [r0, #0]
 800c110:	4602      	mov	r2, r0
 800c112:	f013 0007 	ands.w	r0, r3, #7
 800c116:	d00b      	beq.n	800c130 <__lo0bits+0x22>
 800c118:	07d9      	lsls	r1, r3, #31
 800c11a:	d421      	bmi.n	800c160 <__lo0bits+0x52>
 800c11c:	0798      	lsls	r0, r3, #30
 800c11e:	bf49      	itett	mi
 800c120:	085b      	lsrmi	r3, r3, #1
 800c122:	089b      	lsrpl	r3, r3, #2
 800c124:	2001      	movmi	r0, #1
 800c126:	6013      	strmi	r3, [r2, #0]
 800c128:	bf5c      	itt	pl
 800c12a:	6013      	strpl	r3, [r2, #0]
 800c12c:	2002      	movpl	r0, #2
 800c12e:	4770      	bx	lr
 800c130:	b299      	uxth	r1, r3
 800c132:	b909      	cbnz	r1, 800c138 <__lo0bits+0x2a>
 800c134:	0c1b      	lsrs	r3, r3, #16
 800c136:	2010      	movs	r0, #16
 800c138:	b2d9      	uxtb	r1, r3
 800c13a:	b909      	cbnz	r1, 800c140 <__lo0bits+0x32>
 800c13c:	3008      	adds	r0, #8
 800c13e:	0a1b      	lsrs	r3, r3, #8
 800c140:	0719      	lsls	r1, r3, #28
 800c142:	bf04      	itt	eq
 800c144:	091b      	lsreq	r3, r3, #4
 800c146:	3004      	addeq	r0, #4
 800c148:	0799      	lsls	r1, r3, #30
 800c14a:	bf04      	itt	eq
 800c14c:	089b      	lsreq	r3, r3, #2
 800c14e:	3002      	addeq	r0, #2
 800c150:	07d9      	lsls	r1, r3, #31
 800c152:	d403      	bmi.n	800c15c <__lo0bits+0x4e>
 800c154:	085b      	lsrs	r3, r3, #1
 800c156:	f100 0001 	add.w	r0, r0, #1
 800c15a:	d003      	beq.n	800c164 <__lo0bits+0x56>
 800c15c:	6013      	str	r3, [r2, #0]
 800c15e:	4770      	bx	lr
 800c160:	2000      	movs	r0, #0
 800c162:	4770      	bx	lr
 800c164:	2020      	movs	r0, #32
 800c166:	4770      	bx	lr

0800c168 <__i2b>:
 800c168:	b510      	push	{r4, lr}
 800c16a:	460c      	mov	r4, r1
 800c16c:	2101      	movs	r1, #1
 800c16e:	f7ff ff07 	bl	800bf80 <_Balloc>
 800c172:	4602      	mov	r2, r0
 800c174:	b928      	cbnz	r0, 800c182 <__i2b+0x1a>
 800c176:	4b05      	ldr	r3, [pc, #20]	@ (800c18c <__i2b+0x24>)
 800c178:	4805      	ldr	r0, [pc, #20]	@ (800c190 <__i2b+0x28>)
 800c17a:	f240 1145 	movw	r1, #325	@ 0x145
 800c17e:	f001 f83d 	bl	800d1fc <__assert_func>
 800c182:	2301      	movs	r3, #1
 800c184:	6144      	str	r4, [r0, #20]
 800c186:	6103      	str	r3, [r0, #16]
 800c188:	bd10      	pop	{r4, pc}
 800c18a:	bf00      	nop
 800c18c:	0800dff2 	.word	0x0800dff2
 800c190:	0800e003 	.word	0x0800e003

0800c194 <__multiply>:
 800c194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c198:	4614      	mov	r4, r2
 800c19a:	690a      	ldr	r2, [r1, #16]
 800c19c:	6923      	ldr	r3, [r4, #16]
 800c19e:	429a      	cmp	r2, r3
 800c1a0:	bfa8      	it	ge
 800c1a2:	4623      	movge	r3, r4
 800c1a4:	460f      	mov	r7, r1
 800c1a6:	bfa4      	itt	ge
 800c1a8:	460c      	movge	r4, r1
 800c1aa:	461f      	movge	r7, r3
 800c1ac:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c1b0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c1b4:	68a3      	ldr	r3, [r4, #8]
 800c1b6:	6861      	ldr	r1, [r4, #4]
 800c1b8:	eb0a 0609 	add.w	r6, sl, r9
 800c1bc:	42b3      	cmp	r3, r6
 800c1be:	b085      	sub	sp, #20
 800c1c0:	bfb8      	it	lt
 800c1c2:	3101      	addlt	r1, #1
 800c1c4:	f7ff fedc 	bl	800bf80 <_Balloc>
 800c1c8:	b930      	cbnz	r0, 800c1d8 <__multiply+0x44>
 800c1ca:	4602      	mov	r2, r0
 800c1cc:	4b44      	ldr	r3, [pc, #272]	@ (800c2e0 <__multiply+0x14c>)
 800c1ce:	4845      	ldr	r0, [pc, #276]	@ (800c2e4 <__multiply+0x150>)
 800c1d0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c1d4:	f001 f812 	bl	800d1fc <__assert_func>
 800c1d8:	f100 0514 	add.w	r5, r0, #20
 800c1dc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c1e0:	462b      	mov	r3, r5
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	4543      	cmp	r3, r8
 800c1e6:	d321      	bcc.n	800c22c <__multiply+0x98>
 800c1e8:	f107 0114 	add.w	r1, r7, #20
 800c1ec:	f104 0214 	add.w	r2, r4, #20
 800c1f0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c1f4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c1f8:	9302      	str	r3, [sp, #8]
 800c1fa:	1b13      	subs	r3, r2, r4
 800c1fc:	3b15      	subs	r3, #21
 800c1fe:	f023 0303 	bic.w	r3, r3, #3
 800c202:	3304      	adds	r3, #4
 800c204:	f104 0715 	add.w	r7, r4, #21
 800c208:	42ba      	cmp	r2, r7
 800c20a:	bf38      	it	cc
 800c20c:	2304      	movcc	r3, #4
 800c20e:	9301      	str	r3, [sp, #4]
 800c210:	9b02      	ldr	r3, [sp, #8]
 800c212:	9103      	str	r1, [sp, #12]
 800c214:	428b      	cmp	r3, r1
 800c216:	d80c      	bhi.n	800c232 <__multiply+0x9e>
 800c218:	2e00      	cmp	r6, #0
 800c21a:	dd03      	ble.n	800c224 <__multiply+0x90>
 800c21c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c220:	2b00      	cmp	r3, #0
 800c222:	d05b      	beq.n	800c2dc <__multiply+0x148>
 800c224:	6106      	str	r6, [r0, #16]
 800c226:	b005      	add	sp, #20
 800c228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c22c:	f843 2b04 	str.w	r2, [r3], #4
 800c230:	e7d8      	b.n	800c1e4 <__multiply+0x50>
 800c232:	f8b1 a000 	ldrh.w	sl, [r1]
 800c236:	f1ba 0f00 	cmp.w	sl, #0
 800c23a:	d024      	beq.n	800c286 <__multiply+0xf2>
 800c23c:	f104 0e14 	add.w	lr, r4, #20
 800c240:	46a9      	mov	r9, r5
 800c242:	f04f 0c00 	mov.w	ip, #0
 800c246:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c24a:	f8d9 3000 	ldr.w	r3, [r9]
 800c24e:	fa1f fb87 	uxth.w	fp, r7
 800c252:	b29b      	uxth	r3, r3
 800c254:	fb0a 330b 	mla	r3, sl, fp, r3
 800c258:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c25c:	f8d9 7000 	ldr.w	r7, [r9]
 800c260:	4463      	add	r3, ip
 800c262:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c266:	fb0a c70b 	mla	r7, sl, fp, ip
 800c26a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c26e:	b29b      	uxth	r3, r3
 800c270:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c274:	4572      	cmp	r2, lr
 800c276:	f849 3b04 	str.w	r3, [r9], #4
 800c27a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c27e:	d8e2      	bhi.n	800c246 <__multiply+0xb2>
 800c280:	9b01      	ldr	r3, [sp, #4]
 800c282:	f845 c003 	str.w	ip, [r5, r3]
 800c286:	9b03      	ldr	r3, [sp, #12]
 800c288:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c28c:	3104      	adds	r1, #4
 800c28e:	f1b9 0f00 	cmp.w	r9, #0
 800c292:	d021      	beq.n	800c2d8 <__multiply+0x144>
 800c294:	682b      	ldr	r3, [r5, #0]
 800c296:	f104 0c14 	add.w	ip, r4, #20
 800c29a:	46ae      	mov	lr, r5
 800c29c:	f04f 0a00 	mov.w	sl, #0
 800c2a0:	f8bc b000 	ldrh.w	fp, [ip]
 800c2a4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c2a8:	fb09 770b 	mla	r7, r9, fp, r7
 800c2ac:	4457      	add	r7, sl
 800c2ae:	b29b      	uxth	r3, r3
 800c2b0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c2b4:	f84e 3b04 	str.w	r3, [lr], #4
 800c2b8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c2bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c2c0:	f8be 3000 	ldrh.w	r3, [lr]
 800c2c4:	fb09 330a 	mla	r3, r9, sl, r3
 800c2c8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c2cc:	4562      	cmp	r2, ip
 800c2ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c2d2:	d8e5      	bhi.n	800c2a0 <__multiply+0x10c>
 800c2d4:	9f01      	ldr	r7, [sp, #4]
 800c2d6:	51eb      	str	r3, [r5, r7]
 800c2d8:	3504      	adds	r5, #4
 800c2da:	e799      	b.n	800c210 <__multiply+0x7c>
 800c2dc:	3e01      	subs	r6, #1
 800c2de:	e79b      	b.n	800c218 <__multiply+0x84>
 800c2e0:	0800dff2 	.word	0x0800dff2
 800c2e4:	0800e003 	.word	0x0800e003

0800c2e8 <__pow5mult>:
 800c2e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2ec:	4615      	mov	r5, r2
 800c2ee:	f012 0203 	ands.w	r2, r2, #3
 800c2f2:	4607      	mov	r7, r0
 800c2f4:	460e      	mov	r6, r1
 800c2f6:	d007      	beq.n	800c308 <__pow5mult+0x20>
 800c2f8:	4c25      	ldr	r4, [pc, #148]	@ (800c390 <__pow5mult+0xa8>)
 800c2fa:	3a01      	subs	r2, #1
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c302:	f7ff fe9f 	bl	800c044 <__multadd>
 800c306:	4606      	mov	r6, r0
 800c308:	10ad      	asrs	r5, r5, #2
 800c30a:	d03d      	beq.n	800c388 <__pow5mult+0xa0>
 800c30c:	69fc      	ldr	r4, [r7, #28]
 800c30e:	b97c      	cbnz	r4, 800c330 <__pow5mult+0x48>
 800c310:	2010      	movs	r0, #16
 800c312:	f7ff fd7f 	bl	800be14 <malloc>
 800c316:	4602      	mov	r2, r0
 800c318:	61f8      	str	r0, [r7, #28]
 800c31a:	b928      	cbnz	r0, 800c328 <__pow5mult+0x40>
 800c31c:	4b1d      	ldr	r3, [pc, #116]	@ (800c394 <__pow5mult+0xac>)
 800c31e:	481e      	ldr	r0, [pc, #120]	@ (800c398 <__pow5mult+0xb0>)
 800c320:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c324:	f000 ff6a 	bl	800d1fc <__assert_func>
 800c328:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c32c:	6004      	str	r4, [r0, #0]
 800c32e:	60c4      	str	r4, [r0, #12]
 800c330:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c334:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c338:	b94c      	cbnz	r4, 800c34e <__pow5mult+0x66>
 800c33a:	f240 2171 	movw	r1, #625	@ 0x271
 800c33e:	4638      	mov	r0, r7
 800c340:	f7ff ff12 	bl	800c168 <__i2b>
 800c344:	2300      	movs	r3, #0
 800c346:	f8c8 0008 	str.w	r0, [r8, #8]
 800c34a:	4604      	mov	r4, r0
 800c34c:	6003      	str	r3, [r0, #0]
 800c34e:	f04f 0900 	mov.w	r9, #0
 800c352:	07eb      	lsls	r3, r5, #31
 800c354:	d50a      	bpl.n	800c36c <__pow5mult+0x84>
 800c356:	4631      	mov	r1, r6
 800c358:	4622      	mov	r2, r4
 800c35a:	4638      	mov	r0, r7
 800c35c:	f7ff ff1a 	bl	800c194 <__multiply>
 800c360:	4631      	mov	r1, r6
 800c362:	4680      	mov	r8, r0
 800c364:	4638      	mov	r0, r7
 800c366:	f7ff fe4b 	bl	800c000 <_Bfree>
 800c36a:	4646      	mov	r6, r8
 800c36c:	106d      	asrs	r5, r5, #1
 800c36e:	d00b      	beq.n	800c388 <__pow5mult+0xa0>
 800c370:	6820      	ldr	r0, [r4, #0]
 800c372:	b938      	cbnz	r0, 800c384 <__pow5mult+0x9c>
 800c374:	4622      	mov	r2, r4
 800c376:	4621      	mov	r1, r4
 800c378:	4638      	mov	r0, r7
 800c37a:	f7ff ff0b 	bl	800c194 <__multiply>
 800c37e:	6020      	str	r0, [r4, #0]
 800c380:	f8c0 9000 	str.w	r9, [r0]
 800c384:	4604      	mov	r4, r0
 800c386:	e7e4      	b.n	800c352 <__pow5mult+0x6a>
 800c388:	4630      	mov	r0, r6
 800c38a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c38e:	bf00      	nop
 800c390:	0800e05c 	.word	0x0800e05c
 800c394:	0800df83 	.word	0x0800df83
 800c398:	0800e003 	.word	0x0800e003

0800c39c <__lshift>:
 800c39c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3a0:	460c      	mov	r4, r1
 800c3a2:	6849      	ldr	r1, [r1, #4]
 800c3a4:	6923      	ldr	r3, [r4, #16]
 800c3a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c3aa:	68a3      	ldr	r3, [r4, #8]
 800c3ac:	4607      	mov	r7, r0
 800c3ae:	4691      	mov	r9, r2
 800c3b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c3b4:	f108 0601 	add.w	r6, r8, #1
 800c3b8:	42b3      	cmp	r3, r6
 800c3ba:	db0b      	blt.n	800c3d4 <__lshift+0x38>
 800c3bc:	4638      	mov	r0, r7
 800c3be:	f7ff fddf 	bl	800bf80 <_Balloc>
 800c3c2:	4605      	mov	r5, r0
 800c3c4:	b948      	cbnz	r0, 800c3da <__lshift+0x3e>
 800c3c6:	4602      	mov	r2, r0
 800c3c8:	4b28      	ldr	r3, [pc, #160]	@ (800c46c <__lshift+0xd0>)
 800c3ca:	4829      	ldr	r0, [pc, #164]	@ (800c470 <__lshift+0xd4>)
 800c3cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c3d0:	f000 ff14 	bl	800d1fc <__assert_func>
 800c3d4:	3101      	adds	r1, #1
 800c3d6:	005b      	lsls	r3, r3, #1
 800c3d8:	e7ee      	b.n	800c3b8 <__lshift+0x1c>
 800c3da:	2300      	movs	r3, #0
 800c3dc:	f100 0114 	add.w	r1, r0, #20
 800c3e0:	f100 0210 	add.w	r2, r0, #16
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	4553      	cmp	r3, sl
 800c3e8:	db33      	blt.n	800c452 <__lshift+0xb6>
 800c3ea:	6920      	ldr	r0, [r4, #16]
 800c3ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c3f0:	f104 0314 	add.w	r3, r4, #20
 800c3f4:	f019 091f 	ands.w	r9, r9, #31
 800c3f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c3fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c400:	d02b      	beq.n	800c45a <__lshift+0xbe>
 800c402:	f1c9 0e20 	rsb	lr, r9, #32
 800c406:	468a      	mov	sl, r1
 800c408:	2200      	movs	r2, #0
 800c40a:	6818      	ldr	r0, [r3, #0]
 800c40c:	fa00 f009 	lsl.w	r0, r0, r9
 800c410:	4310      	orrs	r0, r2
 800c412:	f84a 0b04 	str.w	r0, [sl], #4
 800c416:	f853 2b04 	ldr.w	r2, [r3], #4
 800c41a:	459c      	cmp	ip, r3
 800c41c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c420:	d8f3      	bhi.n	800c40a <__lshift+0x6e>
 800c422:	ebac 0304 	sub.w	r3, ip, r4
 800c426:	3b15      	subs	r3, #21
 800c428:	f023 0303 	bic.w	r3, r3, #3
 800c42c:	3304      	adds	r3, #4
 800c42e:	f104 0015 	add.w	r0, r4, #21
 800c432:	4584      	cmp	ip, r0
 800c434:	bf38      	it	cc
 800c436:	2304      	movcc	r3, #4
 800c438:	50ca      	str	r2, [r1, r3]
 800c43a:	b10a      	cbz	r2, 800c440 <__lshift+0xa4>
 800c43c:	f108 0602 	add.w	r6, r8, #2
 800c440:	3e01      	subs	r6, #1
 800c442:	4638      	mov	r0, r7
 800c444:	612e      	str	r6, [r5, #16]
 800c446:	4621      	mov	r1, r4
 800c448:	f7ff fdda 	bl	800c000 <_Bfree>
 800c44c:	4628      	mov	r0, r5
 800c44e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c452:	f842 0f04 	str.w	r0, [r2, #4]!
 800c456:	3301      	adds	r3, #1
 800c458:	e7c5      	b.n	800c3e6 <__lshift+0x4a>
 800c45a:	3904      	subs	r1, #4
 800c45c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c460:	f841 2f04 	str.w	r2, [r1, #4]!
 800c464:	459c      	cmp	ip, r3
 800c466:	d8f9      	bhi.n	800c45c <__lshift+0xc0>
 800c468:	e7ea      	b.n	800c440 <__lshift+0xa4>
 800c46a:	bf00      	nop
 800c46c:	0800dff2 	.word	0x0800dff2
 800c470:	0800e003 	.word	0x0800e003

0800c474 <__mcmp>:
 800c474:	690a      	ldr	r2, [r1, #16]
 800c476:	4603      	mov	r3, r0
 800c478:	6900      	ldr	r0, [r0, #16]
 800c47a:	1a80      	subs	r0, r0, r2
 800c47c:	b530      	push	{r4, r5, lr}
 800c47e:	d10e      	bne.n	800c49e <__mcmp+0x2a>
 800c480:	3314      	adds	r3, #20
 800c482:	3114      	adds	r1, #20
 800c484:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c488:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c48c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c490:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c494:	4295      	cmp	r5, r2
 800c496:	d003      	beq.n	800c4a0 <__mcmp+0x2c>
 800c498:	d205      	bcs.n	800c4a6 <__mcmp+0x32>
 800c49a:	f04f 30ff 	mov.w	r0, #4294967295
 800c49e:	bd30      	pop	{r4, r5, pc}
 800c4a0:	42a3      	cmp	r3, r4
 800c4a2:	d3f3      	bcc.n	800c48c <__mcmp+0x18>
 800c4a4:	e7fb      	b.n	800c49e <__mcmp+0x2a>
 800c4a6:	2001      	movs	r0, #1
 800c4a8:	e7f9      	b.n	800c49e <__mcmp+0x2a>
	...

0800c4ac <__mdiff>:
 800c4ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4b0:	4689      	mov	r9, r1
 800c4b2:	4606      	mov	r6, r0
 800c4b4:	4611      	mov	r1, r2
 800c4b6:	4648      	mov	r0, r9
 800c4b8:	4614      	mov	r4, r2
 800c4ba:	f7ff ffdb 	bl	800c474 <__mcmp>
 800c4be:	1e05      	subs	r5, r0, #0
 800c4c0:	d112      	bne.n	800c4e8 <__mdiff+0x3c>
 800c4c2:	4629      	mov	r1, r5
 800c4c4:	4630      	mov	r0, r6
 800c4c6:	f7ff fd5b 	bl	800bf80 <_Balloc>
 800c4ca:	4602      	mov	r2, r0
 800c4cc:	b928      	cbnz	r0, 800c4da <__mdiff+0x2e>
 800c4ce:	4b3f      	ldr	r3, [pc, #252]	@ (800c5cc <__mdiff+0x120>)
 800c4d0:	f240 2137 	movw	r1, #567	@ 0x237
 800c4d4:	483e      	ldr	r0, [pc, #248]	@ (800c5d0 <__mdiff+0x124>)
 800c4d6:	f000 fe91 	bl	800d1fc <__assert_func>
 800c4da:	2301      	movs	r3, #1
 800c4dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c4e0:	4610      	mov	r0, r2
 800c4e2:	b003      	add	sp, #12
 800c4e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4e8:	bfbc      	itt	lt
 800c4ea:	464b      	movlt	r3, r9
 800c4ec:	46a1      	movlt	r9, r4
 800c4ee:	4630      	mov	r0, r6
 800c4f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c4f4:	bfba      	itte	lt
 800c4f6:	461c      	movlt	r4, r3
 800c4f8:	2501      	movlt	r5, #1
 800c4fa:	2500      	movge	r5, #0
 800c4fc:	f7ff fd40 	bl	800bf80 <_Balloc>
 800c500:	4602      	mov	r2, r0
 800c502:	b918      	cbnz	r0, 800c50c <__mdiff+0x60>
 800c504:	4b31      	ldr	r3, [pc, #196]	@ (800c5cc <__mdiff+0x120>)
 800c506:	f240 2145 	movw	r1, #581	@ 0x245
 800c50a:	e7e3      	b.n	800c4d4 <__mdiff+0x28>
 800c50c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c510:	6926      	ldr	r6, [r4, #16]
 800c512:	60c5      	str	r5, [r0, #12]
 800c514:	f109 0310 	add.w	r3, r9, #16
 800c518:	f109 0514 	add.w	r5, r9, #20
 800c51c:	f104 0e14 	add.w	lr, r4, #20
 800c520:	f100 0b14 	add.w	fp, r0, #20
 800c524:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c528:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c52c:	9301      	str	r3, [sp, #4]
 800c52e:	46d9      	mov	r9, fp
 800c530:	f04f 0c00 	mov.w	ip, #0
 800c534:	9b01      	ldr	r3, [sp, #4]
 800c536:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c53a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c53e:	9301      	str	r3, [sp, #4]
 800c540:	fa1f f38a 	uxth.w	r3, sl
 800c544:	4619      	mov	r1, r3
 800c546:	b283      	uxth	r3, r0
 800c548:	1acb      	subs	r3, r1, r3
 800c54a:	0c00      	lsrs	r0, r0, #16
 800c54c:	4463      	add	r3, ip
 800c54e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c552:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c556:	b29b      	uxth	r3, r3
 800c558:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c55c:	4576      	cmp	r6, lr
 800c55e:	f849 3b04 	str.w	r3, [r9], #4
 800c562:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c566:	d8e5      	bhi.n	800c534 <__mdiff+0x88>
 800c568:	1b33      	subs	r3, r6, r4
 800c56a:	3b15      	subs	r3, #21
 800c56c:	f023 0303 	bic.w	r3, r3, #3
 800c570:	3415      	adds	r4, #21
 800c572:	3304      	adds	r3, #4
 800c574:	42a6      	cmp	r6, r4
 800c576:	bf38      	it	cc
 800c578:	2304      	movcc	r3, #4
 800c57a:	441d      	add	r5, r3
 800c57c:	445b      	add	r3, fp
 800c57e:	461e      	mov	r6, r3
 800c580:	462c      	mov	r4, r5
 800c582:	4544      	cmp	r4, r8
 800c584:	d30e      	bcc.n	800c5a4 <__mdiff+0xf8>
 800c586:	f108 0103 	add.w	r1, r8, #3
 800c58a:	1b49      	subs	r1, r1, r5
 800c58c:	f021 0103 	bic.w	r1, r1, #3
 800c590:	3d03      	subs	r5, #3
 800c592:	45a8      	cmp	r8, r5
 800c594:	bf38      	it	cc
 800c596:	2100      	movcc	r1, #0
 800c598:	440b      	add	r3, r1
 800c59a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c59e:	b191      	cbz	r1, 800c5c6 <__mdiff+0x11a>
 800c5a0:	6117      	str	r7, [r2, #16]
 800c5a2:	e79d      	b.n	800c4e0 <__mdiff+0x34>
 800c5a4:	f854 1b04 	ldr.w	r1, [r4], #4
 800c5a8:	46e6      	mov	lr, ip
 800c5aa:	0c08      	lsrs	r0, r1, #16
 800c5ac:	fa1c fc81 	uxtah	ip, ip, r1
 800c5b0:	4471      	add	r1, lr
 800c5b2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c5b6:	b289      	uxth	r1, r1
 800c5b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c5bc:	f846 1b04 	str.w	r1, [r6], #4
 800c5c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c5c4:	e7dd      	b.n	800c582 <__mdiff+0xd6>
 800c5c6:	3f01      	subs	r7, #1
 800c5c8:	e7e7      	b.n	800c59a <__mdiff+0xee>
 800c5ca:	bf00      	nop
 800c5cc:	0800dff2 	.word	0x0800dff2
 800c5d0:	0800e003 	.word	0x0800e003

0800c5d4 <__d2b>:
 800c5d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c5d8:	460f      	mov	r7, r1
 800c5da:	2101      	movs	r1, #1
 800c5dc:	ec59 8b10 	vmov	r8, r9, d0
 800c5e0:	4616      	mov	r6, r2
 800c5e2:	f7ff fccd 	bl	800bf80 <_Balloc>
 800c5e6:	4604      	mov	r4, r0
 800c5e8:	b930      	cbnz	r0, 800c5f8 <__d2b+0x24>
 800c5ea:	4602      	mov	r2, r0
 800c5ec:	4b23      	ldr	r3, [pc, #140]	@ (800c67c <__d2b+0xa8>)
 800c5ee:	4824      	ldr	r0, [pc, #144]	@ (800c680 <__d2b+0xac>)
 800c5f0:	f240 310f 	movw	r1, #783	@ 0x30f
 800c5f4:	f000 fe02 	bl	800d1fc <__assert_func>
 800c5f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c5fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c600:	b10d      	cbz	r5, 800c606 <__d2b+0x32>
 800c602:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c606:	9301      	str	r3, [sp, #4]
 800c608:	f1b8 0300 	subs.w	r3, r8, #0
 800c60c:	d023      	beq.n	800c656 <__d2b+0x82>
 800c60e:	4668      	mov	r0, sp
 800c610:	9300      	str	r3, [sp, #0]
 800c612:	f7ff fd7c 	bl	800c10e <__lo0bits>
 800c616:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c61a:	b1d0      	cbz	r0, 800c652 <__d2b+0x7e>
 800c61c:	f1c0 0320 	rsb	r3, r0, #32
 800c620:	fa02 f303 	lsl.w	r3, r2, r3
 800c624:	430b      	orrs	r3, r1
 800c626:	40c2      	lsrs	r2, r0
 800c628:	6163      	str	r3, [r4, #20]
 800c62a:	9201      	str	r2, [sp, #4]
 800c62c:	9b01      	ldr	r3, [sp, #4]
 800c62e:	61a3      	str	r3, [r4, #24]
 800c630:	2b00      	cmp	r3, #0
 800c632:	bf0c      	ite	eq
 800c634:	2201      	moveq	r2, #1
 800c636:	2202      	movne	r2, #2
 800c638:	6122      	str	r2, [r4, #16]
 800c63a:	b1a5      	cbz	r5, 800c666 <__d2b+0x92>
 800c63c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c640:	4405      	add	r5, r0
 800c642:	603d      	str	r5, [r7, #0]
 800c644:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c648:	6030      	str	r0, [r6, #0]
 800c64a:	4620      	mov	r0, r4
 800c64c:	b003      	add	sp, #12
 800c64e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c652:	6161      	str	r1, [r4, #20]
 800c654:	e7ea      	b.n	800c62c <__d2b+0x58>
 800c656:	a801      	add	r0, sp, #4
 800c658:	f7ff fd59 	bl	800c10e <__lo0bits>
 800c65c:	9b01      	ldr	r3, [sp, #4]
 800c65e:	6163      	str	r3, [r4, #20]
 800c660:	3020      	adds	r0, #32
 800c662:	2201      	movs	r2, #1
 800c664:	e7e8      	b.n	800c638 <__d2b+0x64>
 800c666:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c66a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c66e:	6038      	str	r0, [r7, #0]
 800c670:	6918      	ldr	r0, [r3, #16]
 800c672:	f7ff fd2d 	bl	800c0d0 <__hi0bits>
 800c676:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c67a:	e7e5      	b.n	800c648 <__d2b+0x74>
 800c67c:	0800dff2 	.word	0x0800dff2
 800c680:	0800e003 	.word	0x0800e003

0800c684 <__ssputs_r>:
 800c684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c688:	688e      	ldr	r6, [r1, #8]
 800c68a:	461f      	mov	r7, r3
 800c68c:	42be      	cmp	r6, r7
 800c68e:	680b      	ldr	r3, [r1, #0]
 800c690:	4682      	mov	sl, r0
 800c692:	460c      	mov	r4, r1
 800c694:	4690      	mov	r8, r2
 800c696:	d82d      	bhi.n	800c6f4 <__ssputs_r+0x70>
 800c698:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c69c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c6a0:	d026      	beq.n	800c6f0 <__ssputs_r+0x6c>
 800c6a2:	6965      	ldr	r5, [r4, #20]
 800c6a4:	6909      	ldr	r1, [r1, #16]
 800c6a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c6aa:	eba3 0901 	sub.w	r9, r3, r1
 800c6ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c6b2:	1c7b      	adds	r3, r7, #1
 800c6b4:	444b      	add	r3, r9
 800c6b6:	106d      	asrs	r5, r5, #1
 800c6b8:	429d      	cmp	r5, r3
 800c6ba:	bf38      	it	cc
 800c6bc:	461d      	movcc	r5, r3
 800c6be:	0553      	lsls	r3, r2, #21
 800c6c0:	d527      	bpl.n	800c712 <__ssputs_r+0x8e>
 800c6c2:	4629      	mov	r1, r5
 800c6c4:	f7ff fbd0 	bl	800be68 <_malloc_r>
 800c6c8:	4606      	mov	r6, r0
 800c6ca:	b360      	cbz	r0, 800c726 <__ssputs_r+0xa2>
 800c6cc:	6921      	ldr	r1, [r4, #16]
 800c6ce:	464a      	mov	r2, r9
 800c6d0:	f7fe fcf9 	bl	800b0c6 <memcpy>
 800c6d4:	89a3      	ldrh	r3, [r4, #12]
 800c6d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c6da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6de:	81a3      	strh	r3, [r4, #12]
 800c6e0:	6126      	str	r6, [r4, #16]
 800c6e2:	6165      	str	r5, [r4, #20]
 800c6e4:	444e      	add	r6, r9
 800c6e6:	eba5 0509 	sub.w	r5, r5, r9
 800c6ea:	6026      	str	r6, [r4, #0]
 800c6ec:	60a5      	str	r5, [r4, #8]
 800c6ee:	463e      	mov	r6, r7
 800c6f0:	42be      	cmp	r6, r7
 800c6f2:	d900      	bls.n	800c6f6 <__ssputs_r+0x72>
 800c6f4:	463e      	mov	r6, r7
 800c6f6:	6820      	ldr	r0, [r4, #0]
 800c6f8:	4632      	mov	r2, r6
 800c6fa:	4641      	mov	r1, r8
 800c6fc:	f000 fd53 	bl	800d1a6 <memmove>
 800c700:	68a3      	ldr	r3, [r4, #8]
 800c702:	1b9b      	subs	r3, r3, r6
 800c704:	60a3      	str	r3, [r4, #8]
 800c706:	6823      	ldr	r3, [r4, #0]
 800c708:	4433      	add	r3, r6
 800c70a:	6023      	str	r3, [r4, #0]
 800c70c:	2000      	movs	r0, #0
 800c70e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c712:	462a      	mov	r2, r5
 800c714:	f000 fdb6 	bl	800d284 <_realloc_r>
 800c718:	4606      	mov	r6, r0
 800c71a:	2800      	cmp	r0, #0
 800c71c:	d1e0      	bne.n	800c6e0 <__ssputs_r+0x5c>
 800c71e:	6921      	ldr	r1, [r4, #16]
 800c720:	4650      	mov	r0, sl
 800c722:	f7ff fb2d 	bl	800bd80 <_free_r>
 800c726:	230c      	movs	r3, #12
 800c728:	f8ca 3000 	str.w	r3, [sl]
 800c72c:	89a3      	ldrh	r3, [r4, #12]
 800c72e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c732:	81a3      	strh	r3, [r4, #12]
 800c734:	f04f 30ff 	mov.w	r0, #4294967295
 800c738:	e7e9      	b.n	800c70e <__ssputs_r+0x8a>
	...

0800c73c <_svfiprintf_r>:
 800c73c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c740:	4698      	mov	r8, r3
 800c742:	898b      	ldrh	r3, [r1, #12]
 800c744:	061b      	lsls	r3, r3, #24
 800c746:	b09d      	sub	sp, #116	@ 0x74
 800c748:	4607      	mov	r7, r0
 800c74a:	460d      	mov	r5, r1
 800c74c:	4614      	mov	r4, r2
 800c74e:	d510      	bpl.n	800c772 <_svfiprintf_r+0x36>
 800c750:	690b      	ldr	r3, [r1, #16]
 800c752:	b973      	cbnz	r3, 800c772 <_svfiprintf_r+0x36>
 800c754:	2140      	movs	r1, #64	@ 0x40
 800c756:	f7ff fb87 	bl	800be68 <_malloc_r>
 800c75a:	6028      	str	r0, [r5, #0]
 800c75c:	6128      	str	r0, [r5, #16]
 800c75e:	b930      	cbnz	r0, 800c76e <_svfiprintf_r+0x32>
 800c760:	230c      	movs	r3, #12
 800c762:	603b      	str	r3, [r7, #0]
 800c764:	f04f 30ff 	mov.w	r0, #4294967295
 800c768:	b01d      	add	sp, #116	@ 0x74
 800c76a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c76e:	2340      	movs	r3, #64	@ 0x40
 800c770:	616b      	str	r3, [r5, #20]
 800c772:	2300      	movs	r3, #0
 800c774:	9309      	str	r3, [sp, #36]	@ 0x24
 800c776:	2320      	movs	r3, #32
 800c778:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c77c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c780:	2330      	movs	r3, #48	@ 0x30
 800c782:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c920 <_svfiprintf_r+0x1e4>
 800c786:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c78a:	f04f 0901 	mov.w	r9, #1
 800c78e:	4623      	mov	r3, r4
 800c790:	469a      	mov	sl, r3
 800c792:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c796:	b10a      	cbz	r2, 800c79c <_svfiprintf_r+0x60>
 800c798:	2a25      	cmp	r2, #37	@ 0x25
 800c79a:	d1f9      	bne.n	800c790 <_svfiprintf_r+0x54>
 800c79c:	ebba 0b04 	subs.w	fp, sl, r4
 800c7a0:	d00b      	beq.n	800c7ba <_svfiprintf_r+0x7e>
 800c7a2:	465b      	mov	r3, fp
 800c7a4:	4622      	mov	r2, r4
 800c7a6:	4629      	mov	r1, r5
 800c7a8:	4638      	mov	r0, r7
 800c7aa:	f7ff ff6b 	bl	800c684 <__ssputs_r>
 800c7ae:	3001      	adds	r0, #1
 800c7b0:	f000 80a7 	beq.w	800c902 <_svfiprintf_r+0x1c6>
 800c7b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7b6:	445a      	add	r2, fp
 800c7b8:	9209      	str	r2, [sp, #36]	@ 0x24
 800c7ba:	f89a 3000 	ldrb.w	r3, [sl]
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	f000 809f 	beq.w	800c902 <_svfiprintf_r+0x1c6>
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	f04f 32ff 	mov.w	r2, #4294967295
 800c7ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c7ce:	f10a 0a01 	add.w	sl, sl, #1
 800c7d2:	9304      	str	r3, [sp, #16]
 800c7d4:	9307      	str	r3, [sp, #28]
 800c7d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c7da:	931a      	str	r3, [sp, #104]	@ 0x68
 800c7dc:	4654      	mov	r4, sl
 800c7de:	2205      	movs	r2, #5
 800c7e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7e4:	484e      	ldr	r0, [pc, #312]	@ (800c920 <_svfiprintf_r+0x1e4>)
 800c7e6:	f7f3 fcfb 	bl	80001e0 <memchr>
 800c7ea:	9a04      	ldr	r2, [sp, #16]
 800c7ec:	b9d8      	cbnz	r0, 800c826 <_svfiprintf_r+0xea>
 800c7ee:	06d0      	lsls	r0, r2, #27
 800c7f0:	bf44      	itt	mi
 800c7f2:	2320      	movmi	r3, #32
 800c7f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c7f8:	0711      	lsls	r1, r2, #28
 800c7fa:	bf44      	itt	mi
 800c7fc:	232b      	movmi	r3, #43	@ 0x2b
 800c7fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c802:	f89a 3000 	ldrb.w	r3, [sl]
 800c806:	2b2a      	cmp	r3, #42	@ 0x2a
 800c808:	d015      	beq.n	800c836 <_svfiprintf_r+0xfa>
 800c80a:	9a07      	ldr	r2, [sp, #28]
 800c80c:	4654      	mov	r4, sl
 800c80e:	2000      	movs	r0, #0
 800c810:	f04f 0c0a 	mov.w	ip, #10
 800c814:	4621      	mov	r1, r4
 800c816:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c81a:	3b30      	subs	r3, #48	@ 0x30
 800c81c:	2b09      	cmp	r3, #9
 800c81e:	d94b      	bls.n	800c8b8 <_svfiprintf_r+0x17c>
 800c820:	b1b0      	cbz	r0, 800c850 <_svfiprintf_r+0x114>
 800c822:	9207      	str	r2, [sp, #28]
 800c824:	e014      	b.n	800c850 <_svfiprintf_r+0x114>
 800c826:	eba0 0308 	sub.w	r3, r0, r8
 800c82a:	fa09 f303 	lsl.w	r3, r9, r3
 800c82e:	4313      	orrs	r3, r2
 800c830:	9304      	str	r3, [sp, #16]
 800c832:	46a2      	mov	sl, r4
 800c834:	e7d2      	b.n	800c7dc <_svfiprintf_r+0xa0>
 800c836:	9b03      	ldr	r3, [sp, #12]
 800c838:	1d19      	adds	r1, r3, #4
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	9103      	str	r1, [sp, #12]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	bfbb      	ittet	lt
 800c842:	425b      	neglt	r3, r3
 800c844:	f042 0202 	orrlt.w	r2, r2, #2
 800c848:	9307      	strge	r3, [sp, #28]
 800c84a:	9307      	strlt	r3, [sp, #28]
 800c84c:	bfb8      	it	lt
 800c84e:	9204      	strlt	r2, [sp, #16]
 800c850:	7823      	ldrb	r3, [r4, #0]
 800c852:	2b2e      	cmp	r3, #46	@ 0x2e
 800c854:	d10a      	bne.n	800c86c <_svfiprintf_r+0x130>
 800c856:	7863      	ldrb	r3, [r4, #1]
 800c858:	2b2a      	cmp	r3, #42	@ 0x2a
 800c85a:	d132      	bne.n	800c8c2 <_svfiprintf_r+0x186>
 800c85c:	9b03      	ldr	r3, [sp, #12]
 800c85e:	1d1a      	adds	r2, r3, #4
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	9203      	str	r2, [sp, #12]
 800c864:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c868:	3402      	adds	r4, #2
 800c86a:	9305      	str	r3, [sp, #20]
 800c86c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c930 <_svfiprintf_r+0x1f4>
 800c870:	7821      	ldrb	r1, [r4, #0]
 800c872:	2203      	movs	r2, #3
 800c874:	4650      	mov	r0, sl
 800c876:	f7f3 fcb3 	bl	80001e0 <memchr>
 800c87a:	b138      	cbz	r0, 800c88c <_svfiprintf_r+0x150>
 800c87c:	9b04      	ldr	r3, [sp, #16]
 800c87e:	eba0 000a 	sub.w	r0, r0, sl
 800c882:	2240      	movs	r2, #64	@ 0x40
 800c884:	4082      	lsls	r2, r0
 800c886:	4313      	orrs	r3, r2
 800c888:	3401      	adds	r4, #1
 800c88a:	9304      	str	r3, [sp, #16]
 800c88c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c890:	4824      	ldr	r0, [pc, #144]	@ (800c924 <_svfiprintf_r+0x1e8>)
 800c892:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c896:	2206      	movs	r2, #6
 800c898:	f7f3 fca2 	bl	80001e0 <memchr>
 800c89c:	2800      	cmp	r0, #0
 800c89e:	d036      	beq.n	800c90e <_svfiprintf_r+0x1d2>
 800c8a0:	4b21      	ldr	r3, [pc, #132]	@ (800c928 <_svfiprintf_r+0x1ec>)
 800c8a2:	bb1b      	cbnz	r3, 800c8ec <_svfiprintf_r+0x1b0>
 800c8a4:	9b03      	ldr	r3, [sp, #12]
 800c8a6:	3307      	adds	r3, #7
 800c8a8:	f023 0307 	bic.w	r3, r3, #7
 800c8ac:	3308      	adds	r3, #8
 800c8ae:	9303      	str	r3, [sp, #12]
 800c8b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8b2:	4433      	add	r3, r6
 800c8b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8b6:	e76a      	b.n	800c78e <_svfiprintf_r+0x52>
 800c8b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c8bc:	460c      	mov	r4, r1
 800c8be:	2001      	movs	r0, #1
 800c8c0:	e7a8      	b.n	800c814 <_svfiprintf_r+0xd8>
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	3401      	adds	r4, #1
 800c8c6:	9305      	str	r3, [sp, #20]
 800c8c8:	4619      	mov	r1, r3
 800c8ca:	f04f 0c0a 	mov.w	ip, #10
 800c8ce:	4620      	mov	r0, r4
 800c8d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c8d4:	3a30      	subs	r2, #48	@ 0x30
 800c8d6:	2a09      	cmp	r2, #9
 800c8d8:	d903      	bls.n	800c8e2 <_svfiprintf_r+0x1a6>
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d0c6      	beq.n	800c86c <_svfiprintf_r+0x130>
 800c8de:	9105      	str	r1, [sp, #20]
 800c8e0:	e7c4      	b.n	800c86c <_svfiprintf_r+0x130>
 800c8e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800c8e6:	4604      	mov	r4, r0
 800c8e8:	2301      	movs	r3, #1
 800c8ea:	e7f0      	b.n	800c8ce <_svfiprintf_r+0x192>
 800c8ec:	ab03      	add	r3, sp, #12
 800c8ee:	9300      	str	r3, [sp, #0]
 800c8f0:	462a      	mov	r2, r5
 800c8f2:	4b0e      	ldr	r3, [pc, #56]	@ (800c92c <_svfiprintf_r+0x1f0>)
 800c8f4:	a904      	add	r1, sp, #16
 800c8f6:	4638      	mov	r0, r7
 800c8f8:	f7fd fdce 	bl	800a498 <_printf_float>
 800c8fc:	1c42      	adds	r2, r0, #1
 800c8fe:	4606      	mov	r6, r0
 800c900:	d1d6      	bne.n	800c8b0 <_svfiprintf_r+0x174>
 800c902:	89ab      	ldrh	r3, [r5, #12]
 800c904:	065b      	lsls	r3, r3, #25
 800c906:	f53f af2d 	bmi.w	800c764 <_svfiprintf_r+0x28>
 800c90a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c90c:	e72c      	b.n	800c768 <_svfiprintf_r+0x2c>
 800c90e:	ab03      	add	r3, sp, #12
 800c910:	9300      	str	r3, [sp, #0]
 800c912:	462a      	mov	r2, r5
 800c914:	4b05      	ldr	r3, [pc, #20]	@ (800c92c <_svfiprintf_r+0x1f0>)
 800c916:	a904      	add	r1, sp, #16
 800c918:	4638      	mov	r0, r7
 800c91a:	f7fe f855 	bl	800a9c8 <_printf_i>
 800c91e:	e7ed      	b.n	800c8fc <_svfiprintf_r+0x1c0>
 800c920:	0800e158 	.word	0x0800e158
 800c924:	0800e162 	.word	0x0800e162
 800c928:	0800a499 	.word	0x0800a499
 800c92c:	0800c685 	.word	0x0800c685
 800c930:	0800e15e 	.word	0x0800e15e

0800c934 <_sungetc_r>:
 800c934:	b538      	push	{r3, r4, r5, lr}
 800c936:	1c4b      	adds	r3, r1, #1
 800c938:	4614      	mov	r4, r2
 800c93a:	d103      	bne.n	800c944 <_sungetc_r+0x10>
 800c93c:	f04f 35ff 	mov.w	r5, #4294967295
 800c940:	4628      	mov	r0, r5
 800c942:	bd38      	pop	{r3, r4, r5, pc}
 800c944:	8993      	ldrh	r3, [r2, #12]
 800c946:	f023 0320 	bic.w	r3, r3, #32
 800c94a:	8193      	strh	r3, [r2, #12]
 800c94c:	6853      	ldr	r3, [r2, #4]
 800c94e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800c950:	b2cd      	uxtb	r5, r1
 800c952:	b18a      	cbz	r2, 800c978 <_sungetc_r+0x44>
 800c954:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800c956:	429a      	cmp	r2, r3
 800c958:	dd08      	ble.n	800c96c <_sungetc_r+0x38>
 800c95a:	6823      	ldr	r3, [r4, #0]
 800c95c:	1e5a      	subs	r2, r3, #1
 800c95e:	6022      	str	r2, [r4, #0]
 800c960:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c964:	6863      	ldr	r3, [r4, #4]
 800c966:	3301      	adds	r3, #1
 800c968:	6063      	str	r3, [r4, #4]
 800c96a:	e7e9      	b.n	800c940 <_sungetc_r+0xc>
 800c96c:	4621      	mov	r1, r4
 800c96e:	f000 fbe0 	bl	800d132 <__submore>
 800c972:	2800      	cmp	r0, #0
 800c974:	d0f1      	beq.n	800c95a <_sungetc_r+0x26>
 800c976:	e7e1      	b.n	800c93c <_sungetc_r+0x8>
 800c978:	6921      	ldr	r1, [r4, #16]
 800c97a:	6822      	ldr	r2, [r4, #0]
 800c97c:	b141      	cbz	r1, 800c990 <_sungetc_r+0x5c>
 800c97e:	4291      	cmp	r1, r2
 800c980:	d206      	bcs.n	800c990 <_sungetc_r+0x5c>
 800c982:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800c986:	42a9      	cmp	r1, r5
 800c988:	d102      	bne.n	800c990 <_sungetc_r+0x5c>
 800c98a:	3a01      	subs	r2, #1
 800c98c:	6022      	str	r2, [r4, #0]
 800c98e:	e7ea      	b.n	800c966 <_sungetc_r+0x32>
 800c990:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800c994:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c998:	6363      	str	r3, [r4, #52]	@ 0x34
 800c99a:	2303      	movs	r3, #3
 800c99c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c99e:	4623      	mov	r3, r4
 800c9a0:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c9a4:	6023      	str	r3, [r4, #0]
 800c9a6:	2301      	movs	r3, #1
 800c9a8:	e7de      	b.n	800c968 <_sungetc_r+0x34>

0800c9aa <__ssrefill_r>:
 800c9aa:	b510      	push	{r4, lr}
 800c9ac:	460c      	mov	r4, r1
 800c9ae:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c9b0:	b169      	cbz	r1, 800c9ce <__ssrefill_r+0x24>
 800c9b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c9b6:	4299      	cmp	r1, r3
 800c9b8:	d001      	beq.n	800c9be <__ssrefill_r+0x14>
 800c9ba:	f7ff f9e1 	bl	800bd80 <_free_r>
 800c9be:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c9c0:	6063      	str	r3, [r4, #4]
 800c9c2:	2000      	movs	r0, #0
 800c9c4:	6360      	str	r0, [r4, #52]	@ 0x34
 800c9c6:	b113      	cbz	r3, 800c9ce <__ssrefill_r+0x24>
 800c9c8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800c9ca:	6023      	str	r3, [r4, #0]
 800c9cc:	bd10      	pop	{r4, pc}
 800c9ce:	6923      	ldr	r3, [r4, #16]
 800c9d0:	6023      	str	r3, [r4, #0]
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	6063      	str	r3, [r4, #4]
 800c9d6:	89a3      	ldrh	r3, [r4, #12]
 800c9d8:	f043 0320 	orr.w	r3, r3, #32
 800c9dc:	81a3      	strh	r3, [r4, #12]
 800c9de:	f04f 30ff 	mov.w	r0, #4294967295
 800c9e2:	e7f3      	b.n	800c9cc <__ssrefill_r+0x22>

0800c9e4 <__ssvfiscanf_r>:
 800c9e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9e8:	460c      	mov	r4, r1
 800c9ea:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800c9ee:	2100      	movs	r1, #0
 800c9f0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800c9f4:	49a5      	ldr	r1, [pc, #660]	@ (800cc8c <__ssvfiscanf_r+0x2a8>)
 800c9f6:	91a0      	str	r1, [sp, #640]	@ 0x280
 800c9f8:	f10d 0804 	add.w	r8, sp, #4
 800c9fc:	49a4      	ldr	r1, [pc, #656]	@ (800cc90 <__ssvfiscanf_r+0x2ac>)
 800c9fe:	4fa5      	ldr	r7, [pc, #660]	@ (800cc94 <__ssvfiscanf_r+0x2b0>)
 800ca00:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800ca04:	4606      	mov	r6, r0
 800ca06:	91a1      	str	r1, [sp, #644]	@ 0x284
 800ca08:	9300      	str	r3, [sp, #0]
 800ca0a:	7813      	ldrb	r3, [r2, #0]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	f000 8158 	beq.w	800ccc2 <__ssvfiscanf_r+0x2de>
 800ca12:	5cf9      	ldrb	r1, [r7, r3]
 800ca14:	f011 0108 	ands.w	r1, r1, #8
 800ca18:	f102 0501 	add.w	r5, r2, #1
 800ca1c:	d019      	beq.n	800ca52 <__ssvfiscanf_r+0x6e>
 800ca1e:	6863      	ldr	r3, [r4, #4]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	dd0f      	ble.n	800ca44 <__ssvfiscanf_r+0x60>
 800ca24:	6823      	ldr	r3, [r4, #0]
 800ca26:	781a      	ldrb	r2, [r3, #0]
 800ca28:	5cba      	ldrb	r2, [r7, r2]
 800ca2a:	0712      	lsls	r2, r2, #28
 800ca2c:	d401      	bmi.n	800ca32 <__ssvfiscanf_r+0x4e>
 800ca2e:	462a      	mov	r2, r5
 800ca30:	e7eb      	b.n	800ca0a <__ssvfiscanf_r+0x26>
 800ca32:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800ca34:	3201      	adds	r2, #1
 800ca36:	9245      	str	r2, [sp, #276]	@ 0x114
 800ca38:	6862      	ldr	r2, [r4, #4]
 800ca3a:	3301      	adds	r3, #1
 800ca3c:	3a01      	subs	r2, #1
 800ca3e:	6062      	str	r2, [r4, #4]
 800ca40:	6023      	str	r3, [r4, #0]
 800ca42:	e7ec      	b.n	800ca1e <__ssvfiscanf_r+0x3a>
 800ca44:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ca46:	4621      	mov	r1, r4
 800ca48:	4630      	mov	r0, r6
 800ca4a:	4798      	blx	r3
 800ca4c:	2800      	cmp	r0, #0
 800ca4e:	d0e9      	beq.n	800ca24 <__ssvfiscanf_r+0x40>
 800ca50:	e7ed      	b.n	800ca2e <__ssvfiscanf_r+0x4a>
 800ca52:	2b25      	cmp	r3, #37	@ 0x25
 800ca54:	d012      	beq.n	800ca7c <__ssvfiscanf_r+0x98>
 800ca56:	4699      	mov	r9, r3
 800ca58:	6863      	ldr	r3, [r4, #4]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	f340 8093 	ble.w	800cb86 <__ssvfiscanf_r+0x1a2>
 800ca60:	6822      	ldr	r2, [r4, #0]
 800ca62:	7813      	ldrb	r3, [r2, #0]
 800ca64:	454b      	cmp	r3, r9
 800ca66:	f040 812c 	bne.w	800ccc2 <__ssvfiscanf_r+0x2de>
 800ca6a:	6863      	ldr	r3, [r4, #4]
 800ca6c:	3b01      	subs	r3, #1
 800ca6e:	6063      	str	r3, [r4, #4]
 800ca70:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800ca72:	3201      	adds	r2, #1
 800ca74:	3301      	adds	r3, #1
 800ca76:	6022      	str	r2, [r4, #0]
 800ca78:	9345      	str	r3, [sp, #276]	@ 0x114
 800ca7a:	e7d8      	b.n	800ca2e <__ssvfiscanf_r+0x4a>
 800ca7c:	9141      	str	r1, [sp, #260]	@ 0x104
 800ca7e:	9143      	str	r1, [sp, #268]	@ 0x10c
 800ca80:	7853      	ldrb	r3, [r2, #1]
 800ca82:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca84:	bf02      	ittt	eq
 800ca86:	2310      	moveq	r3, #16
 800ca88:	1c95      	addeq	r5, r2, #2
 800ca8a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800ca8c:	220a      	movs	r2, #10
 800ca8e:	46a9      	mov	r9, r5
 800ca90:	f819 1b01 	ldrb.w	r1, [r9], #1
 800ca94:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800ca98:	2b09      	cmp	r3, #9
 800ca9a:	d91e      	bls.n	800cada <__ssvfiscanf_r+0xf6>
 800ca9c:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800cc98 <__ssvfiscanf_r+0x2b4>
 800caa0:	2203      	movs	r2, #3
 800caa2:	4650      	mov	r0, sl
 800caa4:	f7f3 fb9c 	bl	80001e0 <memchr>
 800caa8:	b138      	cbz	r0, 800caba <__ssvfiscanf_r+0xd6>
 800caaa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800caac:	eba0 000a 	sub.w	r0, r0, sl
 800cab0:	2301      	movs	r3, #1
 800cab2:	4083      	lsls	r3, r0
 800cab4:	4313      	orrs	r3, r2
 800cab6:	9341      	str	r3, [sp, #260]	@ 0x104
 800cab8:	464d      	mov	r5, r9
 800caba:	f815 3b01 	ldrb.w	r3, [r5], #1
 800cabe:	2b78      	cmp	r3, #120	@ 0x78
 800cac0:	d806      	bhi.n	800cad0 <__ssvfiscanf_r+0xec>
 800cac2:	2b57      	cmp	r3, #87	@ 0x57
 800cac4:	d810      	bhi.n	800cae8 <__ssvfiscanf_r+0x104>
 800cac6:	2b25      	cmp	r3, #37	@ 0x25
 800cac8:	d0c5      	beq.n	800ca56 <__ssvfiscanf_r+0x72>
 800caca:	d857      	bhi.n	800cb7c <__ssvfiscanf_r+0x198>
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d065      	beq.n	800cb9c <__ssvfiscanf_r+0x1b8>
 800cad0:	2303      	movs	r3, #3
 800cad2:	9347      	str	r3, [sp, #284]	@ 0x11c
 800cad4:	230a      	movs	r3, #10
 800cad6:	9342      	str	r3, [sp, #264]	@ 0x108
 800cad8:	e078      	b.n	800cbcc <__ssvfiscanf_r+0x1e8>
 800cada:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800cadc:	fb02 1103 	mla	r1, r2, r3, r1
 800cae0:	3930      	subs	r1, #48	@ 0x30
 800cae2:	9143      	str	r1, [sp, #268]	@ 0x10c
 800cae4:	464d      	mov	r5, r9
 800cae6:	e7d2      	b.n	800ca8e <__ssvfiscanf_r+0xaa>
 800cae8:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800caec:	2a20      	cmp	r2, #32
 800caee:	d8ef      	bhi.n	800cad0 <__ssvfiscanf_r+0xec>
 800caf0:	a101      	add	r1, pc, #4	@ (adr r1, 800caf8 <__ssvfiscanf_r+0x114>)
 800caf2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800caf6:	bf00      	nop
 800caf8:	0800cbab 	.word	0x0800cbab
 800cafc:	0800cad1 	.word	0x0800cad1
 800cb00:	0800cad1 	.word	0x0800cad1
 800cb04:	0800cc05 	.word	0x0800cc05
 800cb08:	0800cad1 	.word	0x0800cad1
 800cb0c:	0800cad1 	.word	0x0800cad1
 800cb10:	0800cad1 	.word	0x0800cad1
 800cb14:	0800cad1 	.word	0x0800cad1
 800cb18:	0800cad1 	.word	0x0800cad1
 800cb1c:	0800cad1 	.word	0x0800cad1
 800cb20:	0800cad1 	.word	0x0800cad1
 800cb24:	0800cc1b 	.word	0x0800cc1b
 800cb28:	0800cc01 	.word	0x0800cc01
 800cb2c:	0800cb83 	.word	0x0800cb83
 800cb30:	0800cb83 	.word	0x0800cb83
 800cb34:	0800cb83 	.word	0x0800cb83
 800cb38:	0800cad1 	.word	0x0800cad1
 800cb3c:	0800cbbd 	.word	0x0800cbbd
 800cb40:	0800cad1 	.word	0x0800cad1
 800cb44:	0800cad1 	.word	0x0800cad1
 800cb48:	0800cad1 	.word	0x0800cad1
 800cb4c:	0800cad1 	.word	0x0800cad1
 800cb50:	0800cc2b 	.word	0x0800cc2b
 800cb54:	0800cbc5 	.word	0x0800cbc5
 800cb58:	0800cba3 	.word	0x0800cba3
 800cb5c:	0800cad1 	.word	0x0800cad1
 800cb60:	0800cad1 	.word	0x0800cad1
 800cb64:	0800cc27 	.word	0x0800cc27
 800cb68:	0800cad1 	.word	0x0800cad1
 800cb6c:	0800cc01 	.word	0x0800cc01
 800cb70:	0800cad1 	.word	0x0800cad1
 800cb74:	0800cad1 	.word	0x0800cad1
 800cb78:	0800cbab 	.word	0x0800cbab
 800cb7c:	3b45      	subs	r3, #69	@ 0x45
 800cb7e:	2b02      	cmp	r3, #2
 800cb80:	d8a6      	bhi.n	800cad0 <__ssvfiscanf_r+0xec>
 800cb82:	2305      	movs	r3, #5
 800cb84:	e021      	b.n	800cbca <__ssvfiscanf_r+0x1e6>
 800cb86:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800cb88:	4621      	mov	r1, r4
 800cb8a:	4630      	mov	r0, r6
 800cb8c:	4798      	blx	r3
 800cb8e:	2800      	cmp	r0, #0
 800cb90:	f43f af66 	beq.w	800ca60 <__ssvfiscanf_r+0x7c>
 800cb94:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800cb96:	2800      	cmp	r0, #0
 800cb98:	f040 808b 	bne.w	800ccb2 <__ssvfiscanf_r+0x2ce>
 800cb9c:	f04f 30ff 	mov.w	r0, #4294967295
 800cba0:	e08b      	b.n	800ccba <__ssvfiscanf_r+0x2d6>
 800cba2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800cba4:	f042 0220 	orr.w	r2, r2, #32
 800cba8:	9241      	str	r2, [sp, #260]	@ 0x104
 800cbaa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800cbac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800cbb0:	9241      	str	r2, [sp, #260]	@ 0x104
 800cbb2:	2210      	movs	r2, #16
 800cbb4:	2b6e      	cmp	r3, #110	@ 0x6e
 800cbb6:	9242      	str	r2, [sp, #264]	@ 0x108
 800cbb8:	d902      	bls.n	800cbc0 <__ssvfiscanf_r+0x1dc>
 800cbba:	e005      	b.n	800cbc8 <__ssvfiscanf_r+0x1e4>
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	9342      	str	r3, [sp, #264]	@ 0x108
 800cbc0:	2303      	movs	r3, #3
 800cbc2:	e002      	b.n	800cbca <__ssvfiscanf_r+0x1e6>
 800cbc4:	2308      	movs	r3, #8
 800cbc6:	9342      	str	r3, [sp, #264]	@ 0x108
 800cbc8:	2304      	movs	r3, #4
 800cbca:	9347      	str	r3, [sp, #284]	@ 0x11c
 800cbcc:	6863      	ldr	r3, [r4, #4]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	dd39      	ble.n	800cc46 <__ssvfiscanf_r+0x262>
 800cbd2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800cbd4:	0659      	lsls	r1, r3, #25
 800cbd6:	d404      	bmi.n	800cbe2 <__ssvfiscanf_r+0x1fe>
 800cbd8:	6823      	ldr	r3, [r4, #0]
 800cbda:	781a      	ldrb	r2, [r3, #0]
 800cbdc:	5cba      	ldrb	r2, [r7, r2]
 800cbde:	0712      	lsls	r2, r2, #28
 800cbe0:	d438      	bmi.n	800cc54 <__ssvfiscanf_r+0x270>
 800cbe2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800cbe4:	2b02      	cmp	r3, #2
 800cbe6:	dc47      	bgt.n	800cc78 <__ssvfiscanf_r+0x294>
 800cbe8:	466b      	mov	r3, sp
 800cbea:	4622      	mov	r2, r4
 800cbec:	a941      	add	r1, sp, #260	@ 0x104
 800cbee:	4630      	mov	r0, r6
 800cbf0:	f000 f86c 	bl	800cccc <_scanf_chars>
 800cbf4:	2801      	cmp	r0, #1
 800cbf6:	d064      	beq.n	800ccc2 <__ssvfiscanf_r+0x2de>
 800cbf8:	2802      	cmp	r0, #2
 800cbfa:	f47f af18 	bne.w	800ca2e <__ssvfiscanf_r+0x4a>
 800cbfe:	e7c9      	b.n	800cb94 <__ssvfiscanf_r+0x1b0>
 800cc00:	220a      	movs	r2, #10
 800cc02:	e7d7      	b.n	800cbb4 <__ssvfiscanf_r+0x1d0>
 800cc04:	4629      	mov	r1, r5
 800cc06:	4640      	mov	r0, r8
 800cc08:	f000 fa5a 	bl	800d0c0 <__sccl>
 800cc0c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800cc0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc12:	9341      	str	r3, [sp, #260]	@ 0x104
 800cc14:	4605      	mov	r5, r0
 800cc16:	2301      	movs	r3, #1
 800cc18:	e7d7      	b.n	800cbca <__ssvfiscanf_r+0x1e6>
 800cc1a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800cc1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc20:	9341      	str	r3, [sp, #260]	@ 0x104
 800cc22:	2300      	movs	r3, #0
 800cc24:	e7d1      	b.n	800cbca <__ssvfiscanf_r+0x1e6>
 800cc26:	2302      	movs	r3, #2
 800cc28:	e7cf      	b.n	800cbca <__ssvfiscanf_r+0x1e6>
 800cc2a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800cc2c:	06c3      	lsls	r3, r0, #27
 800cc2e:	f53f aefe 	bmi.w	800ca2e <__ssvfiscanf_r+0x4a>
 800cc32:	9b00      	ldr	r3, [sp, #0]
 800cc34:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800cc36:	1d19      	adds	r1, r3, #4
 800cc38:	9100      	str	r1, [sp, #0]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	07c0      	lsls	r0, r0, #31
 800cc3e:	bf4c      	ite	mi
 800cc40:	801a      	strhmi	r2, [r3, #0]
 800cc42:	601a      	strpl	r2, [r3, #0]
 800cc44:	e6f3      	b.n	800ca2e <__ssvfiscanf_r+0x4a>
 800cc46:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800cc48:	4621      	mov	r1, r4
 800cc4a:	4630      	mov	r0, r6
 800cc4c:	4798      	blx	r3
 800cc4e:	2800      	cmp	r0, #0
 800cc50:	d0bf      	beq.n	800cbd2 <__ssvfiscanf_r+0x1ee>
 800cc52:	e79f      	b.n	800cb94 <__ssvfiscanf_r+0x1b0>
 800cc54:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800cc56:	3201      	adds	r2, #1
 800cc58:	9245      	str	r2, [sp, #276]	@ 0x114
 800cc5a:	6862      	ldr	r2, [r4, #4]
 800cc5c:	3a01      	subs	r2, #1
 800cc5e:	2a00      	cmp	r2, #0
 800cc60:	6062      	str	r2, [r4, #4]
 800cc62:	dd02      	ble.n	800cc6a <__ssvfiscanf_r+0x286>
 800cc64:	3301      	adds	r3, #1
 800cc66:	6023      	str	r3, [r4, #0]
 800cc68:	e7b6      	b.n	800cbd8 <__ssvfiscanf_r+0x1f4>
 800cc6a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800cc6c:	4621      	mov	r1, r4
 800cc6e:	4630      	mov	r0, r6
 800cc70:	4798      	blx	r3
 800cc72:	2800      	cmp	r0, #0
 800cc74:	d0b0      	beq.n	800cbd8 <__ssvfiscanf_r+0x1f4>
 800cc76:	e78d      	b.n	800cb94 <__ssvfiscanf_r+0x1b0>
 800cc78:	2b04      	cmp	r3, #4
 800cc7a:	dc0f      	bgt.n	800cc9c <__ssvfiscanf_r+0x2b8>
 800cc7c:	466b      	mov	r3, sp
 800cc7e:	4622      	mov	r2, r4
 800cc80:	a941      	add	r1, sp, #260	@ 0x104
 800cc82:	4630      	mov	r0, r6
 800cc84:	f000 f87c 	bl	800cd80 <_scanf_i>
 800cc88:	e7b4      	b.n	800cbf4 <__ssvfiscanf_r+0x210>
 800cc8a:	bf00      	nop
 800cc8c:	0800c935 	.word	0x0800c935
 800cc90:	0800c9ab 	.word	0x0800c9ab
 800cc94:	0800e1cb 	.word	0x0800e1cb
 800cc98:	0800e15e 	.word	0x0800e15e
 800cc9c:	4b0a      	ldr	r3, [pc, #40]	@ (800ccc8 <__ssvfiscanf_r+0x2e4>)
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	f43f aec5 	beq.w	800ca2e <__ssvfiscanf_r+0x4a>
 800cca4:	466b      	mov	r3, sp
 800cca6:	4622      	mov	r2, r4
 800cca8:	a941      	add	r1, sp, #260	@ 0x104
 800ccaa:	4630      	mov	r0, r6
 800ccac:	f3af 8000 	nop.w
 800ccb0:	e7a0      	b.n	800cbf4 <__ssvfiscanf_r+0x210>
 800ccb2:	89a3      	ldrh	r3, [r4, #12]
 800ccb4:	065b      	lsls	r3, r3, #25
 800ccb6:	f53f af71 	bmi.w	800cb9c <__ssvfiscanf_r+0x1b8>
 800ccba:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800ccbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccc2:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800ccc4:	e7f9      	b.n	800ccba <__ssvfiscanf_r+0x2d6>
 800ccc6:	bf00      	nop
 800ccc8:	00000000 	.word	0x00000000

0800cccc <_scanf_chars>:
 800cccc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ccd0:	4615      	mov	r5, r2
 800ccd2:	688a      	ldr	r2, [r1, #8]
 800ccd4:	4680      	mov	r8, r0
 800ccd6:	460c      	mov	r4, r1
 800ccd8:	b932      	cbnz	r2, 800cce8 <_scanf_chars+0x1c>
 800ccda:	698a      	ldr	r2, [r1, #24]
 800ccdc:	2a00      	cmp	r2, #0
 800ccde:	bf14      	ite	ne
 800cce0:	f04f 32ff 	movne.w	r2, #4294967295
 800cce4:	2201      	moveq	r2, #1
 800cce6:	608a      	str	r2, [r1, #8]
 800cce8:	6822      	ldr	r2, [r4, #0]
 800ccea:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800cd7c <_scanf_chars+0xb0>
 800ccee:	06d1      	lsls	r1, r2, #27
 800ccf0:	bf5f      	itttt	pl
 800ccf2:	681a      	ldrpl	r2, [r3, #0]
 800ccf4:	1d11      	addpl	r1, r2, #4
 800ccf6:	6019      	strpl	r1, [r3, #0]
 800ccf8:	6816      	ldrpl	r6, [r2, #0]
 800ccfa:	2700      	movs	r7, #0
 800ccfc:	69a0      	ldr	r0, [r4, #24]
 800ccfe:	b188      	cbz	r0, 800cd24 <_scanf_chars+0x58>
 800cd00:	2801      	cmp	r0, #1
 800cd02:	d107      	bne.n	800cd14 <_scanf_chars+0x48>
 800cd04:	682b      	ldr	r3, [r5, #0]
 800cd06:	781a      	ldrb	r2, [r3, #0]
 800cd08:	6963      	ldr	r3, [r4, #20]
 800cd0a:	5c9b      	ldrb	r3, [r3, r2]
 800cd0c:	b953      	cbnz	r3, 800cd24 <_scanf_chars+0x58>
 800cd0e:	2f00      	cmp	r7, #0
 800cd10:	d031      	beq.n	800cd76 <_scanf_chars+0xaa>
 800cd12:	e022      	b.n	800cd5a <_scanf_chars+0x8e>
 800cd14:	2802      	cmp	r0, #2
 800cd16:	d120      	bne.n	800cd5a <_scanf_chars+0x8e>
 800cd18:	682b      	ldr	r3, [r5, #0]
 800cd1a:	781b      	ldrb	r3, [r3, #0]
 800cd1c:	f819 3003 	ldrb.w	r3, [r9, r3]
 800cd20:	071b      	lsls	r3, r3, #28
 800cd22:	d41a      	bmi.n	800cd5a <_scanf_chars+0x8e>
 800cd24:	6823      	ldr	r3, [r4, #0]
 800cd26:	06da      	lsls	r2, r3, #27
 800cd28:	bf5e      	ittt	pl
 800cd2a:	682b      	ldrpl	r3, [r5, #0]
 800cd2c:	781b      	ldrbpl	r3, [r3, #0]
 800cd2e:	f806 3b01 	strbpl.w	r3, [r6], #1
 800cd32:	682a      	ldr	r2, [r5, #0]
 800cd34:	686b      	ldr	r3, [r5, #4]
 800cd36:	3201      	adds	r2, #1
 800cd38:	602a      	str	r2, [r5, #0]
 800cd3a:	68a2      	ldr	r2, [r4, #8]
 800cd3c:	3b01      	subs	r3, #1
 800cd3e:	3a01      	subs	r2, #1
 800cd40:	606b      	str	r3, [r5, #4]
 800cd42:	3701      	adds	r7, #1
 800cd44:	60a2      	str	r2, [r4, #8]
 800cd46:	b142      	cbz	r2, 800cd5a <_scanf_chars+0x8e>
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	dcd7      	bgt.n	800ccfc <_scanf_chars+0x30>
 800cd4c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800cd50:	4629      	mov	r1, r5
 800cd52:	4640      	mov	r0, r8
 800cd54:	4798      	blx	r3
 800cd56:	2800      	cmp	r0, #0
 800cd58:	d0d0      	beq.n	800ccfc <_scanf_chars+0x30>
 800cd5a:	6823      	ldr	r3, [r4, #0]
 800cd5c:	f013 0310 	ands.w	r3, r3, #16
 800cd60:	d105      	bne.n	800cd6e <_scanf_chars+0xa2>
 800cd62:	68e2      	ldr	r2, [r4, #12]
 800cd64:	3201      	adds	r2, #1
 800cd66:	60e2      	str	r2, [r4, #12]
 800cd68:	69a2      	ldr	r2, [r4, #24]
 800cd6a:	b102      	cbz	r2, 800cd6e <_scanf_chars+0xa2>
 800cd6c:	7033      	strb	r3, [r6, #0]
 800cd6e:	6923      	ldr	r3, [r4, #16]
 800cd70:	443b      	add	r3, r7
 800cd72:	6123      	str	r3, [r4, #16]
 800cd74:	2000      	movs	r0, #0
 800cd76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd7a:	bf00      	nop
 800cd7c:	0800e1cb 	.word	0x0800e1cb

0800cd80 <_scanf_i>:
 800cd80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd84:	4698      	mov	r8, r3
 800cd86:	4b74      	ldr	r3, [pc, #464]	@ (800cf58 <_scanf_i+0x1d8>)
 800cd88:	460c      	mov	r4, r1
 800cd8a:	4682      	mov	sl, r0
 800cd8c:	4616      	mov	r6, r2
 800cd8e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cd92:	b087      	sub	sp, #28
 800cd94:	ab03      	add	r3, sp, #12
 800cd96:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cd9a:	4b70      	ldr	r3, [pc, #448]	@ (800cf5c <_scanf_i+0x1dc>)
 800cd9c:	69a1      	ldr	r1, [r4, #24]
 800cd9e:	4a70      	ldr	r2, [pc, #448]	@ (800cf60 <_scanf_i+0x1e0>)
 800cda0:	2903      	cmp	r1, #3
 800cda2:	bf08      	it	eq
 800cda4:	461a      	moveq	r2, r3
 800cda6:	68a3      	ldr	r3, [r4, #8]
 800cda8:	9201      	str	r2, [sp, #4]
 800cdaa:	1e5a      	subs	r2, r3, #1
 800cdac:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800cdb0:	bf88      	it	hi
 800cdb2:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800cdb6:	4627      	mov	r7, r4
 800cdb8:	bf82      	ittt	hi
 800cdba:	eb03 0905 	addhi.w	r9, r3, r5
 800cdbe:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800cdc2:	60a3      	strhi	r3, [r4, #8]
 800cdc4:	f857 3b1c 	ldr.w	r3, [r7], #28
 800cdc8:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800cdcc:	bf98      	it	ls
 800cdce:	f04f 0900 	movls.w	r9, #0
 800cdd2:	6023      	str	r3, [r4, #0]
 800cdd4:	463d      	mov	r5, r7
 800cdd6:	f04f 0b00 	mov.w	fp, #0
 800cdda:	6831      	ldr	r1, [r6, #0]
 800cddc:	ab03      	add	r3, sp, #12
 800cdde:	7809      	ldrb	r1, [r1, #0]
 800cde0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800cde4:	2202      	movs	r2, #2
 800cde6:	f7f3 f9fb 	bl	80001e0 <memchr>
 800cdea:	b328      	cbz	r0, 800ce38 <_scanf_i+0xb8>
 800cdec:	f1bb 0f01 	cmp.w	fp, #1
 800cdf0:	d159      	bne.n	800cea6 <_scanf_i+0x126>
 800cdf2:	6862      	ldr	r2, [r4, #4]
 800cdf4:	b92a      	cbnz	r2, 800ce02 <_scanf_i+0x82>
 800cdf6:	6822      	ldr	r2, [r4, #0]
 800cdf8:	2108      	movs	r1, #8
 800cdfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800cdfe:	6061      	str	r1, [r4, #4]
 800ce00:	6022      	str	r2, [r4, #0]
 800ce02:	6822      	ldr	r2, [r4, #0]
 800ce04:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800ce08:	6022      	str	r2, [r4, #0]
 800ce0a:	68a2      	ldr	r2, [r4, #8]
 800ce0c:	1e51      	subs	r1, r2, #1
 800ce0e:	60a1      	str	r1, [r4, #8]
 800ce10:	b192      	cbz	r2, 800ce38 <_scanf_i+0xb8>
 800ce12:	6832      	ldr	r2, [r6, #0]
 800ce14:	1c51      	adds	r1, r2, #1
 800ce16:	6031      	str	r1, [r6, #0]
 800ce18:	7812      	ldrb	r2, [r2, #0]
 800ce1a:	f805 2b01 	strb.w	r2, [r5], #1
 800ce1e:	6872      	ldr	r2, [r6, #4]
 800ce20:	3a01      	subs	r2, #1
 800ce22:	2a00      	cmp	r2, #0
 800ce24:	6072      	str	r2, [r6, #4]
 800ce26:	dc07      	bgt.n	800ce38 <_scanf_i+0xb8>
 800ce28:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800ce2c:	4631      	mov	r1, r6
 800ce2e:	4650      	mov	r0, sl
 800ce30:	4790      	blx	r2
 800ce32:	2800      	cmp	r0, #0
 800ce34:	f040 8085 	bne.w	800cf42 <_scanf_i+0x1c2>
 800ce38:	f10b 0b01 	add.w	fp, fp, #1
 800ce3c:	f1bb 0f03 	cmp.w	fp, #3
 800ce40:	d1cb      	bne.n	800cdda <_scanf_i+0x5a>
 800ce42:	6863      	ldr	r3, [r4, #4]
 800ce44:	b90b      	cbnz	r3, 800ce4a <_scanf_i+0xca>
 800ce46:	230a      	movs	r3, #10
 800ce48:	6063      	str	r3, [r4, #4]
 800ce4a:	6863      	ldr	r3, [r4, #4]
 800ce4c:	4945      	ldr	r1, [pc, #276]	@ (800cf64 <_scanf_i+0x1e4>)
 800ce4e:	6960      	ldr	r0, [r4, #20]
 800ce50:	1ac9      	subs	r1, r1, r3
 800ce52:	f000 f935 	bl	800d0c0 <__sccl>
 800ce56:	f04f 0b00 	mov.w	fp, #0
 800ce5a:	68a3      	ldr	r3, [r4, #8]
 800ce5c:	6822      	ldr	r2, [r4, #0]
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d03d      	beq.n	800cede <_scanf_i+0x15e>
 800ce62:	6831      	ldr	r1, [r6, #0]
 800ce64:	6960      	ldr	r0, [r4, #20]
 800ce66:	f891 c000 	ldrb.w	ip, [r1]
 800ce6a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800ce6e:	2800      	cmp	r0, #0
 800ce70:	d035      	beq.n	800cede <_scanf_i+0x15e>
 800ce72:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800ce76:	d124      	bne.n	800cec2 <_scanf_i+0x142>
 800ce78:	0510      	lsls	r0, r2, #20
 800ce7a:	d522      	bpl.n	800cec2 <_scanf_i+0x142>
 800ce7c:	f10b 0b01 	add.w	fp, fp, #1
 800ce80:	f1b9 0f00 	cmp.w	r9, #0
 800ce84:	d003      	beq.n	800ce8e <_scanf_i+0x10e>
 800ce86:	3301      	adds	r3, #1
 800ce88:	f109 39ff 	add.w	r9, r9, #4294967295
 800ce8c:	60a3      	str	r3, [r4, #8]
 800ce8e:	6873      	ldr	r3, [r6, #4]
 800ce90:	3b01      	subs	r3, #1
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	6073      	str	r3, [r6, #4]
 800ce96:	dd1b      	ble.n	800ced0 <_scanf_i+0x150>
 800ce98:	6833      	ldr	r3, [r6, #0]
 800ce9a:	3301      	adds	r3, #1
 800ce9c:	6033      	str	r3, [r6, #0]
 800ce9e:	68a3      	ldr	r3, [r4, #8]
 800cea0:	3b01      	subs	r3, #1
 800cea2:	60a3      	str	r3, [r4, #8]
 800cea4:	e7d9      	b.n	800ce5a <_scanf_i+0xda>
 800cea6:	f1bb 0f02 	cmp.w	fp, #2
 800ceaa:	d1ae      	bne.n	800ce0a <_scanf_i+0x8a>
 800ceac:	6822      	ldr	r2, [r4, #0]
 800ceae:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800ceb2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800ceb6:	d1bf      	bne.n	800ce38 <_scanf_i+0xb8>
 800ceb8:	2110      	movs	r1, #16
 800ceba:	6061      	str	r1, [r4, #4]
 800cebc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cec0:	e7a2      	b.n	800ce08 <_scanf_i+0x88>
 800cec2:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800cec6:	6022      	str	r2, [r4, #0]
 800cec8:	780b      	ldrb	r3, [r1, #0]
 800ceca:	f805 3b01 	strb.w	r3, [r5], #1
 800cece:	e7de      	b.n	800ce8e <_scanf_i+0x10e>
 800ced0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ced4:	4631      	mov	r1, r6
 800ced6:	4650      	mov	r0, sl
 800ced8:	4798      	blx	r3
 800ceda:	2800      	cmp	r0, #0
 800cedc:	d0df      	beq.n	800ce9e <_scanf_i+0x11e>
 800cede:	6823      	ldr	r3, [r4, #0]
 800cee0:	05d9      	lsls	r1, r3, #23
 800cee2:	d50d      	bpl.n	800cf00 <_scanf_i+0x180>
 800cee4:	42bd      	cmp	r5, r7
 800cee6:	d909      	bls.n	800cefc <_scanf_i+0x17c>
 800cee8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ceec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cef0:	4632      	mov	r2, r6
 800cef2:	4650      	mov	r0, sl
 800cef4:	4798      	blx	r3
 800cef6:	f105 39ff 	add.w	r9, r5, #4294967295
 800cefa:	464d      	mov	r5, r9
 800cefc:	42bd      	cmp	r5, r7
 800cefe:	d028      	beq.n	800cf52 <_scanf_i+0x1d2>
 800cf00:	6822      	ldr	r2, [r4, #0]
 800cf02:	f012 0210 	ands.w	r2, r2, #16
 800cf06:	d113      	bne.n	800cf30 <_scanf_i+0x1b0>
 800cf08:	702a      	strb	r2, [r5, #0]
 800cf0a:	6863      	ldr	r3, [r4, #4]
 800cf0c:	9e01      	ldr	r6, [sp, #4]
 800cf0e:	4639      	mov	r1, r7
 800cf10:	4650      	mov	r0, sl
 800cf12:	47b0      	blx	r6
 800cf14:	f8d8 3000 	ldr.w	r3, [r8]
 800cf18:	6821      	ldr	r1, [r4, #0]
 800cf1a:	1d1a      	adds	r2, r3, #4
 800cf1c:	f8c8 2000 	str.w	r2, [r8]
 800cf20:	f011 0f20 	tst.w	r1, #32
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	d00f      	beq.n	800cf48 <_scanf_i+0x1c8>
 800cf28:	6018      	str	r0, [r3, #0]
 800cf2a:	68e3      	ldr	r3, [r4, #12]
 800cf2c:	3301      	adds	r3, #1
 800cf2e:	60e3      	str	r3, [r4, #12]
 800cf30:	6923      	ldr	r3, [r4, #16]
 800cf32:	1bed      	subs	r5, r5, r7
 800cf34:	445d      	add	r5, fp
 800cf36:	442b      	add	r3, r5
 800cf38:	6123      	str	r3, [r4, #16]
 800cf3a:	2000      	movs	r0, #0
 800cf3c:	b007      	add	sp, #28
 800cf3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf42:	f04f 0b00 	mov.w	fp, #0
 800cf46:	e7ca      	b.n	800cede <_scanf_i+0x15e>
 800cf48:	07ca      	lsls	r2, r1, #31
 800cf4a:	bf4c      	ite	mi
 800cf4c:	8018      	strhmi	r0, [r3, #0]
 800cf4e:	6018      	strpl	r0, [r3, #0]
 800cf50:	e7eb      	b.n	800cf2a <_scanf_i+0x1aa>
 800cf52:	2001      	movs	r0, #1
 800cf54:	e7f2      	b.n	800cf3c <_scanf_i+0x1bc>
 800cf56:	bf00      	nop
 800cf58:	0800dddc 	.word	0x0800dddc
 800cf5c:	0800d3d5 	.word	0x0800d3d5
 800cf60:	0800d4b5 	.word	0x0800d4b5
 800cf64:	0800e179 	.word	0x0800e179

0800cf68 <__sflush_r>:
 800cf68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cf6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf70:	0716      	lsls	r6, r2, #28
 800cf72:	4605      	mov	r5, r0
 800cf74:	460c      	mov	r4, r1
 800cf76:	d454      	bmi.n	800d022 <__sflush_r+0xba>
 800cf78:	684b      	ldr	r3, [r1, #4]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	dc02      	bgt.n	800cf84 <__sflush_r+0x1c>
 800cf7e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	dd48      	ble.n	800d016 <__sflush_r+0xae>
 800cf84:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cf86:	2e00      	cmp	r6, #0
 800cf88:	d045      	beq.n	800d016 <__sflush_r+0xae>
 800cf8a:	2300      	movs	r3, #0
 800cf8c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cf90:	682f      	ldr	r7, [r5, #0]
 800cf92:	6a21      	ldr	r1, [r4, #32]
 800cf94:	602b      	str	r3, [r5, #0]
 800cf96:	d030      	beq.n	800cffa <__sflush_r+0x92>
 800cf98:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cf9a:	89a3      	ldrh	r3, [r4, #12]
 800cf9c:	0759      	lsls	r1, r3, #29
 800cf9e:	d505      	bpl.n	800cfac <__sflush_r+0x44>
 800cfa0:	6863      	ldr	r3, [r4, #4]
 800cfa2:	1ad2      	subs	r2, r2, r3
 800cfa4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cfa6:	b10b      	cbz	r3, 800cfac <__sflush_r+0x44>
 800cfa8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cfaa:	1ad2      	subs	r2, r2, r3
 800cfac:	2300      	movs	r3, #0
 800cfae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cfb0:	6a21      	ldr	r1, [r4, #32]
 800cfb2:	4628      	mov	r0, r5
 800cfb4:	47b0      	blx	r6
 800cfb6:	1c43      	adds	r3, r0, #1
 800cfb8:	89a3      	ldrh	r3, [r4, #12]
 800cfba:	d106      	bne.n	800cfca <__sflush_r+0x62>
 800cfbc:	6829      	ldr	r1, [r5, #0]
 800cfbe:	291d      	cmp	r1, #29
 800cfc0:	d82b      	bhi.n	800d01a <__sflush_r+0xb2>
 800cfc2:	4a2a      	ldr	r2, [pc, #168]	@ (800d06c <__sflush_r+0x104>)
 800cfc4:	410a      	asrs	r2, r1
 800cfc6:	07d6      	lsls	r6, r2, #31
 800cfc8:	d427      	bmi.n	800d01a <__sflush_r+0xb2>
 800cfca:	2200      	movs	r2, #0
 800cfcc:	6062      	str	r2, [r4, #4]
 800cfce:	04d9      	lsls	r1, r3, #19
 800cfd0:	6922      	ldr	r2, [r4, #16]
 800cfd2:	6022      	str	r2, [r4, #0]
 800cfd4:	d504      	bpl.n	800cfe0 <__sflush_r+0x78>
 800cfd6:	1c42      	adds	r2, r0, #1
 800cfd8:	d101      	bne.n	800cfde <__sflush_r+0x76>
 800cfda:	682b      	ldr	r3, [r5, #0]
 800cfdc:	b903      	cbnz	r3, 800cfe0 <__sflush_r+0x78>
 800cfde:	6560      	str	r0, [r4, #84]	@ 0x54
 800cfe0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cfe2:	602f      	str	r7, [r5, #0]
 800cfe4:	b1b9      	cbz	r1, 800d016 <__sflush_r+0xae>
 800cfe6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cfea:	4299      	cmp	r1, r3
 800cfec:	d002      	beq.n	800cff4 <__sflush_r+0x8c>
 800cfee:	4628      	mov	r0, r5
 800cff0:	f7fe fec6 	bl	800bd80 <_free_r>
 800cff4:	2300      	movs	r3, #0
 800cff6:	6363      	str	r3, [r4, #52]	@ 0x34
 800cff8:	e00d      	b.n	800d016 <__sflush_r+0xae>
 800cffa:	2301      	movs	r3, #1
 800cffc:	4628      	mov	r0, r5
 800cffe:	47b0      	blx	r6
 800d000:	4602      	mov	r2, r0
 800d002:	1c50      	adds	r0, r2, #1
 800d004:	d1c9      	bne.n	800cf9a <__sflush_r+0x32>
 800d006:	682b      	ldr	r3, [r5, #0]
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d0c6      	beq.n	800cf9a <__sflush_r+0x32>
 800d00c:	2b1d      	cmp	r3, #29
 800d00e:	d001      	beq.n	800d014 <__sflush_r+0xac>
 800d010:	2b16      	cmp	r3, #22
 800d012:	d11e      	bne.n	800d052 <__sflush_r+0xea>
 800d014:	602f      	str	r7, [r5, #0]
 800d016:	2000      	movs	r0, #0
 800d018:	e022      	b.n	800d060 <__sflush_r+0xf8>
 800d01a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d01e:	b21b      	sxth	r3, r3
 800d020:	e01b      	b.n	800d05a <__sflush_r+0xf2>
 800d022:	690f      	ldr	r7, [r1, #16]
 800d024:	2f00      	cmp	r7, #0
 800d026:	d0f6      	beq.n	800d016 <__sflush_r+0xae>
 800d028:	0793      	lsls	r3, r2, #30
 800d02a:	680e      	ldr	r6, [r1, #0]
 800d02c:	bf08      	it	eq
 800d02e:	694b      	ldreq	r3, [r1, #20]
 800d030:	600f      	str	r7, [r1, #0]
 800d032:	bf18      	it	ne
 800d034:	2300      	movne	r3, #0
 800d036:	eba6 0807 	sub.w	r8, r6, r7
 800d03a:	608b      	str	r3, [r1, #8]
 800d03c:	f1b8 0f00 	cmp.w	r8, #0
 800d040:	dde9      	ble.n	800d016 <__sflush_r+0xae>
 800d042:	6a21      	ldr	r1, [r4, #32]
 800d044:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d046:	4643      	mov	r3, r8
 800d048:	463a      	mov	r2, r7
 800d04a:	4628      	mov	r0, r5
 800d04c:	47b0      	blx	r6
 800d04e:	2800      	cmp	r0, #0
 800d050:	dc08      	bgt.n	800d064 <__sflush_r+0xfc>
 800d052:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d056:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d05a:	81a3      	strh	r3, [r4, #12]
 800d05c:	f04f 30ff 	mov.w	r0, #4294967295
 800d060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d064:	4407      	add	r7, r0
 800d066:	eba8 0800 	sub.w	r8, r8, r0
 800d06a:	e7e7      	b.n	800d03c <__sflush_r+0xd4>
 800d06c:	dfbffffe 	.word	0xdfbffffe

0800d070 <_fflush_r>:
 800d070:	b538      	push	{r3, r4, r5, lr}
 800d072:	690b      	ldr	r3, [r1, #16]
 800d074:	4605      	mov	r5, r0
 800d076:	460c      	mov	r4, r1
 800d078:	b913      	cbnz	r3, 800d080 <_fflush_r+0x10>
 800d07a:	2500      	movs	r5, #0
 800d07c:	4628      	mov	r0, r5
 800d07e:	bd38      	pop	{r3, r4, r5, pc}
 800d080:	b118      	cbz	r0, 800d08a <_fflush_r+0x1a>
 800d082:	6a03      	ldr	r3, [r0, #32]
 800d084:	b90b      	cbnz	r3, 800d08a <_fflush_r+0x1a>
 800d086:	f7fd fe4b 	bl	800ad20 <__sinit>
 800d08a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d0f3      	beq.n	800d07a <_fflush_r+0xa>
 800d092:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d094:	07d0      	lsls	r0, r2, #31
 800d096:	d404      	bmi.n	800d0a2 <_fflush_r+0x32>
 800d098:	0599      	lsls	r1, r3, #22
 800d09a:	d402      	bmi.n	800d0a2 <_fflush_r+0x32>
 800d09c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d09e:	f7fe f810 	bl	800b0c2 <__retarget_lock_acquire_recursive>
 800d0a2:	4628      	mov	r0, r5
 800d0a4:	4621      	mov	r1, r4
 800d0a6:	f7ff ff5f 	bl	800cf68 <__sflush_r>
 800d0aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d0ac:	07da      	lsls	r2, r3, #31
 800d0ae:	4605      	mov	r5, r0
 800d0b0:	d4e4      	bmi.n	800d07c <_fflush_r+0xc>
 800d0b2:	89a3      	ldrh	r3, [r4, #12]
 800d0b4:	059b      	lsls	r3, r3, #22
 800d0b6:	d4e1      	bmi.n	800d07c <_fflush_r+0xc>
 800d0b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d0ba:	f7fe f803 	bl	800b0c4 <__retarget_lock_release_recursive>
 800d0be:	e7dd      	b.n	800d07c <_fflush_r+0xc>

0800d0c0 <__sccl>:
 800d0c0:	b570      	push	{r4, r5, r6, lr}
 800d0c2:	780b      	ldrb	r3, [r1, #0]
 800d0c4:	4604      	mov	r4, r0
 800d0c6:	2b5e      	cmp	r3, #94	@ 0x5e
 800d0c8:	bf0b      	itete	eq
 800d0ca:	784b      	ldrbeq	r3, [r1, #1]
 800d0cc:	1c4a      	addne	r2, r1, #1
 800d0ce:	1c8a      	addeq	r2, r1, #2
 800d0d0:	2100      	movne	r1, #0
 800d0d2:	bf08      	it	eq
 800d0d4:	2101      	moveq	r1, #1
 800d0d6:	3801      	subs	r0, #1
 800d0d8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800d0dc:	f800 1f01 	strb.w	r1, [r0, #1]!
 800d0e0:	42a8      	cmp	r0, r5
 800d0e2:	d1fb      	bne.n	800d0dc <__sccl+0x1c>
 800d0e4:	b90b      	cbnz	r3, 800d0ea <__sccl+0x2a>
 800d0e6:	1e50      	subs	r0, r2, #1
 800d0e8:	bd70      	pop	{r4, r5, r6, pc}
 800d0ea:	f081 0101 	eor.w	r1, r1, #1
 800d0ee:	54e1      	strb	r1, [r4, r3]
 800d0f0:	4610      	mov	r0, r2
 800d0f2:	4602      	mov	r2, r0
 800d0f4:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d0f8:	2d2d      	cmp	r5, #45	@ 0x2d
 800d0fa:	d005      	beq.n	800d108 <__sccl+0x48>
 800d0fc:	2d5d      	cmp	r5, #93	@ 0x5d
 800d0fe:	d016      	beq.n	800d12e <__sccl+0x6e>
 800d100:	2d00      	cmp	r5, #0
 800d102:	d0f1      	beq.n	800d0e8 <__sccl+0x28>
 800d104:	462b      	mov	r3, r5
 800d106:	e7f2      	b.n	800d0ee <__sccl+0x2e>
 800d108:	7846      	ldrb	r6, [r0, #1]
 800d10a:	2e5d      	cmp	r6, #93	@ 0x5d
 800d10c:	d0fa      	beq.n	800d104 <__sccl+0x44>
 800d10e:	42b3      	cmp	r3, r6
 800d110:	dcf8      	bgt.n	800d104 <__sccl+0x44>
 800d112:	3002      	adds	r0, #2
 800d114:	461a      	mov	r2, r3
 800d116:	3201      	adds	r2, #1
 800d118:	4296      	cmp	r6, r2
 800d11a:	54a1      	strb	r1, [r4, r2]
 800d11c:	dcfb      	bgt.n	800d116 <__sccl+0x56>
 800d11e:	1af2      	subs	r2, r6, r3
 800d120:	3a01      	subs	r2, #1
 800d122:	1c5d      	adds	r5, r3, #1
 800d124:	42b3      	cmp	r3, r6
 800d126:	bfa8      	it	ge
 800d128:	2200      	movge	r2, #0
 800d12a:	18ab      	adds	r3, r5, r2
 800d12c:	e7e1      	b.n	800d0f2 <__sccl+0x32>
 800d12e:	4610      	mov	r0, r2
 800d130:	e7da      	b.n	800d0e8 <__sccl+0x28>

0800d132 <__submore>:
 800d132:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d136:	460c      	mov	r4, r1
 800d138:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800d13a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d13e:	4299      	cmp	r1, r3
 800d140:	d11d      	bne.n	800d17e <__submore+0x4c>
 800d142:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800d146:	f7fe fe8f 	bl	800be68 <_malloc_r>
 800d14a:	b918      	cbnz	r0, 800d154 <__submore+0x22>
 800d14c:	f04f 30ff 	mov.w	r0, #4294967295
 800d150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d154:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d158:	63a3      	str	r3, [r4, #56]	@ 0x38
 800d15a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800d15e:	6360      	str	r0, [r4, #52]	@ 0x34
 800d160:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800d164:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800d168:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800d16c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800d170:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800d174:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800d178:	6020      	str	r0, [r4, #0]
 800d17a:	2000      	movs	r0, #0
 800d17c:	e7e8      	b.n	800d150 <__submore+0x1e>
 800d17e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800d180:	0077      	lsls	r7, r6, #1
 800d182:	463a      	mov	r2, r7
 800d184:	f000 f87e 	bl	800d284 <_realloc_r>
 800d188:	4605      	mov	r5, r0
 800d18a:	2800      	cmp	r0, #0
 800d18c:	d0de      	beq.n	800d14c <__submore+0x1a>
 800d18e:	eb00 0806 	add.w	r8, r0, r6
 800d192:	4601      	mov	r1, r0
 800d194:	4632      	mov	r2, r6
 800d196:	4640      	mov	r0, r8
 800d198:	f7fd ff95 	bl	800b0c6 <memcpy>
 800d19c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800d1a0:	f8c4 8000 	str.w	r8, [r4]
 800d1a4:	e7e9      	b.n	800d17a <__submore+0x48>

0800d1a6 <memmove>:
 800d1a6:	4288      	cmp	r0, r1
 800d1a8:	b510      	push	{r4, lr}
 800d1aa:	eb01 0402 	add.w	r4, r1, r2
 800d1ae:	d902      	bls.n	800d1b6 <memmove+0x10>
 800d1b0:	4284      	cmp	r4, r0
 800d1b2:	4623      	mov	r3, r4
 800d1b4:	d807      	bhi.n	800d1c6 <memmove+0x20>
 800d1b6:	1e43      	subs	r3, r0, #1
 800d1b8:	42a1      	cmp	r1, r4
 800d1ba:	d008      	beq.n	800d1ce <memmove+0x28>
 800d1bc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d1c0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d1c4:	e7f8      	b.n	800d1b8 <memmove+0x12>
 800d1c6:	4402      	add	r2, r0
 800d1c8:	4601      	mov	r1, r0
 800d1ca:	428a      	cmp	r2, r1
 800d1cc:	d100      	bne.n	800d1d0 <memmove+0x2a>
 800d1ce:	bd10      	pop	{r4, pc}
 800d1d0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d1d4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d1d8:	e7f7      	b.n	800d1ca <memmove+0x24>
	...

0800d1dc <_sbrk_r>:
 800d1dc:	b538      	push	{r3, r4, r5, lr}
 800d1de:	4d06      	ldr	r5, [pc, #24]	@ (800d1f8 <_sbrk_r+0x1c>)
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	4604      	mov	r4, r0
 800d1e4:	4608      	mov	r0, r1
 800d1e6:	602b      	str	r3, [r5, #0]
 800d1e8:	f7f5 fce6 	bl	8002bb8 <_sbrk>
 800d1ec:	1c43      	adds	r3, r0, #1
 800d1ee:	d102      	bne.n	800d1f6 <_sbrk_r+0x1a>
 800d1f0:	682b      	ldr	r3, [r5, #0]
 800d1f2:	b103      	cbz	r3, 800d1f6 <_sbrk_r+0x1a>
 800d1f4:	6023      	str	r3, [r4, #0]
 800d1f6:	bd38      	pop	{r3, r4, r5, pc}
 800d1f8:	2000504c 	.word	0x2000504c

0800d1fc <__assert_func>:
 800d1fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d1fe:	4614      	mov	r4, r2
 800d200:	461a      	mov	r2, r3
 800d202:	4b09      	ldr	r3, [pc, #36]	@ (800d228 <__assert_func+0x2c>)
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	4605      	mov	r5, r0
 800d208:	68d8      	ldr	r0, [r3, #12]
 800d20a:	b954      	cbnz	r4, 800d222 <__assert_func+0x26>
 800d20c:	4b07      	ldr	r3, [pc, #28]	@ (800d22c <__assert_func+0x30>)
 800d20e:	461c      	mov	r4, r3
 800d210:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d214:	9100      	str	r1, [sp, #0]
 800d216:	462b      	mov	r3, r5
 800d218:	4905      	ldr	r1, [pc, #20]	@ (800d230 <__assert_func+0x34>)
 800d21a:	f000 f95b 	bl	800d4d4 <fiprintf>
 800d21e:	f000 f96b 	bl	800d4f8 <abort>
 800d222:	4b04      	ldr	r3, [pc, #16]	@ (800d234 <__assert_func+0x38>)
 800d224:	e7f4      	b.n	800d210 <__assert_func+0x14>
 800d226:	bf00      	nop
 800d228:	20000044 	.word	0x20000044
 800d22c:	0800e1c9 	.word	0x0800e1c9
 800d230:	0800e19b 	.word	0x0800e19b
 800d234:	0800e18e 	.word	0x0800e18e

0800d238 <_calloc_r>:
 800d238:	b570      	push	{r4, r5, r6, lr}
 800d23a:	fba1 5402 	umull	r5, r4, r1, r2
 800d23e:	b93c      	cbnz	r4, 800d250 <_calloc_r+0x18>
 800d240:	4629      	mov	r1, r5
 800d242:	f7fe fe11 	bl	800be68 <_malloc_r>
 800d246:	4606      	mov	r6, r0
 800d248:	b928      	cbnz	r0, 800d256 <_calloc_r+0x1e>
 800d24a:	2600      	movs	r6, #0
 800d24c:	4630      	mov	r0, r6
 800d24e:	bd70      	pop	{r4, r5, r6, pc}
 800d250:	220c      	movs	r2, #12
 800d252:	6002      	str	r2, [r0, #0]
 800d254:	e7f9      	b.n	800d24a <_calloc_r+0x12>
 800d256:	462a      	mov	r2, r5
 800d258:	4621      	mov	r1, r4
 800d25a:	f7fd fe5f 	bl	800af1c <memset>
 800d25e:	e7f5      	b.n	800d24c <_calloc_r+0x14>

0800d260 <__ascii_mbtowc>:
 800d260:	b082      	sub	sp, #8
 800d262:	b901      	cbnz	r1, 800d266 <__ascii_mbtowc+0x6>
 800d264:	a901      	add	r1, sp, #4
 800d266:	b142      	cbz	r2, 800d27a <__ascii_mbtowc+0x1a>
 800d268:	b14b      	cbz	r3, 800d27e <__ascii_mbtowc+0x1e>
 800d26a:	7813      	ldrb	r3, [r2, #0]
 800d26c:	600b      	str	r3, [r1, #0]
 800d26e:	7812      	ldrb	r2, [r2, #0]
 800d270:	1e10      	subs	r0, r2, #0
 800d272:	bf18      	it	ne
 800d274:	2001      	movne	r0, #1
 800d276:	b002      	add	sp, #8
 800d278:	4770      	bx	lr
 800d27a:	4610      	mov	r0, r2
 800d27c:	e7fb      	b.n	800d276 <__ascii_mbtowc+0x16>
 800d27e:	f06f 0001 	mvn.w	r0, #1
 800d282:	e7f8      	b.n	800d276 <__ascii_mbtowc+0x16>

0800d284 <_realloc_r>:
 800d284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d288:	4680      	mov	r8, r0
 800d28a:	4615      	mov	r5, r2
 800d28c:	460c      	mov	r4, r1
 800d28e:	b921      	cbnz	r1, 800d29a <_realloc_r+0x16>
 800d290:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d294:	4611      	mov	r1, r2
 800d296:	f7fe bde7 	b.w	800be68 <_malloc_r>
 800d29a:	b92a      	cbnz	r2, 800d2a8 <_realloc_r+0x24>
 800d29c:	f7fe fd70 	bl	800bd80 <_free_r>
 800d2a0:	2400      	movs	r4, #0
 800d2a2:	4620      	mov	r0, r4
 800d2a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2a8:	f000 f92d 	bl	800d506 <_malloc_usable_size_r>
 800d2ac:	4285      	cmp	r5, r0
 800d2ae:	4606      	mov	r6, r0
 800d2b0:	d802      	bhi.n	800d2b8 <_realloc_r+0x34>
 800d2b2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d2b6:	d8f4      	bhi.n	800d2a2 <_realloc_r+0x1e>
 800d2b8:	4629      	mov	r1, r5
 800d2ba:	4640      	mov	r0, r8
 800d2bc:	f7fe fdd4 	bl	800be68 <_malloc_r>
 800d2c0:	4607      	mov	r7, r0
 800d2c2:	2800      	cmp	r0, #0
 800d2c4:	d0ec      	beq.n	800d2a0 <_realloc_r+0x1c>
 800d2c6:	42b5      	cmp	r5, r6
 800d2c8:	462a      	mov	r2, r5
 800d2ca:	4621      	mov	r1, r4
 800d2cc:	bf28      	it	cs
 800d2ce:	4632      	movcs	r2, r6
 800d2d0:	f7fd fef9 	bl	800b0c6 <memcpy>
 800d2d4:	4621      	mov	r1, r4
 800d2d6:	4640      	mov	r0, r8
 800d2d8:	f7fe fd52 	bl	800bd80 <_free_r>
 800d2dc:	463c      	mov	r4, r7
 800d2de:	e7e0      	b.n	800d2a2 <_realloc_r+0x1e>

0800d2e0 <_strtol_l.constprop.0>:
 800d2e0:	2b24      	cmp	r3, #36	@ 0x24
 800d2e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2e6:	4686      	mov	lr, r0
 800d2e8:	4690      	mov	r8, r2
 800d2ea:	d801      	bhi.n	800d2f0 <_strtol_l.constprop.0+0x10>
 800d2ec:	2b01      	cmp	r3, #1
 800d2ee:	d106      	bne.n	800d2fe <_strtol_l.constprop.0+0x1e>
 800d2f0:	f7fd febc 	bl	800b06c <__errno>
 800d2f4:	2316      	movs	r3, #22
 800d2f6:	6003      	str	r3, [r0, #0]
 800d2f8:	2000      	movs	r0, #0
 800d2fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2fe:	4834      	ldr	r0, [pc, #208]	@ (800d3d0 <_strtol_l.constprop.0+0xf0>)
 800d300:	460d      	mov	r5, r1
 800d302:	462a      	mov	r2, r5
 800d304:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d308:	5d06      	ldrb	r6, [r0, r4]
 800d30a:	f016 0608 	ands.w	r6, r6, #8
 800d30e:	d1f8      	bne.n	800d302 <_strtol_l.constprop.0+0x22>
 800d310:	2c2d      	cmp	r4, #45	@ 0x2d
 800d312:	d12d      	bne.n	800d370 <_strtol_l.constprop.0+0x90>
 800d314:	782c      	ldrb	r4, [r5, #0]
 800d316:	2601      	movs	r6, #1
 800d318:	1c95      	adds	r5, r2, #2
 800d31a:	f033 0210 	bics.w	r2, r3, #16
 800d31e:	d109      	bne.n	800d334 <_strtol_l.constprop.0+0x54>
 800d320:	2c30      	cmp	r4, #48	@ 0x30
 800d322:	d12a      	bne.n	800d37a <_strtol_l.constprop.0+0x9a>
 800d324:	782a      	ldrb	r2, [r5, #0]
 800d326:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d32a:	2a58      	cmp	r2, #88	@ 0x58
 800d32c:	d125      	bne.n	800d37a <_strtol_l.constprop.0+0x9a>
 800d32e:	786c      	ldrb	r4, [r5, #1]
 800d330:	2310      	movs	r3, #16
 800d332:	3502      	adds	r5, #2
 800d334:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d338:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d33c:	2200      	movs	r2, #0
 800d33e:	fbbc f9f3 	udiv	r9, ip, r3
 800d342:	4610      	mov	r0, r2
 800d344:	fb03 ca19 	mls	sl, r3, r9, ip
 800d348:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d34c:	2f09      	cmp	r7, #9
 800d34e:	d81b      	bhi.n	800d388 <_strtol_l.constprop.0+0xa8>
 800d350:	463c      	mov	r4, r7
 800d352:	42a3      	cmp	r3, r4
 800d354:	dd27      	ble.n	800d3a6 <_strtol_l.constprop.0+0xc6>
 800d356:	1c57      	adds	r7, r2, #1
 800d358:	d007      	beq.n	800d36a <_strtol_l.constprop.0+0x8a>
 800d35a:	4581      	cmp	r9, r0
 800d35c:	d320      	bcc.n	800d3a0 <_strtol_l.constprop.0+0xc0>
 800d35e:	d101      	bne.n	800d364 <_strtol_l.constprop.0+0x84>
 800d360:	45a2      	cmp	sl, r4
 800d362:	db1d      	blt.n	800d3a0 <_strtol_l.constprop.0+0xc0>
 800d364:	fb00 4003 	mla	r0, r0, r3, r4
 800d368:	2201      	movs	r2, #1
 800d36a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d36e:	e7eb      	b.n	800d348 <_strtol_l.constprop.0+0x68>
 800d370:	2c2b      	cmp	r4, #43	@ 0x2b
 800d372:	bf04      	itt	eq
 800d374:	782c      	ldrbeq	r4, [r5, #0]
 800d376:	1c95      	addeq	r5, r2, #2
 800d378:	e7cf      	b.n	800d31a <_strtol_l.constprop.0+0x3a>
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d1da      	bne.n	800d334 <_strtol_l.constprop.0+0x54>
 800d37e:	2c30      	cmp	r4, #48	@ 0x30
 800d380:	bf0c      	ite	eq
 800d382:	2308      	moveq	r3, #8
 800d384:	230a      	movne	r3, #10
 800d386:	e7d5      	b.n	800d334 <_strtol_l.constprop.0+0x54>
 800d388:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d38c:	2f19      	cmp	r7, #25
 800d38e:	d801      	bhi.n	800d394 <_strtol_l.constprop.0+0xb4>
 800d390:	3c37      	subs	r4, #55	@ 0x37
 800d392:	e7de      	b.n	800d352 <_strtol_l.constprop.0+0x72>
 800d394:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d398:	2f19      	cmp	r7, #25
 800d39a:	d804      	bhi.n	800d3a6 <_strtol_l.constprop.0+0xc6>
 800d39c:	3c57      	subs	r4, #87	@ 0x57
 800d39e:	e7d8      	b.n	800d352 <_strtol_l.constprop.0+0x72>
 800d3a0:	f04f 32ff 	mov.w	r2, #4294967295
 800d3a4:	e7e1      	b.n	800d36a <_strtol_l.constprop.0+0x8a>
 800d3a6:	1c53      	adds	r3, r2, #1
 800d3a8:	d108      	bne.n	800d3bc <_strtol_l.constprop.0+0xdc>
 800d3aa:	2322      	movs	r3, #34	@ 0x22
 800d3ac:	f8ce 3000 	str.w	r3, [lr]
 800d3b0:	4660      	mov	r0, ip
 800d3b2:	f1b8 0f00 	cmp.w	r8, #0
 800d3b6:	d0a0      	beq.n	800d2fa <_strtol_l.constprop.0+0x1a>
 800d3b8:	1e69      	subs	r1, r5, #1
 800d3ba:	e006      	b.n	800d3ca <_strtol_l.constprop.0+0xea>
 800d3bc:	b106      	cbz	r6, 800d3c0 <_strtol_l.constprop.0+0xe0>
 800d3be:	4240      	negs	r0, r0
 800d3c0:	f1b8 0f00 	cmp.w	r8, #0
 800d3c4:	d099      	beq.n	800d2fa <_strtol_l.constprop.0+0x1a>
 800d3c6:	2a00      	cmp	r2, #0
 800d3c8:	d1f6      	bne.n	800d3b8 <_strtol_l.constprop.0+0xd8>
 800d3ca:	f8c8 1000 	str.w	r1, [r8]
 800d3ce:	e794      	b.n	800d2fa <_strtol_l.constprop.0+0x1a>
 800d3d0:	0800e1cb 	.word	0x0800e1cb

0800d3d4 <_strtol_r>:
 800d3d4:	f7ff bf84 	b.w	800d2e0 <_strtol_l.constprop.0>

0800d3d8 <_strtoul_l.constprop.0>:
 800d3d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d3dc:	4e34      	ldr	r6, [pc, #208]	@ (800d4b0 <_strtoul_l.constprop.0+0xd8>)
 800d3de:	4686      	mov	lr, r0
 800d3e0:	460d      	mov	r5, r1
 800d3e2:	4628      	mov	r0, r5
 800d3e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d3e8:	5d37      	ldrb	r7, [r6, r4]
 800d3ea:	f017 0708 	ands.w	r7, r7, #8
 800d3ee:	d1f8      	bne.n	800d3e2 <_strtoul_l.constprop.0+0xa>
 800d3f0:	2c2d      	cmp	r4, #45	@ 0x2d
 800d3f2:	d12f      	bne.n	800d454 <_strtoul_l.constprop.0+0x7c>
 800d3f4:	782c      	ldrb	r4, [r5, #0]
 800d3f6:	2701      	movs	r7, #1
 800d3f8:	1c85      	adds	r5, r0, #2
 800d3fa:	f033 0010 	bics.w	r0, r3, #16
 800d3fe:	d109      	bne.n	800d414 <_strtoul_l.constprop.0+0x3c>
 800d400:	2c30      	cmp	r4, #48	@ 0x30
 800d402:	d12c      	bne.n	800d45e <_strtoul_l.constprop.0+0x86>
 800d404:	7828      	ldrb	r0, [r5, #0]
 800d406:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800d40a:	2858      	cmp	r0, #88	@ 0x58
 800d40c:	d127      	bne.n	800d45e <_strtoul_l.constprop.0+0x86>
 800d40e:	786c      	ldrb	r4, [r5, #1]
 800d410:	2310      	movs	r3, #16
 800d412:	3502      	adds	r5, #2
 800d414:	f04f 38ff 	mov.w	r8, #4294967295
 800d418:	2600      	movs	r6, #0
 800d41a:	fbb8 f8f3 	udiv	r8, r8, r3
 800d41e:	fb03 f908 	mul.w	r9, r3, r8
 800d422:	ea6f 0909 	mvn.w	r9, r9
 800d426:	4630      	mov	r0, r6
 800d428:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800d42c:	f1bc 0f09 	cmp.w	ip, #9
 800d430:	d81c      	bhi.n	800d46c <_strtoul_l.constprop.0+0x94>
 800d432:	4664      	mov	r4, ip
 800d434:	42a3      	cmp	r3, r4
 800d436:	dd2a      	ble.n	800d48e <_strtoul_l.constprop.0+0xb6>
 800d438:	f1b6 3fff 	cmp.w	r6, #4294967295
 800d43c:	d007      	beq.n	800d44e <_strtoul_l.constprop.0+0x76>
 800d43e:	4580      	cmp	r8, r0
 800d440:	d322      	bcc.n	800d488 <_strtoul_l.constprop.0+0xb0>
 800d442:	d101      	bne.n	800d448 <_strtoul_l.constprop.0+0x70>
 800d444:	45a1      	cmp	r9, r4
 800d446:	db1f      	blt.n	800d488 <_strtoul_l.constprop.0+0xb0>
 800d448:	fb00 4003 	mla	r0, r0, r3, r4
 800d44c:	2601      	movs	r6, #1
 800d44e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d452:	e7e9      	b.n	800d428 <_strtoul_l.constprop.0+0x50>
 800d454:	2c2b      	cmp	r4, #43	@ 0x2b
 800d456:	bf04      	itt	eq
 800d458:	782c      	ldrbeq	r4, [r5, #0]
 800d45a:	1c85      	addeq	r5, r0, #2
 800d45c:	e7cd      	b.n	800d3fa <_strtoul_l.constprop.0+0x22>
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d1d8      	bne.n	800d414 <_strtoul_l.constprop.0+0x3c>
 800d462:	2c30      	cmp	r4, #48	@ 0x30
 800d464:	bf0c      	ite	eq
 800d466:	2308      	moveq	r3, #8
 800d468:	230a      	movne	r3, #10
 800d46a:	e7d3      	b.n	800d414 <_strtoul_l.constprop.0+0x3c>
 800d46c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800d470:	f1bc 0f19 	cmp.w	ip, #25
 800d474:	d801      	bhi.n	800d47a <_strtoul_l.constprop.0+0xa2>
 800d476:	3c37      	subs	r4, #55	@ 0x37
 800d478:	e7dc      	b.n	800d434 <_strtoul_l.constprop.0+0x5c>
 800d47a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800d47e:	f1bc 0f19 	cmp.w	ip, #25
 800d482:	d804      	bhi.n	800d48e <_strtoul_l.constprop.0+0xb6>
 800d484:	3c57      	subs	r4, #87	@ 0x57
 800d486:	e7d5      	b.n	800d434 <_strtoul_l.constprop.0+0x5c>
 800d488:	f04f 36ff 	mov.w	r6, #4294967295
 800d48c:	e7df      	b.n	800d44e <_strtoul_l.constprop.0+0x76>
 800d48e:	1c73      	adds	r3, r6, #1
 800d490:	d106      	bne.n	800d4a0 <_strtoul_l.constprop.0+0xc8>
 800d492:	2322      	movs	r3, #34	@ 0x22
 800d494:	f8ce 3000 	str.w	r3, [lr]
 800d498:	4630      	mov	r0, r6
 800d49a:	b932      	cbnz	r2, 800d4aa <_strtoul_l.constprop.0+0xd2>
 800d49c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d4a0:	b107      	cbz	r7, 800d4a4 <_strtoul_l.constprop.0+0xcc>
 800d4a2:	4240      	negs	r0, r0
 800d4a4:	2a00      	cmp	r2, #0
 800d4a6:	d0f9      	beq.n	800d49c <_strtoul_l.constprop.0+0xc4>
 800d4a8:	b106      	cbz	r6, 800d4ac <_strtoul_l.constprop.0+0xd4>
 800d4aa:	1e69      	subs	r1, r5, #1
 800d4ac:	6011      	str	r1, [r2, #0]
 800d4ae:	e7f5      	b.n	800d49c <_strtoul_l.constprop.0+0xc4>
 800d4b0:	0800e1cb 	.word	0x0800e1cb

0800d4b4 <_strtoul_r>:
 800d4b4:	f7ff bf90 	b.w	800d3d8 <_strtoul_l.constprop.0>

0800d4b8 <__ascii_wctomb>:
 800d4b8:	4603      	mov	r3, r0
 800d4ba:	4608      	mov	r0, r1
 800d4bc:	b141      	cbz	r1, 800d4d0 <__ascii_wctomb+0x18>
 800d4be:	2aff      	cmp	r2, #255	@ 0xff
 800d4c0:	d904      	bls.n	800d4cc <__ascii_wctomb+0x14>
 800d4c2:	228a      	movs	r2, #138	@ 0x8a
 800d4c4:	601a      	str	r2, [r3, #0]
 800d4c6:	f04f 30ff 	mov.w	r0, #4294967295
 800d4ca:	4770      	bx	lr
 800d4cc:	700a      	strb	r2, [r1, #0]
 800d4ce:	2001      	movs	r0, #1
 800d4d0:	4770      	bx	lr
	...

0800d4d4 <fiprintf>:
 800d4d4:	b40e      	push	{r1, r2, r3}
 800d4d6:	b503      	push	{r0, r1, lr}
 800d4d8:	4601      	mov	r1, r0
 800d4da:	ab03      	add	r3, sp, #12
 800d4dc:	4805      	ldr	r0, [pc, #20]	@ (800d4f4 <fiprintf+0x20>)
 800d4de:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4e2:	6800      	ldr	r0, [r0, #0]
 800d4e4:	9301      	str	r3, [sp, #4]
 800d4e6:	f000 f83f 	bl	800d568 <_vfiprintf_r>
 800d4ea:	b002      	add	sp, #8
 800d4ec:	f85d eb04 	ldr.w	lr, [sp], #4
 800d4f0:	b003      	add	sp, #12
 800d4f2:	4770      	bx	lr
 800d4f4:	20000044 	.word	0x20000044

0800d4f8 <abort>:
 800d4f8:	b508      	push	{r3, lr}
 800d4fa:	2006      	movs	r0, #6
 800d4fc:	f000 fa08 	bl	800d910 <raise>
 800d500:	2001      	movs	r0, #1
 800d502:	f7f5 fae1 	bl	8002ac8 <_exit>

0800d506 <_malloc_usable_size_r>:
 800d506:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d50a:	1f18      	subs	r0, r3, #4
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	bfbc      	itt	lt
 800d510:	580b      	ldrlt	r3, [r1, r0]
 800d512:	18c0      	addlt	r0, r0, r3
 800d514:	4770      	bx	lr

0800d516 <__sfputc_r>:
 800d516:	6893      	ldr	r3, [r2, #8]
 800d518:	3b01      	subs	r3, #1
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	b410      	push	{r4}
 800d51e:	6093      	str	r3, [r2, #8]
 800d520:	da08      	bge.n	800d534 <__sfputc_r+0x1e>
 800d522:	6994      	ldr	r4, [r2, #24]
 800d524:	42a3      	cmp	r3, r4
 800d526:	db01      	blt.n	800d52c <__sfputc_r+0x16>
 800d528:	290a      	cmp	r1, #10
 800d52a:	d103      	bne.n	800d534 <__sfputc_r+0x1e>
 800d52c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d530:	f000 b932 	b.w	800d798 <__swbuf_r>
 800d534:	6813      	ldr	r3, [r2, #0]
 800d536:	1c58      	adds	r0, r3, #1
 800d538:	6010      	str	r0, [r2, #0]
 800d53a:	7019      	strb	r1, [r3, #0]
 800d53c:	4608      	mov	r0, r1
 800d53e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d542:	4770      	bx	lr

0800d544 <__sfputs_r>:
 800d544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d546:	4606      	mov	r6, r0
 800d548:	460f      	mov	r7, r1
 800d54a:	4614      	mov	r4, r2
 800d54c:	18d5      	adds	r5, r2, r3
 800d54e:	42ac      	cmp	r4, r5
 800d550:	d101      	bne.n	800d556 <__sfputs_r+0x12>
 800d552:	2000      	movs	r0, #0
 800d554:	e007      	b.n	800d566 <__sfputs_r+0x22>
 800d556:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d55a:	463a      	mov	r2, r7
 800d55c:	4630      	mov	r0, r6
 800d55e:	f7ff ffda 	bl	800d516 <__sfputc_r>
 800d562:	1c43      	adds	r3, r0, #1
 800d564:	d1f3      	bne.n	800d54e <__sfputs_r+0xa>
 800d566:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d568 <_vfiprintf_r>:
 800d568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d56c:	460d      	mov	r5, r1
 800d56e:	b09d      	sub	sp, #116	@ 0x74
 800d570:	4614      	mov	r4, r2
 800d572:	4698      	mov	r8, r3
 800d574:	4606      	mov	r6, r0
 800d576:	b118      	cbz	r0, 800d580 <_vfiprintf_r+0x18>
 800d578:	6a03      	ldr	r3, [r0, #32]
 800d57a:	b90b      	cbnz	r3, 800d580 <_vfiprintf_r+0x18>
 800d57c:	f7fd fbd0 	bl	800ad20 <__sinit>
 800d580:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d582:	07d9      	lsls	r1, r3, #31
 800d584:	d405      	bmi.n	800d592 <_vfiprintf_r+0x2a>
 800d586:	89ab      	ldrh	r3, [r5, #12]
 800d588:	059a      	lsls	r2, r3, #22
 800d58a:	d402      	bmi.n	800d592 <_vfiprintf_r+0x2a>
 800d58c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d58e:	f7fd fd98 	bl	800b0c2 <__retarget_lock_acquire_recursive>
 800d592:	89ab      	ldrh	r3, [r5, #12]
 800d594:	071b      	lsls	r3, r3, #28
 800d596:	d501      	bpl.n	800d59c <_vfiprintf_r+0x34>
 800d598:	692b      	ldr	r3, [r5, #16]
 800d59a:	b99b      	cbnz	r3, 800d5c4 <_vfiprintf_r+0x5c>
 800d59c:	4629      	mov	r1, r5
 800d59e:	4630      	mov	r0, r6
 800d5a0:	f000 f938 	bl	800d814 <__swsetup_r>
 800d5a4:	b170      	cbz	r0, 800d5c4 <_vfiprintf_r+0x5c>
 800d5a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d5a8:	07dc      	lsls	r4, r3, #31
 800d5aa:	d504      	bpl.n	800d5b6 <_vfiprintf_r+0x4e>
 800d5ac:	f04f 30ff 	mov.w	r0, #4294967295
 800d5b0:	b01d      	add	sp, #116	@ 0x74
 800d5b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5b6:	89ab      	ldrh	r3, [r5, #12]
 800d5b8:	0598      	lsls	r0, r3, #22
 800d5ba:	d4f7      	bmi.n	800d5ac <_vfiprintf_r+0x44>
 800d5bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d5be:	f7fd fd81 	bl	800b0c4 <__retarget_lock_release_recursive>
 800d5c2:	e7f3      	b.n	800d5ac <_vfiprintf_r+0x44>
 800d5c4:	2300      	movs	r3, #0
 800d5c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5c8:	2320      	movs	r3, #32
 800d5ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d5ce:	f8cd 800c 	str.w	r8, [sp, #12]
 800d5d2:	2330      	movs	r3, #48	@ 0x30
 800d5d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d784 <_vfiprintf_r+0x21c>
 800d5d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d5dc:	f04f 0901 	mov.w	r9, #1
 800d5e0:	4623      	mov	r3, r4
 800d5e2:	469a      	mov	sl, r3
 800d5e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d5e8:	b10a      	cbz	r2, 800d5ee <_vfiprintf_r+0x86>
 800d5ea:	2a25      	cmp	r2, #37	@ 0x25
 800d5ec:	d1f9      	bne.n	800d5e2 <_vfiprintf_r+0x7a>
 800d5ee:	ebba 0b04 	subs.w	fp, sl, r4
 800d5f2:	d00b      	beq.n	800d60c <_vfiprintf_r+0xa4>
 800d5f4:	465b      	mov	r3, fp
 800d5f6:	4622      	mov	r2, r4
 800d5f8:	4629      	mov	r1, r5
 800d5fa:	4630      	mov	r0, r6
 800d5fc:	f7ff ffa2 	bl	800d544 <__sfputs_r>
 800d600:	3001      	adds	r0, #1
 800d602:	f000 80a7 	beq.w	800d754 <_vfiprintf_r+0x1ec>
 800d606:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d608:	445a      	add	r2, fp
 800d60a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d60c:	f89a 3000 	ldrb.w	r3, [sl]
 800d610:	2b00      	cmp	r3, #0
 800d612:	f000 809f 	beq.w	800d754 <_vfiprintf_r+0x1ec>
 800d616:	2300      	movs	r3, #0
 800d618:	f04f 32ff 	mov.w	r2, #4294967295
 800d61c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d620:	f10a 0a01 	add.w	sl, sl, #1
 800d624:	9304      	str	r3, [sp, #16]
 800d626:	9307      	str	r3, [sp, #28]
 800d628:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d62c:	931a      	str	r3, [sp, #104]	@ 0x68
 800d62e:	4654      	mov	r4, sl
 800d630:	2205      	movs	r2, #5
 800d632:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d636:	4853      	ldr	r0, [pc, #332]	@ (800d784 <_vfiprintf_r+0x21c>)
 800d638:	f7f2 fdd2 	bl	80001e0 <memchr>
 800d63c:	9a04      	ldr	r2, [sp, #16]
 800d63e:	b9d8      	cbnz	r0, 800d678 <_vfiprintf_r+0x110>
 800d640:	06d1      	lsls	r1, r2, #27
 800d642:	bf44      	itt	mi
 800d644:	2320      	movmi	r3, #32
 800d646:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d64a:	0713      	lsls	r3, r2, #28
 800d64c:	bf44      	itt	mi
 800d64e:	232b      	movmi	r3, #43	@ 0x2b
 800d650:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d654:	f89a 3000 	ldrb.w	r3, [sl]
 800d658:	2b2a      	cmp	r3, #42	@ 0x2a
 800d65a:	d015      	beq.n	800d688 <_vfiprintf_r+0x120>
 800d65c:	9a07      	ldr	r2, [sp, #28]
 800d65e:	4654      	mov	r4, sl
 800d660:	2000      	movs	r0, #0
 800d662:	f04f 0c0a 	mov.w	ip, #10
 800d666:	4621      	mov	r1, r4
 800d668:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d66c:	3b30      	subs	r3, #48	@ 0x30
 800d66e:	2b09      	cmp	r3, #9
 800d670:	d94b      	bls.n	800d70a <_vfiprintf_r+0x1a2>
 800d672:	b1b0      	cbz	r0, 800d6a2 <_vfiprintf_r+0x13a>
 800d674:	9207      	str	r2, [sp, #28]
 800d676:	e014      	b.n	800d6a2 <_vfiprintf_r+0x13a>
 800d678:	eba0 0308 	sub.w	r3, r0, r8
 800d67c:	fa09 f303 	lsl.w	r3, r9, r3
 800d680:	4313      	orrs	r3, r2
 800d682:	9304      	str	r3, [sp, #16]
 800d684:	46a2      	mov	sl, r4
 800d686:	e7d2      	b.n	800d62e <_vfiprintf_r+0xc6>
 800d688:	9b03      	ldr	r3, [sp, #12]
 800d68a:	1d19      	adds	r1, r3, #4
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	9103      	str	r1, [sp, #12]
 800d690:	2b00      	cmp	r3, #0
 800d692:	bfbb      	ittet	lt
 800d694:	425b      	neglt	r3, r3
 800d696:	f042 0202 	orrlt.w	r2, r2, #2
 800d69a:	9307      	strge	r3, [sp, #28]
 800d69c:	9307      	strlt	r3, [sp, #28]
 800d69e:	bfb8      	it	lt
 800d6a0:	9204      	strlt	r2, [sp, #16]
 800d6a2:	7823      	ldrb	r3, [r4, #0]
 800d6a4:	2b2e      	cmp	r3, #46	@ 0x2e
 800d6a6:	d10a      	bne.n	800d6be <_vfiprintf_r+0x156>
 800d6a8:	7863      	ldrb	r3, [r4, #1]
 800d6aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6ac:	d132      	bne.n	800d714 <_vfiprintf_r+0x1ac>
 800d6ae:	9b03      	ldr	r3, [sp, #12]
 800d6b0:	1d1a      	adds	r2, r3, #4
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	9203      	str	r2, [sp, #12]
 800d6b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d6ba:	3402      	adds	r4, #2
 800d6bc:	9305      	str	r3, [sp, #20]
 800d6be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d794 <_vfiprintf_r+0x22c>
 800d6c2:	7821      	ldrb	r1, [r4, #0]
 800d6c4:	2203      	movs	r2, #3
 800d6c6:	4650      	mov	r0, sl
 800d6c8:	f7f2 fd8a 	bl	80001e0 <memchr>
 800d6cc:	b138      	cbz	r0, 800d6de <_vfiprintf_r+0x176>
 800d6ce:	9b04      	ldr	r3, [sp, #16]
 800d6d0:	eba0 000a 	sub.w	r0, r0, sl
 800d6d4:	2240      	movs	r2, #64	@ 0x40
 800d6d6:	4082      	lsls	r2, r0
 800d6d8:	4313      	orrs	r3, r2
 800d6da:	3401      	adds	r4, #1
 800d6dc:	9304      	str	r3, [sp, #16]
 800d6de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6e2:	4829      	ldr	r0, [pc, #164]	@ (800d788 <_vfiprintf_r+0x220>)
 800d6e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d6e8:	2206      	movs	r2, #6
 800d6ea:	f7f2 fd79 	bl	80001e0 <memchr>
 800d6ee:	2800      	cmp	r0, #0
 800d6f0:	d03f      	beq.n	800d772 <_vfiprintf_r+0x20a>
 800d6f2:	4b26      	ldr	r3, [pc, #152]	@ (800d78c <_vfiprintf_r+0x224>)
 800d6f4:	bb1b      	cbnz	r3, 800d73e <_vfiprintf_r+0x1d6>
 800d6f6:	9b03      	ldr	r3, [sp, #12]
 800d6f8:	3307      	adds	r3, #7
 800d6fa:	f023 0307 	bic.w	r3, r3, #7
 800d6fe:	3308      	adds	r3, #8
 800d700:	9303      	str	r3, [sp, #12]
 800d702:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d704:	443b      	add	r3, r7
 800d706:	9309      	str	r3, [sp, #36]	@ 0x24
 800d708:	e76a      	b.n	800d5e0 <_vfiprintf_r+0x78>
 800d70a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d70e:	460c      	mov	r4, r1
 800d710:	2001      	movs	r0, #1
 800d712:	e7a8      	b.n	800d666 <_vfiprintf_r+0xfe>
 800d714:	2300      	movs	r3, #0
 800d716:	3401      	adds	r4, #1
 800d718:	9305      	str	r3, [sp, #20]
 800d71a:	4619      	mov	r1, r3
 800d71c:	f04f 0c0a 	mov.w	ip, #10
 800d720:	4620      	mov	r0, r4
 800d722:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d726:	3a30      	subs	r2, #48	@ 0x30
 800d728:	2a09      	cmp	r2, #9
 800d72a:	d903      	bls.n	800d734 <_vfiprintf_r+0x1cc>
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d0c6      	beq.n	800d6be <_vfiprintf_r+0x156>
 800d730:	9105      	str	r1, [sp, #20]
 800d732:	e7c4      	b.n	800d6be <_vfiprintf_r+0x156>
 800d734:	fb0c 2101 	mla	r1, ip, r1, r2
 800d738:	4604      	mov	r4, r0
 800d73a:	2301      	movs	r3, #1
 800d73c:	e7f0      	b.n	800d720 <_vfiprintf_r+0x1b8>
 800d73e:	ab03      	add	r3, sp, #12
 800d740:	9300      	str	r3, [sp, #0]
 800d742:	462a      	mov	r2, r5
 800d744:	4b12      	ldr	r3, [pc, #72]	@ (800d790 <_vfiprintf_r+0x228>)
 800d746:	a904      	add	r1, sp, #16
 800d748:	4630      	mov	r0, r6
 800d74a:	f7fc fea5 	bl	800a498 <_printf_float>
 800d74e:	4607      	mov	r7, r0
 800d750:	1c78      	adds	r0, r7, #1
 800d752:	d1d6      	bne.n	800d702 <_vfiprintf_r+0x19a>
 800d754:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d756:	07d9      	lsls	r1, r3, #31
 800d758:	d405      	bmi.n	800d766 <_vfiprintf_r+0x1fe>
 800d75a:	89ab      	ldrh	r3, [r5, #12]
 800d75c:	059a      	lsls	r2, r3, #22
 800d75e:	d402      	bmi.n	800d766 <_vfiprintf_r+0x1fe>
 800d760:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d762:	f7fd fcaf 	bl	800b0c4 <__retarget_lock_release_recursive>
 800d766:	89ab      	ldrh	r3, [r5, #12]
 800d768:	065b      	lsls	r3, r3, #25
 800d76a:	f53f af1f 	bmi.w	800d5ac <_vfiprintf_r+0x44>
 800d76e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d770:	e71e      	b.n	800d5b0 <_vfiprintf_r+0x48>
 800d772:	ab03      	add	r3, sp, #12
 800d774:	9300      	str	r3, [sp, #0]
 800d776:	462a      	mov	r2, r5
 800d778:	4b05      	ldr	r3, [pc, #20]	@ (800d790 <_vfiprintf_r+0x228>)
 800d77a:	a904      	add	r1, sp, #16
 800d77c:	4630      	mov	r0, r6
 800d77e:	f7fd f923 	bl	800a9c8 <_printf_i>
 800d782:	e7e4      	b.n	800d74e <_vfiprintf_r+0x1e6>
 800d784:	0800e158 	.word	0x0800e158
 800d788:	0800e162 	.word	0x0800e162
 800d78c:	0800a499 	.word	0x0800a499
 800d790:	0800d545 	.word	0x0800d545
 800d794:	0800e15e 	.word	0x0800e15e

0800d798 <__swbuf_r>:
 800d798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d79a:	460e      	mov	r6, r1
 800d79c:	4614      	mov	r4, r2
 800d79e:	4605      	mov	r5, r0
 800d7a0:	b118      	cbz	r0, 800d7aa <__swbuf_r+0x12>
 800d7a2:	6a03      	ldr	r3, [r0, #32]
 800d7a4:	b90b      	cbnz	r3, 800d7aa <__swbuf_r+0x12>
 800d7a6:	f7fd fabb 	bl	800ad20 <__sinit>
 800d7aa:	69a3      	ldr	r3, [r4, #24]
 800d7ac:	60a3      	str	r3, [r4, #8]
 800d7ae:	89a3      	ldrh	r3, [r4, #12]
 800d7b0:	071a      	lsls	r2, r3, #28
 800d7b2:	d501      	bpl.n	800d7b8 <__swbuf_r+0x20>
 800d7b4:	6923      	ldr	r3, [r4, #16]
 800d7b6:	b943      	cbnz	r3, 800d7ca <__swbuf_r+0x32>
 800d7b8:	4621      	mov	r1, r4
 800d7ba:	4628      	mov	r0, r5
 800d7bc:	f000 f82a 	bl	800d814 <__swsetup_r>
 800d7c0:	b118      	cbz	r0, 800d7ca <__swbuf_r+0x32>
 800d7c2:	f04f 37ff 	mov.w	r7, #4294967295
 800d7c6:	4638      	mov	r0, r7
 800d7c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d7ca:	6823      	ldr	r3, [r4, #0]
 800d7cc:	6922      	ldr	r2, [r4, #16]
 800d7ce:	1a98      	subs	r0, r3, r2
 800d7d0:	6963      	ldr	r3, [r4, #20]
 800d7d2:	b2f6      	uxtb	r6, r6
 800d7d4:	4283      	cmp	r3, r0
 800d7d6:	4637      	mov	r7, r6
 800d7d8:	dc05      	bgt.n	800d7e6 <__swbuf_r+0x4e>
 800d7da:	4621      	mov	r1, r4
 800d7dc:	4628      	mov	r0, r5
 800d7de:	f7ff fc47 	bl	800d070 <_fflush_r>
 800d7e2:	2800      	cmp	r0, #0
 800d7e4:	d1ed      	bne.n	800d7c2 <__swbuf_r+0x2a>
 800d7e6:	68a3      	ldr	r3, [r4, #8]
 800d7e8:	3b01      	subs	r3, #1
 800d7ea:	60a3      	str	r3, [r4, #8]
 800d7ec:	6823      	ldr	r3, [r4, #0]
 800d7ee:	1c5a      	adds	r2, r3, #1
 800d7f0:	6022      	str	r2, [r4, #0]
 800d7f2:	701e      	strb	r6, [r3, #0]
 800d7f4:	6962      	ldr	r2, [r4, #20]
 800d7f6:	1c43      	adds	r3, r0, #1
 800d7f8:	429a      	cmp	r2, r3
 800d7fa:	d004      	beq.n	800d806 <__swbuf_r+0x6e>
 800d7fc:	89a3      	ldrh	r3, [r4, #12]
 800d7fe:	07db      	lsls	r3, r3, #31
 800d800:	d5e1      	bpl.n	800d7c6 <__swbuf_r+0x2e>
 800d802:	2e0a      	cmp	r6, #10
 800d804:	d1df      	bne.n	800d7c6 <__swbuf_r+0x2e>
 800d806:	4621      	mov	r1, r4
 800d808:	4628      	mov	r0, r5
 800d80a:	f7ff fc31 	bl	800d070 <_fflush_r>
 800d80e:	2800      	cmp	r0, #0
 800d810:	d0d9      	beq.n	800d7c6 <__swbuf_r+0x2e>
 800d812:	e7d6      	b.n	800d7c2 <__swbuf_r+0x2a>

0800d814 <__swsetup_r>:
 800d814:	b538      	push	{r3, r4, r5, lr}
 800d816:	4b29      	ldr	r3, [pc, #164]	@ (800d8bc <__swsetup_r+0xa8>)
 800d818:	4605      	mov	r5, r0
 800d81a:	6818      	ldr	r0, [r3, #0]
 800d81c:	460c      	mov	r4, r1
 800d81e:	b118      	cbz	r0, 800d828 <__swsetup_r+0x14>
 800d820:	6a03      	ldr	r3, [r0, #32]
 800d822:	b90b      	cbnz	r3, 800d828 <__swsetup_r+0x14>
 800d824:	f7fd fa7c 	bl	800ad20 <__sinit>
 800d828:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d82c:	0719      	lsls	r1, r3, #28
 800d82e:	d422      	bmi.n	800d876 <__swsetup_r+0x62>
 800d830:	06da      	lsls	r2, r3, #27
 800d832:	d407      	bmi.n	800d844 <__swsetup_r+0x30>
 800d834:	2209      	movs	r2, #9
 800d836:	602a      	str	r2, [r5, #0]
 800d838:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d83c:	81a3      	strh	r3, [r4, #12]
 800d83e:	f04f 30ff 	mov.w	r0, #4294967295
 800d842:	e033      	b.n	800d8ac <__swsetup_r+0x98>
 800d844:	0758      	lsls	r0, r3, #29
 800d846:	d512      	bpl.n	800d86e <__swsetup_r+0x5a>
 800d848:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d84a:	b141      	cbz	r1, 800d85e <__swsetup_r+0x4a>
 800d84c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d850:	4299      	cmp	r1, r3
 800d852:	d002      	beq.n	800d85a <__swsetup_r+0x46>
 800d854:	4628      	mov	r0, r5
 800d856:	f7fe fa93 	bl	800bd80 <_free_r>
 800d85a:	2300      	movs	r3, #0
 800d85c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d85e:	89a3      	ldrh	r3, [r4, #12]
 800d860:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d864:	81a3      	strh	r3, [r4, #12]
 800d866:	2300      	movs	r3, #0
 800d868:	6063      	str	r3, [r4, #4]
 800d86a:	6923      	ldr	r3, [r4, #16]
 800d86c:	6023      	str	r3, [r4, #0]
 800d86e:	89a3      	ldrh	r3, [r4, #12]
 800d870:	f043 0308 	orr.w	r3, r3, #8
 800d874:	81a3      	strh	r3, [r4, #12]
 800d876:	6923      	ldr	r3, [r4, #16]
 800d878:	b94b      	cbnz	r3, 800d88e <__swsetup_r+0x7a>
 800d87a:	89a3      	ldrh	r3, [r4, #12]
 800d87c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d880:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d884:	d003      	beq.n	800d88e <__swsetup_r+0x7a>
 800d886:	4621      	mov	r1, r4
 800d888:	4628      	mov	r0, r5
 800d88a:	f000 f883 	bl	800d994 <__smakebuf_r>
 800d88e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d892:	f013 0201 	ands.w	r2, r3, #1
 800d896:	d00a      	beq.n	800d8ae <__swsetup_r+0x9a>
 800d898:	2200      	movs	r2, #0
 800d89a:	60a2      	str	r2, [r4, #8]
 800d89c:	6962      	ldr	r2, [r4, #20]
 800d89e:	4252      	negs	r2, r2
 800d8a0:	61a2      	str	r2, [r4, #24]
 800d8a2:	6922      	ldr	r2, [r4, #16]
 800d8a4:	b942      	cbnz	r2, 800d8b8 <__swsetup_r+0xa4>
 800d8a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d8aa:	d1c5      	bne.n	800d838 <__swsetup_r+0x24>
 800d8ac:	bd38      	pop	{r3, r4, r5, pc}
 800d8ae:	0799      	lsls	r1, r3, #30
 800d8b0:	bf58      	it	pl
 800d8b2:	6962      	ldrpl	r2, [r4, #20]
 800d8b4:	60a2      	str	r2, [r4, #8]
 800d8b6:	e7f4      	b.n	800d8a2 <__swsetup_r+0x8e>
 800d8b8:	2000      	movs	r0, #0
 800d8ba:	e7f7      	b.n	800d8ac <__swsetup_r+0x98>
 800d8bc:	20000044 	.word	0x20000044

0800d8c0 <_raise_r>:
 800d8c0:	291f      	cmp	r1, #31
 800d8c2:	b538      	push	{r3, r4, r5, lr}
 800d8c4:	4605      	mov	r5, r0
 800d8c6:	460c      	mov	r4, r1
 800d8c8:	d904      	bls.n	800d8d4 <_raise_r+0x14>
 800d8ca:	2316      	movs	r3, #22
 800d8cc:	6003      	str	r3, [r0, #0]
 800d8ce:	f04f 30ff 	mov.w	r0, #4294967295
 800d8d2:	bd38      	pop	{r3, r4, r5, pc}
 800d8d4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d8d6:	b112      	cbz	r2, 800d8de <_raise_r+0x1e>
 800d8d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d8dc:	b94b      	cbnz	r3, 800d8f2 <_raise_r+0x32>
 800d8de:	4628      	mov	r0, r5
 800d8e0:	f000 f830 	bl	800d944 <_getpid_r>
 800d8e4:	4622      	mov	r2, r4
 800d8e6:	4601      	mov	r1, r0
 800d8e8:	4628      	mov	r0, r5
 800d8ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d8ee:	f000 b817 	b.w	800d920 <_kill_r>
 800d8f2:	2b01      	cmp	r3, #1
 800d8f4:	d00a      	beq.n	800d90c <_raise_r+0x4c>
 800d8f6:	1c59      	adds	r1, r3, #1
 800d8f8:	d103      	bne.n	800d902 <_raise_r+0x42>
 800d8fa:	2316      	movs	r3, #22
 800d8fc:	6003      	str	r3, [r0, #0]
 800d8fe:	2001      	movs	r0, #1
 800d900:	e7e7      	b.n	800d8d2 <_raise_r+0x12>
 800d902:	2100      	movs	r1, #0
 800d904:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d908:	4620      	mov	r0, r4
 800d90a:	4798      	blx	r3
 800d90c:	2000      	movs	r0, #0
 800d90e:	e7e0      	b.n	800d8d2 <_raise_r+0x12>

0800d910 <raise>:
 800d910:	4b02      	ldr	r3, [pc, #8]	@ (800d91c <raise+0xc>)
 800d912:	4601      	mov	r1, r0
 800d914:	6818      	ldr	r0, [r3, #0]
 800d916:	f7ff bfd3 	b.w	800d8c0 <_raise_r>
 800d91a:	bf00      	nop
 800d91c:	20000044 	.word	0x20000044

0800d920 <_kill_r>:
 800d920:	b538      	push	{r3, r4, r5, lr}
 800d922:	4d07      	ldr	r5, [pc, #28]	@ (800d940 <_kill_r+0x20>)
 800d924:	2300      	movs	r3, #0
 800d926:	4604      	mov	r4, r0
 800d928:	4608      	mov	r0, r1
 800d92a:	4611      	mov	r1, r2
 800d92c:	602b      	str	r3, [r5, #0]
 800d92e:	f7f5 f8bb 	bl	8002aa8 <_kill>
 800d932:	1c43      	adds	r3, r0, #1
 800d934:	d102      	bne.n	800d93c <_kill_r+0x1c>
 800d936:	682b      	ldr	r3, [r5, #0]
 800d938:	b103      	cbz	r3, 800d93c <_kill_r+0x1c>
 800d93a:	6023      	str	r3, [r4, #0]
 800d93c:	bd38      	pop	{r3, r4, r5, pc}
 800d93e:	bf00      	nop
 800d940:	2000504c 	.word	0x2000504c

0800d944 <_getpid_r>:
 800d944:	f7f5 b8a8 	b.w	8002a98 <_getpid>

0800d948 <__swhatbuf_r>:
 800d948:	b570      	push	{r4, r5, r6, lr}
 800d94a:	460c      	mov	r4, r1
 800d94c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d950:	2900      	cmp	r1, #0
 800d952:	b096      	sub	sp, #88	@ 0x58
 800d954:	4615      	mov	r5, r2
 800d956:	461e      	mov	r6, r3
 800d958:	da0d      	bge.n	800d976 <__swhatbuf_r+0x2e>
 800d95a:	89a3      	ldrh	r3, [r4, #12]
 800d95c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d960:	f04f 0100 	mov.w	r1, #0
 800d964:	bf14      	ite	ne
 800d966:	2340      	movne	r3, #64	@ 0x40
 800d968:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d96c:	2000      	movs	r0, #0
 800d96e:	6031      	str	r1, [r6, #0]
 800d970:	602b      	str	r3, [r5, #0]
 800d972:	b016      	add	sp, #88	@ 0x58
 800d974:	bd70      	pop	{r4, r5, r6, pc}
 800d976:	466a      	mov	r2, sp
 800d978:	f000 f848 	bl	800da0c <_fstat_r>
 800d97c:	2800      	cmp	r0, #0
 800d97e:	dbec      	blt.n	800d95a <__swhatbuf_r+0x12>
 800d980:	9901      	ldr	r1, [sp, #4]
 800d982:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d986:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d98a:	4259      	negs	r1, r3
 800d98c:	4159      	adcs	r1, r3
 800d98e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d992:	e7eb      	b.n	800d96c <__swhatbuf_r+0x24>

0800d994 <__smakebuf_r>:
 800d994:	898b      	ldrh	r3, [r1, #12]
 800d996:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d998:	079d      	lsls	r5, r3, #30
 800d99a:	4606      	mov	r6, r0
 800d99c:	460c      	mov	r4, r1
 800d99e:	d507      	bpl.n	800d9b0 <__smakebuf_r+0x1c>
 800d9a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d9a4:	6023      	str	r3, [r4, #0]
 800d9a6:	6123      	str	r3, [r4, #16]
 800d9a8:	2301      	movs	r3, #1
 800d9aa:	6163      	str	r3, [r4, #20]
 800d9ac:	b003      	add	sp, #12
 800d9ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9b0:	ab01      	add	r3, sp, #4
 800d9b2:	466a      	mov	r2, sp
 800d9b4:	f7ff ffc8 	bl	800d948 <__swhatbuf_r>
 800d9b8:	9f00      	ldr	r7, [sp, #0]
 800d9ba:	4605      	mov	r5, r0
 800d9bc:	4639      	mov	r1, r7
 800d9be:	4630      	mov	r0, r6
 800d9c0:	f7fe fa52 	bl	800be68 <_malloc_r>
 800d9c4:	b948      	cbnz	r0, 800d9da <__smakebuf_r+0x46>
 800d9c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9ca:	059a      	lsls	r2, r3, #22
 800d9cc:	d4ee      	bmi.n	800d9ac <__smakebuf_r+0x18>
 800d9ce:	f023 0303 	bic.w	r3, r3, #3
 800d9d2:	f043 0302 	orr.w	r3, r3, #2
 800d9d6:	81a3      	strh	r3, [r4, #12]
 800d9d8:	e7e2      	b.n	800d9a0 <__smakebuf_r+0xc>
 800d9da:	89a3      	ldrh	r3, [r4, #12]
 800d9dc:	6020      	str	r0, [r4, #0]
 800d9de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d9e2:	81a3      	strh	r3, [r4, #12]
 800d9e4:	9b01      	ldr	r3, [sp, #4]
 800d9e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d9ea:	b15b      	cbz	r3, 800da04 <__smakebuf_r+0x70>
 800d9ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d9f0:	4630      	mov	r0, r6
 800d9f2:	f000 f81d 	bl	800da30 <_isatty_r>
 800d9f6:	b128      	cbz	r0, 800da04 <__smakebuf_r+0x70>
 800d9f8:	89a3      	ldrh	r3, [r4, #12]
 800d9fa:	f023 0303 	bic.w	r3, r3, #3
 800d9fe:	f043 0301 	orr.w	r3, r3, #1
 800da02:	81a3      	strh	r3, [r4, #12]
 800da04:	89a3      	ldrh	r3, [r4, #12]
 800da06:	431d      	orrs	r5, r3
 800da08:	81a5      	strh	r5, [r4, #12]
 800da0a:	e7cf      	b.n	800d9ac <__smakebuf_r+0x18>

0800da0c <_fstat_r>:
 800da0c:	b538      	push	{r3, r4, r5, lr}
 800da0e:	4d07      	ldr	r5, [pc, #28]	@ (800da2c <_fstat_r+0x20>)
 800da10:	2300      	movs	r3, #0
 800da12:	4604      	mov	r4, r0
 800da14:	4608      	mov	r0, r1
 800da16:	4611      	mov	r1, r2
 800da18:	602b      	str	r3, [r5, #0]
 800da1a:	f7f5 f8a5 	bl	8002b68 <_fstat>
 800da1e:	1c43      	adds	r3, r0, #1
 800da20:	d102      	bne.n	800da28 <_fstat_r+0x1c>
 800da22:	682b      	ldr	r3, [r5, #0]
 800da24:	b103      	cbz	r3, 800da28 <_fstat_r+0x1c>
 800da26:	6023      	str	r3, [r4, #0]
 800da28:	bd38      	pop	{r3, r4, r5, pc}
 800da2a:	bf00      	nop
 800da2c:	2000504c 	.word	0x2000504c

0800da30 <_isatty_r>:
 800da30:	b538      	push	{r3, r4, r5, lr}
 800da32:	4d06      	ldr	r5, [pc, #24]	@ (800da4c <_isatty_r+0x1c>)
 800da34:	2300      	movs	r3, #0
 800da36:	4604      	mov	r4, r0
 800da38:	4608      	mov	r0, r1
 800da3a:	602b      	str	r3, [r5, #0]
 800da3c:	f7f5 f8a4 	bl	8002b88 <_isatty>
 800da40:	1c43      	adds	r3, r0, #1
 800da42:	d102      	bne.n	800da4a <_isatty_r+0x1a>
 800da44:	682b      	ldr	r3, [r5, #0]
 800da46:	b103      	cbz	r3, 800da4a <_isatty_r+0x1a>
 800da48:	6023      	str	r3, [r4, #0]
 800da4a:	bd38      	pop	{r3, r4, r5, pc}
 800da4c:	2000504c 	.word	0x2000504c

0800da50 <_init>:
 800da50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da52:	bf00      	nop
 800da54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da56:	bc08      	pop	{r3}
 800da58:	469e      	mov	lr, r3
 800da5a:	4770      	bx	lr

0800da5c <_fini>:
 800da5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da5e:	bf00      	nop
 800da60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da62:	bc08      	pop	{r3}
 800da64:	469e      	mov	lr, r3
 800da66:	4770      	bx	lr
