

================================================================
== Vitis HLS Report for 'cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1'
================================================================
* Date:           Thu May 18 15:51:36 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_31
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.688 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      80|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      80|     86|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln7_fu_69_p2                  |         +|   0|  0|  14|          13|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln7_fu_63_p2                 |      icmp|   0|  0|  12|          13|          14|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          29|          19|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   13|         26|
    |i_fu_38                  |   9|          2|   13|         26|
    |in_samples_TDATA_blk_n   |   9|          2|    1|          2|
    |out_samples_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   30|         60|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_38                  |  13|   0|   13|          0|
    |in_samples_read_reg_90   |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  80|   0|   80|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1|  return value|
|in_samples_TVALID   |   in|    1|        axis|                                     in_samples|       pointer|
|in_samples_TDATA    |   in|   64|        axis|                                     in_samples|       pointer|
|in_samples_TREADY   |  out|    1|        axis|                                     in_samples|       pointer|
|out_samples_TREADY  |   in|    1|        axis|                                    out_samples|       pointer|
|out_samples_TDATA   |  out|   64|        axis|                                    out_samples|       pointer|
|out_samples_TVALID  |  out|    1|        axis|                                    out_samples|       pointer|
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+

