{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554460725993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554460725994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 18:38:45 2019 " "Processing started: Fri Apr 05 18:38:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554460725994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554460725994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_cpld -c top_cpld " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_cpld -c top_cpld" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554460725994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554460726754 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "top_cpld.v(53) " "Verilog HDL warning at top_cpld.v(53): extended using \"x\" or \"z\"" {  } { { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1554460726896 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "top_cpld.v(54) " "Verilog HDL warning at top_cpld.v(54): extended using \"x\" or \"z\"" {  } { { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1554460726897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top_cpld.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top_cpld.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_cpld " "Found entity 1: top_cpld" {  } { { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554460726903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554460726903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_cpld " "Elaborating entity \"top_cpld\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554460726970 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oe GND " "Pin \"oe\" is stuck at GND" {  } { { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554460727398 "|top_cpld|oe"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1554460727398 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1554460727446 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554460727493 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554460727493 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1554460727493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554460727493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554460727493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/PC104/pc104mvb/isa_bus/output_files/top_cpld.map.smsg " "Generated suppressed messages file D:/Project/PC104/pc104mvb/isa_bus/output_files/top_cpld.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1554460727687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554460727722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 18:38:47 2019 " "Processing ended: Fri Apr 05 18:38:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554460727722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554460727722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554460727722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554460727722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554460729902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554460729902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 18:38:49 2019 " "Processing started: Fri Apr 05 18:38:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554460729902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554460729902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_cpld -c top_cpld " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_cpld -c top_cpld" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554460729902 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1554460730616 ""}
{ "Info" "0" "" "Project  = top_cpld" {  } {  } 0 0 "Project  = top_cpld" 0 0 "Fitter" 0 0 1554460730618 ""}
{ "Info" "0" "" "Revision = top_cpld" {  } {  } 0 0 "Revision = top_cpld" 0 0 "Fitter" 0 0 1554460730619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1554460730688 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_cpld EPM240T100C5 " "Selected device EPM240T100C5 for design \"top_cpld\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554460730722 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554460730787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554460730788 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554460730884 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554460731303 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554460731303 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554460731303 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554460731303 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554460731303 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554460731303 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 80 " "No exact pin location assignment(s) for 1 pins of 80 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 6 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/PC104/pc104mvb/isa_bus/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554460731355 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1554460731355 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/top_cpld.sdc " "Reading SDC File: 'output_files/top_cpld.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1554460731499 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1554460731529 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554460731529 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554460731529 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554460731529 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000    CLK_DIV_2 " "  40.000    CLK_DIV_2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554460731529 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000    CLK_DIV_4 " "  80.000    CLK_DIV_4" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554460731529 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1554460731529 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554460731540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554460731540 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1554460731545 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 4 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1554460731550 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk_div_4 Global clock " "Automatically promoted some destinations of signal \"clk_div_4\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_div_4 " "Destination \"clk_div_4\" may be non-global or may not use global clock" {  } { { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 35 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1554460731550 ""}  } { { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 35 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1554460731550 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "rst_n Global clock " "Automatically promoted signal \"rst_n\" to use Global clock" {  } { { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 6 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1554460731550 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "rst_n " "Pin \"rst_n\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 6 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/PC104/pc104mvb/isa_bus/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1554460731550 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1554460731550 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1554460731556 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1554460731585 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1554460731610 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1554460731612 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1554460731613 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554460731613 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1554460731626 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1554460731626 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1554460731626 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 37 1 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554460731626 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 42 0 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 42 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554460731626 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1554460731626 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1554460731626 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554460731677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554460731830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554460731891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554460731904 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554460732052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554460732052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554460732079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "D:/Project/PC104/pc104mvb/isa_bus/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1554460732180 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554460732180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554460732208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1554460732209 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1554460732209 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554460732209 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1554460732220 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554460732227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/PC104/pc104mvb/isa_bus/output_files/top_cpld.fit.smsg " "Generated suppressed messages file D:/Project/PC104/pc104mvb/isa_bus/output_files/top_cpld.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554460732348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5313 " "Peak virtual memory: 5313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554460732397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 18:38:52 2019 " "Processing ended: Fri Apr 05 18:38:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554460732397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554460732397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554460732397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554460732397 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554460733966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554460733967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 18:38:53 2019 " "Processing started: Fri Apr 05 18:38:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554460733967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554460733967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_cpld -c top_cpld " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_cpld -c top_cpld" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554460733967 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1554460734468 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1554460734480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554460734885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 18:38:54 2019 " "Processing ended: Fri Apr 05 18:38:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554460734885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554460734885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554460734885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554460734885 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1554460735496 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554460736822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554460736823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 18:38:56 2019 " "Processing started: Fri Apr 05 18:38:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554460736823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554460736823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_cpld -c top_cpld " "Command: quartus_sta top_cpld -c top_cpld" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554460736823 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1554460737059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554460737373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554460737436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554460737436 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1554460737493 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1554460737593 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/top_cpld.sdc " "Reading SDC File: 'output_files/top_cpld.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1554460737642 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1554460737650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.789 " "Worst-case setup slack is 17.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.789               0.000 clk  " "   17.789               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.547               0.000 CLK_DIV_2  " "   37.547               0.000 CLK_DIV_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   74.020               0.000 CLK_DIV_4  " "   74.020               0.000 CLK_DIV_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554460737698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.657 " "Worst-case hold slack is 1.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.657               0.000 clk  " "    1.657               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.669               0.000 CLK_DIV_4  " "    1.669               0.000 CLK_DIV_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.899               0.000 CLK_DIV_2  " "    1.899               0.000 CLK_DIV_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554460737704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1554460737710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1554460737717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.734 " "Worst-case minimum pulse width slack is 9.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.734               0.000 clk  " "    9.734               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.734               0.000 CLK_DIV_2  " "   19.734               0.000 CLK_DIV_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.734               0.000 CLK_DIV_4  " "   39.734               0.000 CLK_DIV_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554460737722 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1554460737824 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.789 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.789" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737825 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737825 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.789  " "Path #1: Setup slack is 17.789 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : clk_div_2 " "From Node    : clk_div_2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : clk_div_2 " "To Node      : clk_div_2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK_DIV_2 " "Launch Clock : CLK_DIV_2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.724      3.724  R        clock network delay " "     3.724      3.724  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.724      0.000 RR  CELL  clk_div_2\|regout " "     3.724      0.000 RR  CELL  clk_div_2\|regout" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_2 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.635      0.911 RR    IC  clk_div_2\|datad " "     4.635      0.911 RR    IC  clk_div_2\|datad" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_2 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.226      0.591 RR  CELL  clk_div_2 " "     5.226      0.591 RR  CELL  clk_div_2" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_2 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.348      3.348  R        clock network delay " "    23.348      3.348  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.015     -0.333     uTsu  clk_div_2 " "    23.015     -0.333     uTsu  clk_div_2" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_2 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.226 " "Data Arrival Time  :     5.226" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.015 " "Data Required Time :    23.015" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.789  " "Slack              :    17.789 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737826 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 37.547 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 37.547" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK_DIV_2\}\] " "-to_clock \[get_clocks \{CLK_DIV_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 37.547  " "Path #1: Setup slack is 37.547 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : clk_div_4 " "From Node    : clk_div_4" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : clk_div_4 " "To Node      : clk_div_4" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK_DIV_4 " "Launch Clock : CLK_DIV_4" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK_DIV_2 " "Latch Clock  : CLK_DIV_2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.886      5.886  R        clock network delay " "     5.886      5.886  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.886      0.000 RR  CELL  clk_div_4\|regout " "     5.886      0.000 RR  CELL  clk_div_4\|regout" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_4 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.826      0.940 RR    IC  clk_div_4\|datac " "     6.826      0.940 RR    IC  clk_div_4\|datac" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_4 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.630      0.804 RR  CELL  clk_div_4 " "     7.630      0.804 RR  CELL  clk_div_4" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_4 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.510      5.510  R        clock network delay " "    45.510      5.510  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.177     -0.333     uTsu  clk_div_4 " "    45.177     -0.333     uTsu  clk_div_4" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_4 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.630 " "Data Arrival Time  :     7.630" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    45.177 " "Data Required Time :    45.177" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    37.547  " "Slack              :    37.547 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737828 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 74.020 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 74.020" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK_DIV_4\}\] " "-to_clock \[get_clocks \{CLK_DIV_4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737830 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737830 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737830 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737830 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 74.020  " "Path #1: Setup slack is 74.020 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : bale_r " "From Node    : bale_r" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sm.00 " "To Node      : sm.00" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK_DIV_4 " "Launch Clock : CLK_DIV_4" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK_DIV_4 " "Latch Clock  : CLK_DIV_4" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.691     10.691  R        clock network delay " "    10.691     10.691  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.067      0.376     uTco  bale_r " "    11.067      0.376     uTco  bale_r" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bale_r } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.067      0.000 RR  CELL  bale_r\|regout " "    11.067      0.000 RR  CELL  bale_r\|regout" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bale_r } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.034      0.967 RR    IC  always3~3\|datab " "    12.034      0.967 RR    IC  always3~3\|datab" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { always3~3 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.774      0.740 RR  CELL  always3~3\|combout " "    12.774      0.740 RR  CELL  always3~3\|combout" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { always3~3 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.485      0.711 RR    IC  sm~10\|dataa " "    13.485      0.711 RR    IC  sm~10\|dataa" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sm~10 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.399      0.914 RR  CELL  sm~10\|combout " "    14.399      0.914 RR  CELL  sm~10\|combout" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sm~10 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.155      0.756 RR    IC  sm.00\|dataa " "    15.155      0.756 RR    IC  sm.00\|dataa" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sm.00 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.338      1.183 RR  CELL  sm.00 " "    16.338      1.183 RR  CELL  sm.00" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sm.00 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.691     10.691  R        clock network delay " "    90.691     10.691  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.358     -0.333     uTsu  sm.00 " "    90.358     -0.333     uTsu  sm.00" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sm.00 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.338 " "Data Arrival Time  :    16.338" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    90.358 " "Data Required Time :    90.358" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    74.020  " "Slack              :    74.020 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737831 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.657 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.657" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.657  " "Path #1: Hold slack is 1.657 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : clk_div_2 " "From Node    : clk_div_2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : clk_div_2 " "To Node      : clk_div_2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK_DIV_2 " "Launch Clock : CLK_DIV_2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.724      3.724  R        clock network delay " "     3.724      3.724  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.724      0.000 RR  CELL  clk_div_2\|regout " "     3.724      0.000 RR  CELL  clk_div_2\|regout" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_2 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.635      0.911 RR    IC  clk_div_2\|datad " "     4.635      0.911 RR    IC  clk_div_2\|datad" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_2 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.226      0.591 RR  CELL  clk_div_2 " "     5.226      0.591 RR  CELL  clk_div_2" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_2 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.348      3.348  R        clock network delay " "     3.348      3.348  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.569      0.221      uTh  clk_div_2 " "     3.569      0.221      uTh  clk_div_2" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_2 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.226 " "Data Arrival Time  :     5.226" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.569 " "Data Required Time :     3.569" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.657  " "Slack              :     1.657 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737833 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.669 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.669" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK_DIV_4\}\] " "-to_clock \[get_clocks \{CLK_DIV_4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.669  " "Path #1: Hold slack is 1.669 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sm.11 " "From Node    : sm.11" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sm.11 " "To Node      : sm.11" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK_DIV_4 " "Launch Clock : CLK_DIV_4" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK_DIV_4 " "Latch Clock  : CLK_DIV_4" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.691     10.691  R        clock network delay " "    10.691     10.691  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.067      0.376     uTco  sm.11 " "    11.067      0.376     uTco  sm.11" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sm.11 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.067      0.000 RR  CELL  sm.11\|regout " "    11.067      0.000 RR  CELL  sm.11\|regout" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sm.11 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.990      0.923 RR    IC  sm.11\|datad " "    11.990      0.923 RR    IC  sm.11\|datad" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sm.11 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.581      0.591 RR  CELL  sm.11 " "    12.581      0.591 RR  CELL  sm.11" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sm.11 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.691     10.691  R        clock network delay " "    10.691     10.691  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.912      0.221      uTh  sm.11 " "    10.912      0.221      uTh  sm.11" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sm.11 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 38 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.581 " "Data Arrival Time  :    12.581" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.912 " "Data Required Time :    10.912" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.669  " "Slack              :     1.669 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737836 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.899 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.899" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK_DIV_2\}\] " "-to_clock \[get_clocks \{CLK_DIV_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.899  " "Path #1: Hold slack is 1.899 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : clk_div_4 " "From Node    : clk_div_4" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : clk_div_4 " "To Node      : clk_div_4" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK_DIV_4 " "Launch Clock : CLK_DIV_4" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK_DIV_2 " "Latch Clock  : CLK_DIV_2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.886      5.886  R        clock network delay " "     5.886      5.886  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.886      0.000 RR  CELL  clk_div_4\|regout " "     5.886      0.000 RR  CELL  clk_div_4\|regout" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_4 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.826      0.940 RR    IC  clk_div_4\|datac " "     6.826      0.940 RR    IC  clk_div_4\|datac" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_4 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.630      0.804 RR  CELL  clk_div_4 " "     7.630      0.804 RR  CELL  clk_div_4" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_4 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.510      5.510  R        clock network delay " "     5.510      5.510  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.731      0.221      uTh  clk_div_4 " "     5.731      0.221      uTh  clk_div_4" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div_4 } "NODE_NAME" } } { "rtl/top_cpld.v" "" { Text "D:/Project/PC104/pc104mvb/isa_bus/rtl/top_cpld.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.630 " "Data Arrival Time  :     7.630" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.731 " "Data Required Time :     5.731" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.899  " "Slack              :     1.899 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737838 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.734 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.734" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clk\}\] " "Targets: \[get_clocks \{clk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737839 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737839 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737839 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737839 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.734  " "Path #1: slack is 9.734 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : clk_div_2 " "Node             : clk_div_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clk " "Clock            : clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           clk " "     0.000      0.000           clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.163      1.163 RR  CELL  clk\|combout " "     1.163      1.163 RR  CELL  clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.430      1.267 RR    IC  clk_div_2\|clk " "     2.430      1.267 RR    IC  clk_div_2\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.348      0.918 RR  CELL  clk_div_2 " "     3.348      0.918 RR  CELL  clk_div_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           clk " "    10.000      0.000           clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.163      1.163 FF  CELL  clk\|combout " "    11.163      1.163 FF  CELL  clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.430      1.267 FF    IC  clk_div_2\|clk " "    12.430      1.267 FF    IC  clk_div_2\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.348      0.918 FF  CELL  clk_div_2 " "    13.348      0.918 FF  CELL  clk_div_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.266 " "Required Width   :     0.266" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.734 " "Slack            :     9.734" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737841 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.734 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.734" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK_DIV_2\}\] " "Targets: \[get_clocks \{CLK_DIV_2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.734  " "Path #1: slack is 19.734 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : clk_div_4 " "Node             : clk_div_4" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK_DIV_2 " "Clock            : CLK_DIV_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           clk " "     0.000      0.000           clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.163      1.163 RR  CELL  clk\|combout " "     1.163      1.163 RR  CELL  clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.430      1.267 RR    IC  clk_div_2\|clk " "     2.430      1.267 RR    IC  clk_div_2\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.348      0.918 RR  CELL  clk_div_2 " "     3.348      0.918 RR  CELL  clk_div_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.348      0.000 RR  CELL  clk_div_2\|regout " "     3.348      0.000 RR  CELL  clk_div_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.216      0.868 RR    IC  clk_div_4\|clk " "     4.216      0.868 RR    IC  clk_div_4\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.134      0.918 RR  CELL  clk_div_4 " "     5.134      0.918 RR  CELL  clk_div_4" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           clk " "    20.000      0.000           clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.163      1.163 RR  CELL  clk\|combout " "    21.163      1.163 RR  CELL  clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.430      1.267 RR    IC  clk_div_2\|clk " "    22.430      1.267 RR    IC  clk_div_2\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.348      0.918 RR  CELL  clk_div_2 " "    23.348      0.918 RR  CELL  clk_div_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.348      0.000 FF  CELL  clk_div_2\|regout " "    23.348      0.000 FF  CELL  clk_div_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.216      0.868 FF    IC  clk_div_4\|clk " "    24.216      0.868 FF    IC  clk_div_4\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.134      0.918 FF  CELL  clk_div_4 " "    25.134      0.918 FF  CELL  clk_div_4" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.266 " "Required Width   :     0.266" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    20.000 " "Actual Width     :    20.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.734 " "Slack            :    19.734" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737842 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 39.734 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 39.734" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK_DIV_4\}\] " "Targets: \[get_clocks \{CLK_DIV_4\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737843 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737843 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737843 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737843 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 39.734  " "Path #1: slack is 39.734 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : bale_r " "Node             : bale_r" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK_DIV_4 " "Clock            : CLK_DIV_4" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           clk " "     0.000      0.000           clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.163      1.163 RR  CELL  clk\|combout " "     1.163      1.163 RR  CELL  clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.430      1.267 RR    IC  clk_div_2\|clk " "     2.430      1.267 RR    IC  clk_div_2\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.348      0.918 RR  CELL  clk_div_2 " "     3.348      0.918 RR  CELL  clk_div_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.348      0.000 RR  CELL  clk_div_2\|regout " "     3.348      0.000 RR  CELL  clk_div_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.216      0.868 RR    IC  clk_div_4\|clk " "     4.216      0.868 RR    IC  clk_div_4\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.134      0.918 RR  CELL  clk_div_4 " "     5.134      0.918 RR  CELL  clk_div_4" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.134      0.000 RR  CELL  clk_div_4\|regout " "     5.134      0.000 RR  CELL  clk_div_4\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.021      3.887 RR    IC  bale_r\|clk " "     9.021      3.887 RR    IC  bale_r\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.939      0.918 RR  CELL  bale_r " "     9.939      0.918 RR  CELL  bale_r" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           clk " "    40.000      0.000           clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.163      1.163 RR  CELL  clk\|combout " "    41.163      1.163 RR  CELL  clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.430      1.267 RR    IC  clk_div_2\|clk " "    42.430      1.267 RR    IC  clk_div_2\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    43.348      0.918 RR  CELL  clk_div_2 " "    43.348      0.918 RR  CELL  clk_div_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    43.348      0.000 RR  CELL  clk_div_2\|regout " "    43.348      0.000 RR  CELL  clk_div_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    44.216      0.868 RR    IC  clk_div_4\|clk " "    44.216      0.868 RR    IC  clk_div_4\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    45.134      0.918 RR  CELL  clk_div_4 " "    45.134      0.918 RR  CELL  clk_div_4" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    45.134      0.000 FF  CELL  clk_div_4\|regout " "    45.134      0.000 FF  CELL  clk_div_4\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.021      3.887 FF    IC  bale_r\|clk " "    49.021      3.887 FF    IC  bale_r\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.939      0.918 FF  CELL  bale_r " "    49.939      0.918 FF  CELL  bale_r" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.266 " "Required Width   :     0.266" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    39.734 " "Slack            :    39.734" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1554460737844 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554460737862 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554460737863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554460737973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 18:38:57 2019 " "Processing ended: Fri Apr 05 18:38:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554460737973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554460737973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554460737973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554460737973 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554460739591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554460739592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 18:38:59 2019 " "Processing started: Fri Apr 05 18:38:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554460739592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554460739592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_cpld -c top_cpld " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_cpld -c top_cpld" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554460739592 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "top_cpld.vo top_cpld_v.sdo D:/Project/PC104/pc104mvb/isa_bus/simulation/modelsim/ simulation " "Generated files \"top_cpld.vo\" and \"top_cpld_v.sdo\" in directory \"D:/Project/PC104/pc104mvb/isa_bus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1554460740122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554460740231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 18:39:00 2019 " "Processing ended: Fri Apr 05 18:39:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554460740231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554460740231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554460740231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554460740231 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3 s " "Quartus II Full Compilation was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554460740839 ""}
