ARM GAS  C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Error_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	Error_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	Error_Handler:
  27              	.LFB135:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "spi.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** #include "NRF24L01.h"
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END Includes */
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s 			page 2


  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PD */
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** uint8_t tx_buf[33] = "slave-3";
  50:Core/Src/main.c **** uint8_t rx_buf[33];
  51:Core/Src/main.c **** uint8_t slave_id = 3;   //0~3
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /**
  66:Core/Src/main.c ****   * @brief  The application entry point.
  67:Core/Src/main.c ****   * @retval int
  68:Core/Src/main.c ****   */
  69:Core/Src/main.c **** int main(void)
  70:Core/Src/main.c **** {
  71:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* USER CODE END 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  78:Core/Src/main.c ****   HAL_Init();
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE END Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Configure the system clock */
  85:Core/Src/main.c ****   SystemClock_Config();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s 			page 3


  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE END SysInit */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Initialize all configured peripherals */
  92:Core/Src/main.c ****   MX_GPIO_Init();
  93:Core/Src/main.c ****   MX_USART1_UART_Init();
  94:Core/Src/main.c ****   MX_SPI2_Init();
  95:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** 	while(NRF24L01_Check())
  98:Core/Src/main.c **** 	{
  99:Core/Src/main.c ****     printf("Can not find NRF24L01\r\n"); 
 100:Core/Src/main.c **** 		HAL_Delay(1000);
 101:Core/Src/main.c **** 	}
 102:Core/Src/main.c ****   printf("NRF24L01 connect sucessfullt\r\n");
 103:Core/Src/main.c ****   NRF24L01_TX_Mode(slave_id);
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE END 2 */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Infinite loop */
 108:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 109:Core/Src/main.c ****   while (1)
 110:Core/Src/main.c ****   {
 111:Core/Src/main.c ****     /* USER CODE END WHILE */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     //从机
 116:Core/Src/main.c ****     //先处于RX_Mode，每个从机所处的RX_Mode通道一致
 117:Core/Src/main.c ****     //接收成功，表示选中此机，转为TX_Mode
 118:Core/Src/main.c ****     //接收到应答帧后转为RX_Mode,循环上述过程
 119:Core/Src/main.c ****     /*
 120:Core/Src/main.c ****     NRF24L01_RX_Mode(0);
 121:Core/Src/main.c ****     if(NRF24L01_RxPacket(rx_buf)==0)
 122:Core/Src/main.c ****     {      
 123:Core/Src/main.c ****       printf("Select Channel 0!\r\n");
 124:Core/Src/main.c ****       HAL_Delay(1000);    
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****       NRF24L01_TX_Mode(0);
 127:Core/Src/main.c ****       if(NRF24L01_TxPacket(tx_buf)==TX_OK)
 128:Core/Src/main.c ****       {
 129:Core/Src/main.c ****         printf("Channel 0 send successfully!\r\n");
 130:Core/Src/main.c ****       }
 131:Core/Src/main.c ****       else
 132:Core/Src/main.c ****       {
 133:Core/Src/main.c ****         printf("Channel 0 send fail!\r\n");
 134:Core/Src/main.c ****       }     
 135:Core/Src/main.c ****     }
 136:Core/Src/main.c ****     else
 137:Core/Src/main.c ****     {
 138:Core/Src/main.c ****       printf("Channel 0 do not be selected!\r\n");
 139:Core/Src/main.c ****     }
 140:Core/Src/main.c ****     */
 141:Core/Src/main.c ****     /*从机，一直发模式*/
 142:Core/Src/main.c ****     
 143:Core/Src/main.c ****     if(NRF24L01_TxPacket(tx_buf)==TX_OK)
 144:Core/Src/main.c ****     {
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s 			page 4


 145:Core/Src/main.c ****       printf("Channel %d send successfully!\r\n",slave_id);
 146:Core/Src/main.c ****     }
 147:Core/Src/main.c ****     else
 148:Core/Src/main.c ****     {
 149:Core/Src/main.c ****       printf("Channel %d send fail!\r\n",slave_id);
 150:Core/Src/main.c ****     } 
 151:Core/Src/main.c ****     
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   }
 154:Core/Src/main.c ****   /* USER CODE END 3 */
 155:Core/Src/main.c **** }
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /**
 158:Core/Src/main.c ****   * @brief System Clock Configuration
 159:Core/Src/main.c ****   * @retval None
 160:Core/Src/main.c ****   */
 161:Core/Src/main.c **** void SystemClock_Config(void)
 162:Core/Src/main.c **** {
 163:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 164:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 167:Core/Src/main.c ****   */
 168:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 171:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 172:Core/Src/main.c ****   */
 173:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 181:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 182:Core/Src/main.c ****   {
 183:Core/Src/main.c ****     Error_Handler();
 184:Core/Src/main.c ****   }
 185:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 186:Core/Src/main.c ****   */
 187:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 188:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 189:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 190:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 191:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 195:Core/Src/main.c ****   {
 196:Core/Src/main.c ****     Error_Handler();
 197:Core/Src/main.c ****   }
 198:Core/Src/main.c **** }
 199:Core/Src/main.c **** 
 200:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 201:Core/Src/main.c **** 
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s 			page 5


 202:Core/Src/main.c **** /* USER CODE END 4 */
 203:Core/Src/main.c **** 
 204:Core/Src/main.c **** /**
 205:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 206:Core/Src/main.c ****   * @retval None
 207:Core/Src/main.c ****   */
 208:Core/Src/main.c **** void Error_Handler(void)
 209:Core/Src/main.c **** {
  29              		.loc 1 209 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 210:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 211:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 212:Core/Src/main.c ****   __disable_irq();
  35              		.loc 1 212 3 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
  38              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s 			page 6


  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s 			page 7


  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  39              		.loc 2 140 27 view .LVU2
  40              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 142 3 view .LVU3
  42              		.syntax unified
  43              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s 			page 8


  47              		.syntax unified
  48              	.L2:
  49              	.LBE5:
  50              	.LBE4:
 213:Core/Src/main.c ****   while (1)
  51              		.loc 1 213 3 discriminator 1 view .LVU4
 214:Core/Src/main.c ****   {
 215:Core/Src/main.c ****   }
  52              		.loc 1 215 3 discriminator 1 view .LVU5
 213:Core/Src/main.c ****   while (1)
  53              		.loc 1 213 9 discriminator 1 view .LVU6
  54 0002 FEE7     		b	.L2
  55              		.cfi_endproc
  56              	.LFE135:
  58              		.section	.text.SystemClock_Config,"ax",%progbits
  59              		.align	1
  60              		.global	SystemClock_Config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  64              		.fpu fpv4-sp-d16
  66              	SystemClock_Config:
  67              	.LFB134:
 162:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  68              		.loc 1 162 1 view -0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 80
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72 0000 00B5     		push	{lr}
  73              	.LCFI0:
  74              		.cfi_def_cfa_offset 4
  75              		.cfi_offset 14, -4
  76 0002 95B0     		sub	sp, sp, #84
  77              	.LCFI1:
  78              		.cfi_def_cfa_offset 88
 163:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  79              		.loc 1 163 3 view .LVU8
 163:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  80              		.loc 1 163 22 is_stmt 0 view .LVU9
  81 0004 3022     		movs	r2, #48
  82 0006 0021     		movs	r1, #0
  83 0008 08A8     		add	r0, sp, #32
  84 000a FFF7FEFF 		bl	memset
  85              	.LVL0:
 164:Core/Src/main.c **** 
  86              		.loc 1 164 3 is_stmt 1 view .LVU10
 164:Core/Src/main.c **** 
  87              		.loc 1 164 22 is_stmt 0 view .LVU11
  88 000e 0023     		movs	r3, #0
  89 0010 0393     		str	r3, [sp, #12]
  90 0012 0493     		str	r3, [sp, #16]
  91 0014 0593     		str	r3, [sp, #20]
  92 0016 0693     		str	r3, [sp, #24]
  93 0018 0793     		str	r3, [sp, #28]
 168:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
  94              		.loc 1 168 3 is_stmt 1 view .LVU12
  95              	.LBB6:
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s 			page 9


 168:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
  96              		.loc 1 168 3 view .LVU13
  97 001a 0193     		str	r3, [sp, #4]
 168:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
  98              		.loc 1 168 3 view .LVU14
  99 001c 204A     		ldr	r2, .L9
 100 001e 116C     		ldr	r1, [r2, #64]
 101 0020 41F08051 		orr	r1, r1, #268435456
 102 0024 1164     		str	r1, [r2, #64]
 168:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 103              		.loc 1 168 3 view .LVU15
 104 0026 126C     		ldr	r2, [r2, #64]
 105 0028 02F08052 		and	r2, r2, #268435456
 106 002c 0192     		str	r2, [sp, #4]
 168:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 107              		.loc 1 168 3 view .LVU16
 108 002e 019A     		ldr	r2, [sp, #4]
 109              	.LBE6:
 168:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 110              		.loc 1 168 3 view .LVU17
 169:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 111              		.loc 1 169 3 view .LVU18
 112              	.LBB7:
 169:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 113              		.loc 1 169 3 view .LVU19
 114 0030 0293     		str	r3, [sp, #8]
 169:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 115              		.loc 1 169 3 view .LVU20
 116 0032 1C4A     		ldr	r2, .L9+4
 117 0034 1368     		ldr	r3, [r2]
 118 0036 23F44043 		bic	r3, r3, #49152
 119 003a 43F40043 		orr	r3, r3, #32768
 120 003e 1360     		str	r3, [r2]
 169:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 121              		.loc 1 169 3 view .LVU21
 122 0040 1368     		ldr	r3, [r2]
 123 0042 03F44043 		and	r3, r3, #49152
 124 0046 0293     		str	r3, [sp, #8]
 169:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 125              		.loc 1 169 3 view .LVU22
 126 0048 029B     		ldr	r3, [sp, #8]
 127              	.LBE7:
 169:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 128              		.loc 1 169 3 view .LVU23
 173:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 129              		.loc 1 173 3 view .LVU24
 173:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 130              		.loc 1 173 36 is_stmt 0 view .LVU25
 131 004a 0123     		movs	r3, #1
 132 004c 0893     		str	r3, [sp, #32]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 133              		.loc 1 174 3 is_stmt 1 view .LVU26
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 134              		.loc 1 174 30 is_stmt 0 view .LVU27
 135 004e 4FF48033 		mov	r3, #65536
 136 0052 0993     		str	r3, [sp, #36]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s 			page 10


 137              		.loc 1 175 3 is_stmt 1 view .LVU28
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 138              		.loc 1 175 34 is_stmt 0 view .LVU29
 139 0054 0223     		movs	r3, #2
 140 0056 0E93     		str	r3, [sp, #56]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 141              		.loc 1 176 3 is_stmt 1 view .LVU30
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 142              		.loc 1 176 35 is_stmt 0 view .LVU31
 143 0058 4FF48002 		mov	r2, #4194304
 144 005c 0F92     		str	r2, [sp, #60]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 145              		.loc 1 177 3 is_stmt 1 view .LVU32
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 146              		.loc 1 177 30 is_stmt 0 view .LVU33
 147 005e 1922     		movs	r2, #25
 148 0060 1092     		str	r2, [sp, #64]
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 149              		.loc 1 178 3 is_stmt 1 view .LVU34
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 150              		.loc 1 178 30 is_stmt 0 view .LVU35
 151 0062 9022     		movs	r2, #144
 152 0064 1192     		str	r2, [sp, #68]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 153              		.loc 1 179 3 is_stmt 1 view .LVU36
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 154              		.loc 1 179 30 is_stmt 0 view .LVU37
 155 0066 1293     		str	r3, [sp, #72]
 180:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 156              		.loc 1 180 3 is_stmt 1 view .LVU38
 180:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 157              		.loc 1 180 30 is_stmt 0 view .LVU39
 158 0068 0423     		movs	r3, #4
 159 006a 1393     		str	r3, [sp, #76]
 181:Core/Src/main.c ****   {
 160              		.loc 1 181 3 is_stmt 1 view .LVU40
 181:Core/Src/main.c ****   {
 161              		.loc 1 181 7 is_stmt 0 view .LVU41
 162 006c 08A8     		add	r0, sp, #32
 163 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
 164              	.LVL1:
 181:Core/Src/main.c ****   {
 165              		.loc 1 181 6 view .LVU42
 166 0072 80B9     		cbnz	r0, .L7
 187:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 167              		.loc 1 187 3 is_stmt 1 view .LVU43
 187:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 168              		.loc 1 187 31 is_stmt 0 view .LVU44
 169 0074 0F23     		movs	r3, #15
 170 0076 0393     		str	r3, [sp, #12]
 189:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 171              		.loc 1 189 3 is_stmt 1 view .LVU45
 189:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 172              		.loc 1 189 34 is_stmt 0 view .LVU46
 173 0078 0221     		movs	r1, #2
 174 007a 0491     		str	r1, [sp, #16]
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s 			page 11


 175              		.loc 1 190 3 is_stmt 1 view .LVU47
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 176              		.loc 1 190 35 is_stmt 0 view .LVU48
 177 007c 0023     		movs	r3, #0
 178 007e 0593     		str	r3, [sp, #20]
 191:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 179              		.loc 1 191 3 is_stmt 1 view .LVU49
 191:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 180              		.loc 1 191 36 is_stmt 0 view .LVU50
 181 0080 4FF48053 		mov	r3, #4096
 182 0084 0693     		str	r3, [sp, #24]
 192:Core/Src/main.c **** 
 183              		.loc 1 192 3 is_stmt 1 view .LVU51
 192:Core/Src/main.c **** 
 184              		.loc 1 192 36 is_stmt 0 view .LVU52
 185 0086 0793     		str	r3, [sp, #28]
 194:Core/Src/main.c ****   {
 186              		.loc 1 194 3 is_stmt 1 view .LVU53
 194:Core/Src/main.c ****   {
 187              		.loc 1 194 7 is_stmt 0 view .LVU54
 188 0088 03A8     		add	r0, sp, #12
 189 008a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 190              	.LVL2:
 194:Core/Src/main.c ****   {
 191              		.loc 1 194 6 view .LVU55
 192 008e 20B9     		cbnz	r0, .L8
 198:Core/Src/main.c **** 
 193              		.loc 1 198 1 view .LVU56
 194 0090 15B0     		add	sp, sp, #84
 195              	.LCFI2:
 196              		.cfi_remember_state
 197              		.cfi_def_cfa_offset 4
 198              		@ sp needed
 199 0092 5DF804FB 		ldr	pc, [sp], #4
 200              	.L7:
 201              	.LCFI3:
 202              		.cfi_restore_state
 183:Core/Src/main.c ****   }
 203              		.loc 1 183 5 is_stmt 1 view .LVU57
 204 0096 FFF7FEFF 		bl	Error_Handler
 205              	.LVL3:
 206              	.L8:
 196:Core/Src/main.c ****   }
 207              		.loc 1 196 5 view .LVU58
 208 009a FFF7FEFF 		bl	Error_Handler
 209              	.LVL4:
 210              	.L10:
 211 009e 00BF     		.align	2
 212              	.L9:
 213 00a0 00380240 		.word	1073887232
 214 00a4 00700040 		.word	1073770496
 215              		.cfi_endproc
 216              	.LFE134:
 218              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 219              		.align	2
 220              	.LC0:
 221 0000 43616E20 		.ascii	"Can not find NRF24L01\015\000"
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s 			page 12


 221      6E6F7420 
 221      66696E64 
 221      204E5246 
 221      32344C30 
 222 0017 00       		.align	2
 223              	.LC1:
 224 0018 4E524632 		.ascii	"NRF24L01 connect sucessfullt\015\000"
 224      344C3031 
 224      20636F6E 
 224      6E656374 
 224      20737563 
 225 0036 0000     		.align	2
 226              	.LC2:
 227 0038 4368616E 		.ascii	"Channel %d send successfully!\015\012\000"
 227      6E656C20 
 227      25642073 
 227      656E6420 
 227      73756363 
 228              		.align	2
 229              	.LC3:
 230 0058 4368616E 		.ascii	"Channel %d send fail!\015\012\000"
 230      6E656C20 
 230      25642073 
 230      656E6420 
 230      6661696C 
 231              		.section	.text.main,"ax",%progbits
 232              		.align	1
 233              		.global	main
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 237              		.fpu fpv4-sp-d16
 239              	main:
 240              	.LFB133:
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 241              		.loc 1 70 1 view -0
 242              		.cfi_startproc
 243              		@ Volatile: function does not return.
 244              		@ args = 0, pretend = 0, frame = 0
 245              		@ frame_needed = 0, uses_anonymous_args = 0
 246 0000 08B5     		push	{r3, lr}
 247              	.LCFI4:
 248              		.cfi_def_cfa_offset 8
 249              		.cfi_offset 3, -8
 250              		.cfi_offset 14, -4
  78:Core/Src/main.c **** 
 251              		.loc 1 78 3 view .LVU60
 252 0002 FFF7FEFF 		bl	HAL_Init
 253              	.LVL5:
  85:Core/Src/main.c **** 
 254              		.loc 1 85 3 view .LVU61
 255 0006 FFF7FEFF 		bl	SystemClock_Config
 256              	.LVL6:
  92:Core/Src/main.c ****   MX_USART1_UART_Init();
 257              		.loc 1 92 3 view .LVU62
 258 000a FFF7FEFF 		bl	MX_GPIO_Init
 259              	.LVL7:
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s 			page 13


  93:Core/Src/main.c ****   MX_SPI2_Init();
 260              		.loc 1 93 3 view .LVU63
 261 000e FFF7FEFF 		bl	MX_USART1_UART_Init
 262              	.LVL8:
  94:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 263              		.loc 1 94 3 view .LVU64
 264 0012 FFF7FEFF 		bl	MX_SPI2_Init
 265              	.LVL9:
  97:Core/Src/main.c **** 	{
 266              		.loc 1 97 2 view .LVU65
  97:Core/Src/main.c **** 	{
 267              		.loc 1 97 7 is_stmt 0 view .LVU66
 268 0016 06E0     		b	.L12
 269              	.L13:
  99:Core/Src/main.c **** 		HAL_Delay(1000);
 270              		.loc 1 99 5 is_stmt 1 view .LVU67
 271 0018 1148     		ldr	r0, .L18
 272 001a FFF7FEFF 		bl	puts
 273              	.LVL10:
 100:Core/Src/main.c **** 	}
 274              		.loc 1 100 3 view .LVU68
 275 001e 4FF47A70 		mov	r0, #1000
 276 0022 FFF7FEFF 		bl	HAL_Delay
 277              	.LVL11:
 278              	.L12:
  97:Core/Src/main.c **** 	{
 279              		.loc 1 97 7 view .LVU69
  97:Core/Src/main.c **** 	{
 280              		.loc 1 97 8 is_stmt 0 view .LVU70
 281 0026 FFF7FEFF 		bl	NRF24L01_Check
 282              	.LVL12:
  97:Core/Src/main.c **** 	{
 283              		.loc 1 97 7 view .LVU71
 284 002a 0028     		cmp	r0, #0
 285 002c F4D1     		bne	.L13
 102:Core/Src/main.c ****   NRF24L01_TX_Mode(slave_id);
 286              		.loc 1 102 3 is_stmt 1 view .LVU72
 287 002e 0D48     		ldr	r0, .L18+4
 288 0030 FFF7FEFF 		bl	puts
 289              	.LVL13:
 103:Core/Src/main.c **** 
 290              		.loc 1 103 3 view .LVU73
 291 0034 0C4B     		ldr	r3, .L18+8
 292 0036 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 293 0038 FFF7FEFF 		bl	NRF24L01_TX_Mode
 294              	.LVL14:
 295 003c 04E0     		b	.L14
 296              	.L15:
 149:Core/Src/main.c ****     } 
 297              		.loc 1 149 7 view .LVU74
 298 003e 0A4B     		ldr	r3, .L18+8
 299 0040 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 300 0042 0A48     		ldr	r0, .L18+12
 301 0044 FFF7FEFF 		bl	printf
 302              	.LVL15:
 303              	.L14:
 109:Core/Src/main.c ****   {
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s 			page 14


 304              		.loc 1 109 3 view .LVU75
 143:Core/Src/main.c ****     {
 305              		.loc 1 143 5 view .LVU76
 143:Core/Src/main.c ****     {
 306              		.loc 1 143 8 is_stmt 0 view .LVU77
 307 0048 0948     		ldr	r0, .L18+16
 308 004a FFF7FEFF 		bl	NRF24L01_TxPacket
 309              	.LVL16:
 143:Core/Src/main.c ****     {
 310              		.loc 1 143 7 view .LVU78
 311 004e 2028     		cmp	r0, #32
 312 0050 F5D1     		bne	.L15
 145:Core/Src/main.c ****     }
 313              		.loc 1 145 7 is_stmt 1 view .LVU79
 314 0052 054B     		ldr	r3, .L18+8
 315 0054 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 316 0056 0748     		ldr	r0, .L18+20
 317 0058 FFF7FEFF 		bl	printf
 318              	.LVL17:
 319 005c F4E7     		b	.L14
 320              	.L19:
 321 005e 00BF     		.align	2
 322              	.L18:
 323 0060 00000000 		.word	.LC0
 324 0064 18000000 		.word	.LC1
 325 0068 00000000 		.word	.LANCHOR0
 326 006c 58000000 		.word	.LC3
 327 0070 00000000 		.word	.LANCHOR1
 328 0074 38000000 		.word	.LC2
 329              		.cfi_endproc
 330              	.LFE133:
 332              		.global	slave_id
 333              		.comm	rx_buf,33,4
 334              		.global	tx_buf
 335              		.section	.data.slave_id,"aw"
 336              		.set	.LANCHOR0,. + 0
 339              	slave_id:
 340 0000 03       		.byte	3
 341              		.section	.data.tx_buf,"aw"
 342              		.align	2
 343              		.set	.LANCHOR1,. + 0
 346              	tx_buf:
 347 0000 736C6176 		.ascii	"slave-3\000"
 347      652D3300 
 348 0008 00000000 		.space	25
 348      00000000 
 348      00000000 
 348      00000000 
 348      00000000 
 349              		.text
 350              	.Letext0:
 351              		.file 3 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\machine\\_default_types.h"
 352              		.file 4 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 353              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 354              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 355              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 356              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s 			page 15


 357              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 358              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 359              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 360              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 361              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 362              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 363              		.file 15 "Core/Inc/spi.h"
 364              		.file 16 "Core/Inc/usart.h"
 365              		.file 17 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\sys\\lock.h"
 366              		.file 18 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\sys\\_types.h"
 367              		.file 19 "d:\\vs_code_stm32\\9 2019-q4-major\\lib\\gcc\\arm-none-eabi\\9.2.1\\include\\stddef.h"
 368              		.file 20 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\sys\\reent.h"
 369              		.file 21 "Core/Inc/gpio.h"
 370              		.file 22 "<built-in>"
 371              		.file 23 "Core/Inc/NRF24L01.h"
 372              		.file 24 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\stdio.h"
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s:18     .text.Error_Handler:00000000 $t
C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s:26     .text.Error_Handler:00000000 Error_Handler
C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s:59     .text.SystemClock_Config:00000000 $t
C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s:66     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s:213    .text.SystemClock_Config:000000a0 $d
C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s:219    .rodata.main.str1.4:00000000 $d
C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s:232    .text.main:00000000 $t
C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s:239    .text.main:00000000 main
C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s:323    .text.main:00000060 $d
C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s:339    .data.slave_id:00000000 slave_id
                            *COM*:00000021 rx_buf
C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s:346    .data.tx_buf:00000000 tx_buf
C:\Users\Kiana\AppData\Local\Temp\cclTLFhE.s:342    .data.tx_buf:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_SPI2_Init
puts
HAL_Delay
NRF24L01_Check
NRF24L01_TX_Mode
printf
NRF24L01_TxPacket
