Running PRESTO HDLC
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_types.vhd
Compiling Package Declaration MASTERAGENT_TYPES
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd
Compiling Entity Declaration MASTERAGENT_OPERATIONS
Compiling Architecture BEHAV of MASTERAGENT_OPERATIONS
-- Compiling Source File /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent.vhd
Compiling Entity Declaration MASTERAGENT_MODULE
Compiling Architecture MASTERAGENT_ARCH of MASTERAGENT_MODULE
Presto compilation completed successfully.
Loading db file '/import/home/deutschmann/Operation-Level-Synthesis/NangateOpenCellLibrary/NangateOpenCellLibrary_typical.db'
Error: Required argument 'attribute_value' was not found (CMD-007)
Loading db file '/import/public/Linux/synopsys/DesignCompiler/libraries/syn/gtech.db'
Loading db file '/import/public/Linux/synopsys/DesignCompiler/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 114 in file
	'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           116            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MasterAgent_module line 187 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  active_state_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MasterAgent_module'.
Information: Building the design 'MasterAgent_operations'. (HDL-193)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd:65: The initial value for signal 'agent_to_bus_resp_re_1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd:66: The initial value for signal 'agent_to_bus_resp_re' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd:67: The initial value for signal 'nextsection_reg' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd:68: The initial value for signal 'agent_to_bus_sig_reg_1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd:69: The initial value for signal 'agent_to_bus_sig_reg_3' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd:70: The initial value for signal 'agent_to_bus_sig_reg_4' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd:71: The initial value for signal 'agent_to_bus_sig_reg_5' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd:72: The initial value for signal 'agent_to_bus_sig_reg' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd:73: The initial value for signal 'agent_to_bus_req_reg' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd:74: The initial value for signal 'section_reg' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd:75: The initial value for signal 'agent_to_master_noti' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd:76: The initial value for signal 'master_to_agent_noti' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd:77: The initial value for signal 'ap_CS_fsm' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 285 in file
	'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           287            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MasterAgent_operations line 91 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| agent_to_bus_req_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine MasterAgent_operations line 103 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| agent_to_bus_resp_re_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine MasterAgent_operations line 117 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| agent_to_bus_resp_re_1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| agent_to_bus_resp_re_1_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine MasterAgent_operations line 133 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| agent_to_bus_sig_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine MasterAgent_operations line 147 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| agent_to_bus_sig_reg_1_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine MasterAgent_operations line 161 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| agent_to_bus_sig_reg_3_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine MasterAgent_operations line 175 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| agent_to_bus_sig_reg_4_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine MasterAgent_operations line 189 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| agent_to_bus_sig_reg_5_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine MasterAgent_operations line 203 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| agent_to_master_noti_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine MasterAgent_operations line 217 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ap_CS_fsm_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MasterAgent_operations line 227 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| master_to_agent_noti_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine MasterAgent_operations line 241 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| nextsection_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| nextsection_reg_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MasterAgent_operations line 261 in file
		'/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   section_reg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   section_reg_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 131 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MasterAgent_operations'
Information: The register 'ap_CS_fsm_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'agent_to_bus_resp_re_1_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'MasterAgent_module'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1035.8      0.00       0.0       0.0
    0:00:00    1035.8      0.00       0.0       0.0
    0:00:00    1035.8      0.00       0.0       0.0
    0:00:00    1035.8      0.00       0.0       0.0
    0:00:00    1035.8      0.00       0.0       0.0
    0:00:00     850.7      0.00       0.0       0.0
    0:00:00     850.7      0.00       0.0       0.0
    0:00:00     850.7      0.00       0.0       0.0
    0:00:00     850.7      0.00       0.0       0.0
    0:00:00     850.7      0.00       0.0       0.0
    0:00:00     850.7      0.00       0.0       0.0
    0:00:00     850.7      0.00       0.0       0.0
    0:00:00     850.7      0.00       0.0       0.0



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     850.7      0.00       0.0       0.0
    0:00:00     850.7      0.00       0.0       0.0
    0:00:00     850.7      0.00       0.0       0.0


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL
   ELAPSED            WORST NEG   SETUP    DESIGN
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     850.7      0.00       0.0       0.0
    0:00:00     850.7      0.00       0.0       0.0
    0:00:00     849.6      0.00       0.0       0.0
    0:00:00     849.1      0.00       0.0       0.0
    0:00:00     848.8      0.00       0.0       0.0
    0:00:00     848.3      0.00       0.0       0.0
    0:00:00     848.3      0.00       0.0       0.0
    0:00:00     848.3      0.00       0.0       0.0
    0:00:00     848.3      0.00       0.0       0.0
    0:00:00     848.0      0.00       0.0       0.0
    0:00:00     848.0      0.00       0.0       0.0
    0:00:00     848.0      0.00       0.0       0.0
    0:00:00     848.0      0.00       0.0       0.0
    0:00:00     848.0      0.00       0.0       0.0
    0:00:00     848.0      0.00       0.0       0.0
    0:00:00     848.0      0.00       0.0       0.0
Loading db file '/import/home/deutschmann/Operation-Level-Synthesis/NangateOpenCellLibrary/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios


  Optimization Complete
  ---------------------

Thank you...
