OpenROAD 0a6d0fd469bc674417036342994520ee2e0a2727 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/mult_sec_16/runs/RUN_2023.12.07_19.21.57/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/facundo/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 4.0
[INFO]: Setting input delay to: 4.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult_sec_16
Die area:                 ( 0 0 ) ( 86175 96895 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     837
Number of terminals:      69
Number of snets:          2
Number of nets:           407

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 133.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 11945.
[INFO DRT-0033] mcon shape region query size = 9044.
[INFO DRT-0033] met1 shape region query size = 2384.
[INFO DRT-0033] via shape region query size = 560.
[INFO DRT-0033] met2 shape region query size = 369.
[INFO DRT-0033] via2 shape region query size = 448.
[INFO DRT-0033] met3 shape region query size = 370.
[INFO DRT-0033] via3 shape region query size = 448.
[INFO DRT-0033] met4 shape region query size = 160.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 395 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 115 unique inst patterns.
[INFO DRT-0084]   Complete 226 groups.
#scanned instances     = 837
#unique  instances     = 133
#stdCellGenAp          = 3197
#stdCellValidPlanarAp  = 7
#stdCellValidViaAp     = 2431
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1134
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:10, memory = 117.88 (MB), peak = 117.88 (MB)

Number of guides:     2584

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 12 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 872.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 634.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 356.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 37.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1229 vertical wires in 1 frboxes and 671 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 144 vertical wires in 1 frboxes and 228 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 121.26 (MB), peak = 124.56 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 121.26 (MB), peak = 124.56 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 146.05 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:04, memory = 153.23 (MB).
    Completing 30% with 57 violations.
    elapsed time = 00:00:06, memory = 153.23 (MB).
    Completing 40% with 86 violations.
    elapsed time = 00:00:07, memory = 153.23 (MB).
[INFO DRT-0199]   Number of violations = 190.
Viol/Layer        met1   met2   met3
Metal Spacing       21      5      5
Recheck             68     12      0
Short               69     10      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:08, memory = 483.86 (MB), peak = 483.86 (MB)
Total wire length = 8314 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4043 um.
Total wire length on LAYER met2 = 4011 um.
Total wire length on LAYER met3 = 203 um.
Total wire length on LAYER met4 = 56 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2264.
Up-via summary (total 2264):.

-----------------------
 FR_MASTERSLICE       0
            li1    1133
           met1    1084
           met2      45
           met3       2
           met4       0
-----------------------
                   2264


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 190 violations.
    elapsed time = 00:00:00, memory = 485.11 (MB).
    Completing 20% with 190 violations.
    elapsed time = 00:00:00, memory = 485.11 (MB).
    Completing 30% with 188 violations.
    elapsed time = 00:00:01, memory = 485.11 (MB).
    Completing 40% with 189 violations.
    elapsed time = 00:00:01, memory = 486.73 (MB).
    Completing 50% with 189 violations.
    elapsed time = 00:00:02, memory = 486.73 (MB).
    Completing 60% with 158 violations.
    elapsed time = 00:00:07, memory = 486.73 (MB).
[INFO DRT-0199]   Number of violations = 70.
Viol/Layer        met1   met2
Metal Spacing       11      6
Short               53      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:07, memory = 486.86 (MB), peak = 486.86 (MB)
Total wire length = 8206 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4043 um.
Total wire length on LAYER met2 = 3940 um.
Total wire length on LAYER met3 = 165 um.
Total wire length on LAYER met4 = 56 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2240.
Up-via summary (total 2240):.

-----------------------
 FR_MASTERSLICE       0
            li1    1133
           met1    1067
           met2      38
           met3       2
           met4       0
-----------------------
                   2240


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 70 violations.
    elapsed time = 00:00:00, memory = 486.86 (MB).
    Completing 20% with 70 violations.
    elapsed time = 00:00:00, memory = 486.86 (MB).
    Completing 30% with 70 violations.
    elapsed time = 00:00:00, memory = 486.86 (MB).
    Completing 40% with 70 violations.
    elapsed time = 00:00:00, memory = 490.86 (MB).
    Completing 50% with 70 violations.
    elapsed time = 00:00:00, memory = 490.86 (MB).
    Completing 60% with 70 violations.
    elapsed time = 00:00:01, memory = 504.86 (MB).
    Completing 70% with 62 violations.
    elapsed time = 00:00:01, memory = 483.40 (MB).
    Completing 80% with 62 violations.
    elapsed time = 00:00:02, memory = 506.77 (MB).
    Completing 90% with 55 violations.
    elapsed time = 00:00:06, memory = 483.74 (MB).
    Completing 100% with 68 violations.
    elapsed time = 00:00:06, memory = 483.74 (MB).
[INFO DRT-0199]   Number of violations = 68.
Viol/Layer        met1   met2
Metal Spacing       13      2
Short               51      2
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:07, memory = 483.86 (MB), peak = 506.77 (MB)
Total wire length = 8193 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4034 um.
Total wire length on LAYER met2 = 3920 um.
Total wire length on LAYER met3 = 182 um.
Total wire length on LAYER met4 = 56 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2250.
Up-via summary (total 2250):.

-----------------------
 FR_MASTERSLICE       0
            li1    1133
           met1    1077
           met2      38
           met3       2
           met4       0
-----------------------
                   2250


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 68 violations.
    elapsed time = 00:00:03, memory = 483.86 (MB).
    Completing 20% with 55 violations.
    elapsed time = 00:00:04, memory = 483.86 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:05, memory = 483.86 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:05, memory = 483.86 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 483.86 (MB), peak = 506.77 (MB)
Total wire length = 8192 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3926 um.
Total wire length on LAYER met2 = 3933 um.
Total wire length on LAYER met3 = 275 um.
Total wire length on LAYER met4 = 56 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2275.
Up-via summary (total 2275):.

-----------------------
 FR_MASTERSLICE       0
            li1    1133
           met1    1090
           met2      50
           met3       2
           met4       0
-----------------------
                   2275


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 483.86 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 483.86 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 507.32 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 483.71 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 483.71 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 483.71 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 483.71 (MB), peak = 515.49 (MB)
Total wire length = 8192 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3926 um.
Total wire length on LAYER met2 = 3933 um.
Total wire length on LAYER met3 = 275 um.
Total wire length on LAYER met4 = 56 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2275.
Up-via summary (total 2275):.

-----------------------
 FR_MASTERSLICE       0
            li1    1133
           met1    1090
           met2      50
           met3       2
           met4       0
-----------------------
                   2275


[INFO DRT-0198] Complete detail routing.
Total wire length = 8192 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3926 um.
Total wire length on LAYER met2 = 3933 um.
Total wire length on LAYER met3 = 275 um.
Total wire length on LAYER met4 = 56 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2275.
Up-via summary (total 2275):.

-----------------------
 FR_MASTERSLICE       0
            li1    1133
           met1    1090
           met2      50
           met3       2
           met4       0
-----------------------
                   2275


[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:28, memory = 483.71 (MB), peak = 515.49 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/mult_sec_16/runs/RUN_2023.12.07_19.21.57/results/routing/mult_sec_16.odb'…
Writing netlist to '/openlane/designs/mult_sec_16/runs/RUN_2023.12.07_19.21.57/results/routing/mult_sec_16.nl.v'…
Writing powered netlist to '/openlane/designs/mult_sec_16/runs/RUN_2023.12.07_19.21.57/results/routing/mult_sec_16.pnl.v'…
Writing layout to '/openlane/designs/mult_sec_16/runs/RUN_2023.12.07_19.21.57/results/routing/mult_sec_16.def'…
