#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Feb 11 16:49:08 2021
# Process ID: 13536
# Current directory: C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab01_7Seg_LED_Ctrller/Lab01_7Seg_LED_Ctrller.runs/synth_1
# Command line: vivado.exe -log sevenseg_ext_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sevenseg_ext_top.tcl
# Log file: C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab01_7Seg_LED_Ctrller/Lab01_7Seg_LED_Ctrller.runs/synth_1/sevenseg_ext_top.vds
# Journal file: C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab01_7Seg_LED_Ctrller/Lab01_7Seg_LED_Ctrller.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sevenseg_ext_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.742 ; gain = 0.000
Command: synth_design -top sevenseg_ext_top -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11024
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1124.809 ; gain = 36.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ext_top' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab01_7Seg_LED_Ctrller/Lab01_7Seg_LED_Ctrller.srcs/sources_1/new/sevenseg_ext_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ext' [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab01_7Seg_LED_Ctrller/Lab01_7Seg_LED_Ctrller.srcs/sources_1/new/sevenseg_ext.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab01_7Seg_LED_Ctrller/Lab01_7Seg_LED_Ctrller.srcs/sources_1/new/sevenseg_ext.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ext' (1#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab01_7Seg_LED_Ctrller/Lab01_7Seg_LED_Ctrller.srcs/sources_1/new/sevenseg_ext.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ext_top' (2#1) [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab01_7Seg_LED_Ctrller/Lab01_7Seg_LED_Ctrller.srcs/sources_1/new/sevenseg_ext_top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1176.543 ; gain = 87.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1176.543 ; gain = 87.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1176.543 ; gain = 87.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1176.543 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab01_7Seg_LED_Ctrller/Lab01_7Seg_LED_Ctrller.srcs/constrs_1/new/segsext_top_constraint.xdc]
Finished Parsing XDC File [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab01_7Seg_LED_Ctrller/Lab01_7Seg_LED_Ctrller.srcs/constrs_1/new/segsext_top_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab01_7Seg_LED_Ctrller/Lab01_7Seg_LED_Ctrller.srcs/constrs_1/new/segsext_top_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sevenseg_ext_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sevenseg_ext_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1207.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.230 ; gain = 118.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.230 ; gain = 118.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.230 ; gain = 118.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.230 ; gain = 118.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input    7 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1207.230 ; gain = 118.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1266.031 ; gain = 177.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1266.031 ; gain = 177.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1285.141 ; gain = 196.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1289.930 ; gain = 201.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1289.930 ; gain = 201.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1289.930 ; gain = 201.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1289.930 ; gain = 201.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1289.930 ; gain = 201.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1289.930 ; gain = 201.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT6 |     7|
|3     |IBUF |     7|
|4     |OBUF |    16|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1289.930 ; gain = 201.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1289.930 ; gain = 170.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1289.930 ; gain = 201.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1302.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1309.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:04 . Memory (MB): peak = 1309.984 ; gain = 221.242
INFO: [Common 17-1381] The checkpoint 'C:/Users/irwin/Desktop/ece416_irwin_adam_mithil/Lab01_7Seg_LED_Ctrller/Lab01_7Seg_LED_Ctrller.runs/synth_1/sevenseg_ext_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sevenseg_ext_top_utilization_synth.rpt -pb sevenseg_ext_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 11 16:50:37 2021...
