#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Mar 17 13:19:25 2025
# Process ID: 71612
# Current directory: /home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3
# Command line: vivado
# Log file: /home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/vivado.log
# Journal file: /home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2918.412 MHz, CPU Physical cores: 2, Host memory: 10425 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:273]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:274]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_tb_behav -key {Behavioral:sim_1:Functional:fir_tb} -tclbatch {fir_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fir_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
OK: exp =           0, rdata =           X
ERROR: exp =         -10, rdata =           X
ERROR: exp =          -9, rdata =           X
ERROR: exp =          23, rdata =           X
ERROR: exp =          56, rdata =           X
ERROR: exp =          63, rdata =           X
ERROR: exp =          56, rdata =           X
ERROR: exp =          23, rdata =           X
ERROR: exp =          -9, rdata =           X
ERROR: exp =         -10, rdata =           X
OK: exp =           0, rdata =           X
 Tape programming done ...
 Start FIR
----End the coefficient input(AXI-lite)----
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7700.520 ; gain = 59.246 ; free physical = 5657 ; free virtual = 8587
run 10 us
OK: exp =           0, rdata =           X
------End the data input(AXI-Stream)------
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:274]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:275]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
OK: exp =           0, rdata =           X
ERROR: exp =         -10, rdata =           X
ERROR: exp =          -9, rdata =           X
ERROR: exp =          23, rdata =           X
ERROR: exp =          56, rdata =           X
ERROR: exp =          63, rdata =           X
ERROR: exp =          56, rdata =           X
ERROR: exp =          23, rdata =           X
ERROR: exp =          -9, rdata =           X
ERROR: exp =         -10, rdata =           X
OK: exp =           0, rdata =           X
 Tape programming done ...
 Start FIR
----End the coefficient input(AXI-lite)----
run 10 us
OK: exp =           0, rdata =           X
------End the data input(AXI-Stream)------
run 10 us
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 7766.559 ; gain = 0.000 ; free physical = 5356 ; free virtual = 8539
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/fir_tb/fir_DUT/axi_intf_inst}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:274]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:275]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
OK: exp =           0, rdata =           X
ERROR: exp =         -10, rdata =           X
ERROR: exp =          -9, rdata =           X
ERROR: exp =          23, rdata =           X
ERROR: exp =          56, rdata =           X
ERROR: exp =          63, rdata =           X
ERROR: exp =          56, rdata =           X
ERROR: exp =          23, rdata =           X
ERROR: exp =          -9, rdata =           X
ERROR: exp =         -10, rdata =           X
OK: exp =           0, rdata =           X
 Tape programming done ...
 Start FIR
----End the coefficient input(AXI-lite)----
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:274]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:275]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
OK: exp =           0, rdata =           X
ERROR: exp =         -10, rdata =           X
ERROR: exp =          -9, rdata =           X
ERROR: exp =          23, rdata =           X
ERROR: exp =          56, rdata =           X
ERROR: exp =          63, rdata =           X
ERROR: exp =          56, rdata =           X
ERROR: exp =          23, rdata =           X
ERROR: exp =          -9, rdata =           X
ERROR: exp =         -10, rdata =           X
OK: exp =           0, rdata =           X
 Tape programming done ...
 Start FIR
----End the coefficient input(AXI-lite)----
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7830.449 ; gain = 2.000 ; free physical = 5528 ; free virtual = 8471
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:273]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:274]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
OK: exp =           0, rdata =           X
ERROR: exp =         -10, rdata =           X
ERROR: exp =          -9, rdata =           X
ERROR: exp =          23, rdata =           X
ERROR: exp =          56, rdata =           X
ERROR: exp =          63, rdata =           X
ERROR: exp =          56, rdata =           X
ERROR: exp =          23, rdata =           X
ERROR: exp =          -9, rdata =           X
ERROR: exp =         -10, rdata =           X
OK: exp =           0, rdata =           X
 Tape programming done ...
 Start FIR
----End the coefficient input(AXI-lite)----
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:273]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:274]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
OK: exp =           0, rdata =           X
ERROR: exp =         -10, rdata =           X
ERROR: exp =          -9, rdata =           X
ERROR: exp =          23, rdata =           X
ERROR: exp =          56, rdata =           X
ERROR: exp =          63, rdata =           X
ERROR: exp =          56, rdata =           X
ERROR: exp =          23, rdata =           X
ERROR: exp =          -9, rdata =           X
ERROR: exp =         -10, rdata =           X
OK: exp =           0, rdata =           X
 Tape programming done ...
 Start FIR
----End the coefficient input(AXI-lite)----
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:273]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:274]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7887.473 ; gain = 8.000 ; free physical = 5543 ; free virtual = 8488
run all
             9999995Simualtion Hang ....
$finish called at time : 9999995 ns : File "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" Line 207
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 7892.477 ; gain = 5.004 ; free physical = 5265 ; free virtual = 8490
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 113892 KB (Peak: 167064 KB), Simulation CPU Usage: 12500 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:273]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:274]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 7902.484 ; gain = 0.000 ; free physical = 5308 ; free virtual = 8469
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:273]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:274]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7929.496 ; gain = 8.000 ; free physical = 5562 ; free virtual = 8479
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7929.496 ; gain = 0.000 ; free physical = 5414 ; free virtual = 8487
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:273]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:274]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:273]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:274]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
run 100 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:264]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:265]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 7984.180 ; gain = 0.000 ; free physical = 5535 ; free virtual = 8467
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 7984.180 ; gain = 8.754 ; free physical = 5535 ; free virtual = 8467
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
ERROR: [VRFC 10-4982] syntax error near 'state_running' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:202]
ERROR: [VRFC 10-4982] syntax error near ':' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:207]
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:210]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'end' used in incorrect context [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:210]
ERROR: [VRFC 10-3000] 'starting' is not valid in an expression [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:205]
ERROR: [VRFC 10-8530] module 'AXI_INTERACE' is ignored due to previous errors [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
ERROR: [VRFC 10-4982] syntax error near 'state_running' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:202]
ERROR: [VRFC 10-2934] 'wrote_tap' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:205]
ERROR: [VRFC 10-2934] 'start_process' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:207]
ERROR: [VRFC 10-2934] 'last_data' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:209]
ERROR: [VRFC 10-2934] 'done_and_idle' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:211]
ERROR: [VRFC 10-4982] syntax error near 'default' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:213]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'default' used in incorrect context [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:213]
ERROR: [VRFC 10-4982] syntax error near 'endcase' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:215]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'endcase' used in incorrect context [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:215]
ERROR: [VRFC 10-8530] module 'AXI_INTERACE' is ignored due to previous errors [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
ERROR: [VRFC 10-4982] syntax error near 'state_running' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:202]
ERROR: [VRFC 10-4982] syntax error near ':' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:203]
ERROR: [VRFC 10-4982] syntax error near ':' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:205]
ERROR: [VRFC 10-4982] syntax error near ':' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:207]
ERROR: [VRFC 10-4982] syntax error near ':' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:209]
ERROR: [VRFC 10-4982] syntax error near ':' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:211]
ERROR: [VRFC 10-4982] syntax error near 'default' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:213]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'default' used in incorrect context [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:213]
ERROR: [VRFC 10-4982] syntax error near 'endcase' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:215]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'endcase' used in incorrect context [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:215]
ERROR: [VRFC 10-8530] module 'AXI_INTERACE' is ignored due to previous errors [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
ERROR: [VRFC 10-4982] syntax error near 'state_running' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:202]
ERROR: [VRFC 10-4982] syntax error near ':' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:203]
ERROR: [VRFC 10-4982] syntax error near ':' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:204]
ERROR: [VRFC 10-4982] syntax error near ':' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:205]
ERROR: [VRFC 10-4982] syntax error near ':' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:206]
ERROR: [VRFC 10-4982] syntax error near ':' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:207]
ERROR: [VRFC 10-4982] syntax error near 'default' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:208]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'default' used in incorrect context [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:208]
ERROR: [VRFC 10-4982] syntax error near 'endcase' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:209]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'endcase' used in incorrect context [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:209]
ERROR: [VRFC 10-8530] module 'AXI_INTERACE' is ignored due to previous errors [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:269]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:270]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 8112.242 ; gain = 39.828 ; free physical = 5542 ; free virtual = 8468
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 8127.250 ; gain = 7.000 ; free physical = 5448 ; free virtual = 8480
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:268]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:269]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:268]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:269]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8162.266 ; gain = 8.000 ; free physical = 5516 ; free virtual = 8443
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:270]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:271]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
run 100 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:270]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:271]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:271]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:272]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 8210.289 ; gain = 7.996 ; free physical = 5504 ; free virtual = 8454
run 100 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:272]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:273]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
OK: exp =           0, rdata =           x
OK: exp =         -10, rdata =           x
OK: exp =          -9, rdata =           x
OK: exp =          23, rdata =           x
OK: exp =          56, rdata =           x
OK: exp =          63, rdata =           x
OK: exp =          56, rdata =           x
OK: exp =          23, rdata =           x
OK: exp =          -9, rdata =           x
OK: exp =         -10, rdata =           x
OK: exp =           0, rdata =           x
 Tape programming done ...
 Start FIR
----End the coefficient input(AXI-lite)----
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 8226.297 ; gain = 7.996 ; free physical = 5487 ; free virtual = 8437
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
ERROR: [VRFC 10-4982] syntax error near '=' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:254]
ERROR: [VRFC 10-4982] syntax error near ''' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:257]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:257]
ERROR: [VRFC 10-2939] 'clk_upd_numw' is an unknown type [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:254]
ERROR: [VRFC 10-2989] 'clk_upd_numw' is not declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:255]
ERROR: [VRFC 10-8530] module 'AXI_INTERACE' is ignored due to previous errors [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
ERROR: [VRFC 10-4982] syntax error near ''' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:257]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:257]
ERROR: [VRFC 10-8530] module 'AXI_INTERACE' is ignored due to previous errors [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:282]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:283]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
OK: exp =           0, rdata =           x
OK: exp =         -10, rdata =           x
OK: exp =          -9, rdata =           x
OK: exp =          23, rdata =           x
OK: exp =          56, rdata =           x
OK: exp =          63, rdata =           x
OK: exp =          56, rdata =           x
OK: exp =          23, rdata =           x
OK: exp =          -9, rdata =           x
OK: exp =         -10, rdata =           x
OK: exp =           0, rdata =           x
 Tape programming done ...
 Start FIR
----End the coefficient input(AXI-lite)----
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:282]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:283]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:282]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:283]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 8322.344 ; gain = 0.000 ; free physical = 5466 ; free virtual = 8413
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:282]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:283]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/fir_tb/fir_DUT/axi_intf_inst/clk_upd_numw}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:282]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:283]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:282]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:283]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
OK: exp =           0, rdata =           x
OK: exp =         -10, rdata =           x
OK: exp =          -9, rdata =           x
OK: exp =          23, rdata =           x
OK: exp =          56, rdata =           x
OK: exp =          63, rdata =           x
OK: exp =          56, rdata =           x
OK: exp =          23, rdata =           x
OK: exp =          -9, rdata =           x
OK: exp =         -10, rdata =           x
OK: exp =           0, rdata =           x
 Tape programming done ...
 Start FIR
----End the coefficient input(AXI-lite)----
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8350.359 ; gain = 0.000 ; free physical = 5486 ; free virtual = 8433
report_drivers {/fir_tb/tap_A}
Drivers for /fir_tb/tap_A[11:0]
WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF]   0 : Net /fir_tb/tap_A[11]
     : Driver /fir_tb/fir_DUT/axi_intf_inst/NetRegassign226_50 at /home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:226
  0 : Net /fir_tb/tap_A[10]
     : Driver /fir_tb/fir_DUT/axi_intf_inst/NetRegassign226_50 at /home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:226
  0 : Net /fir_tb/tap_A[9]
     : Driver /fir_tb/fir_DUT/axi_intf_inst/NetRegassign226_50 at /home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:226
  0 : Net /fir_tb/tap_A[8]
     : Driver /fir_tb/fir_DUT/axi_intf_inst/NetRegassign226_50 at /home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:226
  0 : Net /fir_tb/tap_A[7]
     : Driver /fir_tb/fir_DUT/axi_intf_inst/NetRegassign226_50 at /home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:226
  0 : Net /fir_tb/tap_A[6]
     : Driver /fir_tb/fir_DUT/axi_intf_inst/NetRegassign226_50 at /home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:226
  0 : Net /fir_tb/tap_A[5]
     : Driver /fir_tb/fir_DUT/axi_intf_inst/NetRegassign226_50 at /home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:226
  0 : Net /fir_tb/tap_A[4]
     : Driver /fir_tb/fir_DUT/axi_intf_inst/NetRegassign226_50 at /home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:226
  0 : Net /fir_tb/tap_A[3]
     : Driver /fir_tb/fir_DUT/axi_intf_inst/NetRegassign226_50 at /home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:226
  0 : Net /fir_tb/tap_A[2]
     : Driver /fir_tb/fir_DUT/axi_intf_inst/NetRegassign226_50 at /home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:226
  0 : Net /fir_tb/tap_A[1]
     : Driver /fir_tb/fir_DUT/axi_intf_inst/NetRegassign226_50 at /home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:226
  0 : Net /fir_tb/tap_A[0]
     : Driver /fir_tb/fir_DUT/axi_intf_inst/NetRegassign226_50 at /home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:226
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:283]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:284]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_WRAPPER_SYNC(pADDR_WIDTH=4)
Compiling module xil_defaultlib.AXI_INTERACE
Compiling module xil_defaultlib.FIR_CORE
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
OK: exp =           0, rdata =           x
ERROR: exp =         -10, rdata =           0
ERROR: exp =          -9, rdata =         -10
ERROR: exp =          23, rdata =          -9
OK: exp =          56, rdata =           x
OK: exp =          63, rdata =           x
OK: exp =          56, rdata =           x
OK: exp =          23, rdata =           x
OK: exp =          -9, rdata =           x
OK: exp =         -10, rdata =           x
OK: exp =           0, rdata =           x
 Tape programming done ...
 Start FIR
----End the coefficient input(AXI-lite)----
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 8366.367 ; gain = 8.000 ; free physical = 5479 ; free virtual = 8428
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/fir_tb/tap_RAM/WE}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fir_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fir_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_r' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:283]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'ain_str_w' [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v:284]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
------------Start simulation-----------
----Start the data input(AXI-Stream)----
----Start the coefficient input(AXI-lite)----
 Check Coefficient ...
OK: exp =           0, rdata =           x
ERROR: exp =         -10, rdata =           0
ERROR: exp =          -9, rdata =         -10
ERROR: exp =          23, rdata =          -9
OK: exp =          56, rdata =           x
OK: exp =          63, rdata =           x
OK: exp =          56, rdata =           x
OK: exp =          23, rdata =           x
OK: exp =          -9, rdata =           x
OK: exp =         -10, rdata =           x
OK: exp =           0, rdata =           x
 Tape programming done ...
 Start FIR
----End the coefficient input(AXI-lite)----
