\hypertarget{stm32h7xx__hal__sram_8c_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+sram.\+c}
\label{stm32h7xx__hal__sram_8c_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_hal\_sram.c@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_hal\_sram.c}}
\mbox{\hyperlink{stm32h7xx__hal__sram_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00115}00115\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00116}00116\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal_8h}{stm32h7xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00117}00117\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00118}00118\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00123}00123\ \textcolor{preprocessor}{\#ifdef\ HAL\_SRAM\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00124}00124\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00130}00130\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00131}00131\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00132}00132\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00133}00133\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00134}00134\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00135}00135\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SRAM\_DMACplt(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00136}00136\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SRAM\_DMACpltProt(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00137}00137\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SRAM\_DMAError(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00138}00138\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00139}00139\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00140}00140\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00167}00167\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group1_ga5842df0a34a446fcd9a12f2857038ccd}{HAL\_SRAM\_Init}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def}{FMC\_NORSRAM\_TimingTypeDef}}\ *Timing,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00168}00168\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def}{FMC\_NORSRAM\_TimingTypeDef}}\ *ExtTiming)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00169}00169\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00170}00170\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ handle\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00171}00171\ \ \ \textcolor{keywordflow}{if}\ (hsram\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00172}00172\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00173}00173\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00174}00174\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00175}00175\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00176}00176\ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0af845eb2a993264f2c54387d92ca33121}{HAL\_SRAM\_STATE\_RESET}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00177}00177\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00178}00178\ \ \ \ \ \textcolor{comment}{/*\ Allocate\ lock\ resource\ and\ initialize\ it\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00179}00179\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ab367482e943333a1299294eadaad284ba9bd487430440139444e6e7ff226005c0}{HAL\_UNLOCKED}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00180}00180\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00181}00181\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00182}00182\ \ \ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>MspInitCallback\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00183}00183\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00184}00184\ \ \ \ \ \ \ hsram-\/>MspInitCallback\ =\ \mbox{\hyperlink{fmc_8h_a2510895288240fa3b7c4a1e3310abf10}{HAL\_SRAM\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00185}00185\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00186}00186\ \ \ \ \ hsram-\/>DmaXferCpltCallback\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaec7130a319918e8ddb9c8f3b77a4e00e}{HAL\_SRAM\_DMA\_XferCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00187}00187\ \ \ \ \ hsram-\/>DmaXferErrorCallback\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga852fe4b5391b22059a394dd82c086ae2}{HAL\_SRAM\_DMA\_XferErrorCallback}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00188}00188\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00189}00189\ \ \ \ \ \textcolor{comment}{/*\ Init\ the\ low\ level\ hardware\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00190}00190\ \ \ \ \ hsram-\/>MspInitCallback(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00191}00191\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00192}00192\ \ \ \ \ \textcolor{comment}{/*\ Initialize\ the\ low\ level\ hardware\ (MSP)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00193}00193\ \ \ \ \ \mbox{\hyperlink{fmc_8h_a2510895288240fa3b7c4a1e3310abf10}{HAL\_SRAM\_MspInit}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00194}00194\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00195}00195\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00196}00196\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00197}00197\ \ \ \textcolor{comment}{/*\ Initialize\ SRAM\ control\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00198}00198\ \ \ (void)\mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_ga69f71e9189dab5f8b384065a9165b8bd}{FMC\_NORSRAM\_Init}}(hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_ab299a59d277e814afd151b4aeb5614e4}{Instance}},\ \&(hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_add33bc55cddf3968d2727cb29ee3ae54}{Init}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00199}00199\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00200}00200\ \ \ \textcolor{comment}{/*\ Initialize\ SRAM\ timing\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00201}00201\ \ \ (void)\mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_ga95dcf37fab03f8995bbacca99f7092ff}{FMC\_NORSRAM\_Timing\_Init}}(hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_ab299a59d277e814afd151b4aeb5614e4}{Instance}},\ Timing,\ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_add33bc55cddf3968d2727cb29ee3ae54}{Init}}.\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7600cac759e0eacc1f8a266a6d9188e4}{NSBank}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00202}00202\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00203}00203\ \ \ \textcolor{comment}{/*\ Initialize\ SRAM\ extended\ mode\ timing\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00204}00204\ \ \ (void)\mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_gaf59154ca6a3208092f248fe25cd421c5}{FMC\_NORSRAM\_Extended\_Timing\_Init}}(hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_aaec9534b8cab6b55225355b5dea34130}{Extended}},\ ExtTiming,\ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_add33bc55cddf3968d2727cb29ee3ae54}{Init}}.\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7600cac759e0eacc1f8a266a6d9188e4}{NSBank}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00205}00205\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_add33bc55cddf3968d2727cb29ee3ae54}{Init}}.\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a8c1965c3c7e4f310cfc62fcc951ca299}{ExtendedMode}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00206}00206\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00207}00207\ \ \ \textcolor{comment}{/*\ Enable\ the\ NORSRAM\ device\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00208}00208\ \ \ \mbox{\hyperlink{group___f_m_c___l_l___n_o_r___macros_ga3439ff665bae18ccd6442c12ec0f608b}{\_\_FMC\_NORSRAM\_ENABLE}}(hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_ab299a59d277e814afd151b4aeb5614e4}{Instance}},\ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_add33bc55cddf3968d2727cb29ee3ae54}{Init}}.\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7600cac759e0eacc1f8a266a6d9188e4}{NSBank}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00209}00209\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00210}00210\ \ \ \textcolor{comment}{/*\ Enable\ FMC\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00211}00211\ \ \ \mbox{\hyperlink{group___f_m_c___l_l___private___macros_gaa70dc1be5acd3447f3a3cdb385825e0d}{\_\_FMC\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00212}00212\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00213}00213\ \ \ \textcolor{comment}{/*\ Initialize\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00214}00214\ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00215}00215\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00216}00216\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00217}00217\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00218}00218\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00225}00225\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group1_gabadc6ca2f2ff6332e22ff01d704282c0}{HAL\_SRAM\_DeInit}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00226}00226\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00227}00227\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00228}00228\ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>MspDeInitCallback\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00229}00229\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00230}00230\ \ \ \ \ hsram-\/>MspDeInitCallback\ =\ \mbox{\hyperlink{fmc_8h_a41873884e9e602b9b3e44659ed7c5931}{HAL\_SRAM\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00231}00231\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00232}00232\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00233}00233\ \ \ \textcolor{comment}{/*\ DeInit\ the\ low\ level\ hardware\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00234}00234\ \ \ hsram-\/>MspDeInitCallback(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00235}00235\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00236}00236\ \ \ \textcolor{comment}{/*\ De-\/Initialize\ the\ low\ level\ hardware\ (MSP)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00237}00237\ \ \ \mbox{\hyperlink{fmc_8h_a41873884e9e602b9b3e44659ed7c5931}{HAL\_SRAM\_MspDeInit}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00238}00238\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00239}00239\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00240}00240\ \ \ \textcolor{comment}{/*\ Configure\ the\ SRAM\ registers\ with\ their\ reset\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00241}00241\ \ \ (void)\mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_ga5bdfef91b866a10a7c91385018db5618}{FMC\_NORSRAM\_DeInit}}(hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_ab299a59d277e814afd151b4aeb5614e4}{Instance}},\ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_aaec9534b8cab6b55225355b5dea34130}{Extended}},\ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_add33bc55cddf3968d2727cb29ee3ae54}{Init}}.\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7600cac759e0eacc1f8a266a6d9188e4}{NSBank}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00242}00242\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00243}00243\ \ \ \textcolor{comment}{/*\ Reset\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00244}00244\ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0af845eb2a993264f2c54387d92ca33121}{HAL\_SRAM\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00245}00245\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00246}00246\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00247}00247\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00248}00248\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00249}00249\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00250}00250\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00251}00251\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00258}00258\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{fmc_8h_a2510895288240fa3b7c4a1e3310abf10}{HAL\_SRAM\_MspInit}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00259}00259\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00260}00260\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00261}00261\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00262}00262\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00263}00263\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00264}00264\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SRAM\_MspInit\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00265}00265\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00266}00266\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00267}00267\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00274}00274\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{fmc_8h_a41873884e9e602b9b3e44659ed7c5931}{HAL\_SRAM\_MspDeInit}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00275}00275\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00276}00276\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00277}00277\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00278}00278\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00279}00279\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00280}00280\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SRAM\_MspDeInit\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00281}00281\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00282}00282\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00283}00283\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00290}00290\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaec7130a319918e8ddb9c8f3b77a4e00e}{HAL\_SRAM\_DMA\_XferCpltCallback}}(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00291}00291\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00292}00292\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00293}00293\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00294}00294\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00295}00295\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00296}00296\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SRAM\_DMA\_XferCpltCallback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00297}00297\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00298}00298\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00299}00299\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00306}00306\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga852fe4b5391b22059a394dd82c086ae2}{HAL\_SRAM\_DMA\_XferErrorCallback}}(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00307}00307\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00308}00308\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00309}00309\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00310}00310\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00311}00311\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00312}00312\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SRAM\_DMA\_XferErrorCallback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00313}00313\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00314}00314\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00315}00315\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00343}00343\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaa397cd69f463cdaef60620dc504221ee}{HAL\_SRAM\_Read\_8b}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00344}00344\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00345}00345\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00346}00346\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00347}00347\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *psramaddress\ =\ (uint8\_t\ *)pAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00348}00348\ \ \ uint8\_t\ *pdestbuff\ =\ pDstBuffer;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00349}00349\ \ \ \mbox{\hyperlink{group___s_r_a_m___exported___types_ga63d4ab9a3c7554e84818963448cff2e0}{HAL\_SRAM\_StateTypeDef}}\ state\ =\ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00350}00350\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00351}00351\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00352}00352\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}})\ ||\ (state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28}{HAL\_SRAM\_STATE\_PROTECTED}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00353}00353\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00354}00354\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00355}00355\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00356}00356\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00357}00357\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00358}00358\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8}{HAL\_SRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00359}00359\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00360}00360\ \ \ \ \ \textcolor{comment}{/*\ Read\ data\ from\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00361}00361\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ 0U;\ size-\/-\/)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00362}00362\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00363}00363\ \ \ \ \ \ \ *pdestbuff\ =\ *psramaddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00364}00364\ \ \ \ \ \ \ pdestbuff++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00365}00365\ \ \ \ \ \ \ psramaddress++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00366}00366\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00367}00367\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00368}00368\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00369}00369\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ state;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00370}00370\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00371}00371\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00372}00372\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00373}00373\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00374}00374\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00375}00375\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00376}00376\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00377}00377\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00378}00378\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00379}00379\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00380}00380\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00381}00381\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00391}00391\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga1ae829a51e3be3af706e864b87253919}{HAL\_SRAM\_Write\_8b}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00392}00392\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00393}00393\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00394}00394\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00395}00395\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *psramaddress\ =\ (uint8\_t\ *)pAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00396}00396\ \ \ uint8\_t\ *psrcbuff\ =\ pSrcBuffer;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00397}00397\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00398}00398\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00399}00399\ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00400}00400\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00401}00401\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00402}00402\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00403}00403\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00404}00404\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00405}00405\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8}{HAL\_SRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00406}00406\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00407}00407\ \ \ \ \ \textcolor{comment}{/*\ Write\ data\ to\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00408}00408\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ 0U;\ size-\/-\/)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00409}00409\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00410}00410\ \ \ \ \ \ \ *psramaddress\ =\ *psrcbuff;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00411}00411\ \ \ \ \ \ \ psrcbuff++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00412}00412\ \ \ \ \ \ \ psramaddress++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00413}00413\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00414}00414\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00415}00415\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00416}00416\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00417}00417\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00418}00418\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00419}00419\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00420}00420\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00421}00421\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00422}00422\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00423}00423\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00424}00424\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00425}00425\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00426}00426\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00427}00427\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00428}00428\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00438}00438\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga671719ff18c1897edd9c29718f6d4f0a}{HAL\_SRAM\_Read\_16b}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00439}00439\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00440}00440\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00441}00441\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00442}00442\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *psramaddress\ =\ pAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00443}00443\ \ \ uint16\_t\ *pdestbuff\ =\ pDstBuffer;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00444}00444\ \ \ uint8\_t\ limit;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00445}00445\ \ \ \mbox{\hyperlink{group___s_r_a_m___exported___types_ga63d4ab9a3c7554e84818963448cff2e0}{HAL\_SRAM\_StateTypeDef}}\ state\ =\ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00446}00446\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00447}00447\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00448}00448\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}})\ ||\ (state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28}{HAL\_SRAM\_STATE\_PROTECTED}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00449}00449\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00450}00450\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00451}00451\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00452}00452\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00453}00453\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00454}00454\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8}{HAL\_SRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00455}00455\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00456}00456\ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ the\ size\ is\ a\ 32-\/bits\ multiple\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00457}00457\ \ \ \ \ limit\ =\ (((BufferSize\ \%\ 2U)\ !=\ 0U)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00458}00458\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00459}00459\ \ \ \ \ \textcolor{comment}{/*\ Read\ data\ from\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00460}00460\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ limit;\ size\ -\/=\ 2U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00461}00461\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00462}00462\ \ \ \ \ \ \ *pdestbuff\ =\ (uint16\_t)((*psramaddress)\ \&\ 0x0000FFFFU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00463}00463\ \ \ \ \ \ \ pdestbuff++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00464}00464\ \ \ \ \ \ \ *pdestbuff\ =\ (uint16\_t)(((*psramaddress)\ \&\ 0xFFFF0000U)\ >>\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00465}00465\ \ \ \ \ \ \ pdestbuff++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00466}00466\ \ \ \ \ \ \ psramaddress++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00467}00467\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00468}00468\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00469}00469\ \ \ \ \ \textcolor{comment}{/*\ Read\ last\ 16-\/bits\ if\ size\ is\ not\ 32-\/bits\ multiple\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00470}00470\ \ \ \ \ \textcolor{keywordflow}{if}\ (limit\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00471}00471\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00472}00472\ \ \ \ \ \ \ *pdestbuff\ =\ (uint16\_t)((*psramaddress)\ \&\ 0x0000FFFFU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00473}00473\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00474}00474\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00475}00475\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00476}00476\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ state;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00477}00477\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00478}00478\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00479}00479\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00480}00480\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00481}00481\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00482}00482\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00483}00483\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00484}00484\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00485}00485\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00486}00486\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00487}00487\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00488}00488\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00498}00498\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga6c57c8dff53c8bd9fcbadeeb3572d799}{HAL\_SRAM\_Write\_16b}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00499}00499\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00500}00500\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00501}00501\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00502}00502\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *psramaddress\ =\ pAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00503}00503\ \ \ uint16\_t\ *psrcbuff\ =\ pSrcBuffer;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00504}00504\ \ \ uint8\_t\ limit;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00505}00505\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00506}00506\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00507}00507\ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00508}00508\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00509}00509\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00510}00510\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00511}00511\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00512}00512\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00513}00513\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8}{HAL\_SRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00514}00514\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00515}00515\ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ the\ size\ is\ a\ 32-\/bits\ multiple\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00516}00516\ \ \ \ \ limit\ =\ (((BufferSize\ \%\ 2U)\ !=\ 0U)\ ?\ 1U\ :\ 0U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00517}00517\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00518}00518\ \ \ \ \ \textcolor{comment}{/*\ Write\ data\ to\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00519}00519\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ limit;\ size\ -\/=\ 2U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00520}00520\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00521}00521\ \ \ \ \ \ \ *psramaddress\ =\ (uint32\_t)(*psrcbuff);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00522}00522\ \ \ \ \ \ \ psrcbuff++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00523}00523\ \ \ \ \ \ \ *psramaddress\ |=\ ((uint32\_t)(*psrcbuff)\ <<\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00524}00524\ \ \ \ \ \ \ psrcbuff++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00525}00525\ \ \ \ \ \ \ psramaddress++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00526}00526\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00527}00527\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00528}00528\ \ \ \ \ \textcolor{comment}{/*\ Write\ last\ 16-\/bits\ if\ size\ is\ not\ 32-\/bits\ multiple\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00529}00529\ \ \ \ \ \textcolor{keywordflow}{if}\ (limit\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00530}00530\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00531}00531\ \ \ \ \ \ \ *psramaddress\ =\ ((uint32\_t)(*psrcbuff)\ \&\ 0x0000FFFFU)\ |\ ((*psramaddress)\ \&\ 0xFFFF0000U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00532}00532\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00533}00533\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00534}00534\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00535}00535\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00536}00536\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00537}00537\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00538}00538\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00539}00539\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00540}00540\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00541}00541\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00542}00542\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00543}00543\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00544}00544\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00545}00545\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00546}00546\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00547}00547\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00557}00557\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaecd5d8df61a34b1b59e3f18157ddf2b8}{HAL\_SRAM\_Read\_32b}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00558}00558\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00559}00559\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00560}00560\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00561}00561\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *psramaddress\ =\ pAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00562}00562\ \ \ uint32\_t\ *pdestbuff\ =\ pDstBuffer;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00563}00563\ \ \ \mbox{\hyperlink{group___s_r_a_m___exported___types_ga63d4ab9a3c7554e84818963448cff2e0}{HAL\_SRAM\_StateTypeDef}}\ state\ =\ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00564}00564\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00565}00565\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00566}00566\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}})\ ||\ (state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28}{HAL\_SRAM\_STATE\_PROTECTED}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00567}00567\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00568}00568\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00569}00569\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00570}00570\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00571}00571\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00572}00572\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8}{HAL\_SRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00573}00573\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00574}00574\ \ \ \ \ \textcolor{comment}{/*\ Read\ data\ from\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00575}00575\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ 0U;\ size-\/-\/)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00576}00576\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00577}00577\ \ \ \ \ \ \ *pdestbuff\ =\ *psramaddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00578}00578\ \ \ \ \ \ \ pdestbuff++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00579}00579\ \ \ \ \ \ \ psramaddress++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00580}00580\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00581}00581\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00582}00582\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00583}00583\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ state;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00584}00584\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00585}00585\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00586}00586\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00587}00587\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00588}00588\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00589}00589\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00590}00590\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00591}00591\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00592}00592\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00593}00593\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00594}00594\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00595}00595\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00605}00605\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga7adf2d13d0cd9906e3054a6ef712c068}{HAL\_SRAM\_Write\_32b}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00606}00606\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00607}00607\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00608}00608\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00609}00609\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *psramaddress\ =\ pAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00610}00610\ \ \ uint32\_t\ *psrcbuff\ =\ pSrcBuffer;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00611}00611\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00612}00612\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00613}00613\ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00614}00614\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00615}00615\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00616}00616\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00617}00617\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00618}00618\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00619}00619\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8}{HAL\_SRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00620}00620\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00621}00621\ \ \ \ \ \textcolor{comment}{/*\ Write\ data\ to\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00622}00622\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ 0U;\ size-\/-\/)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00623}00623\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00624}00624\ \ \ \ \ \ \ *psramaddress\ =\ *psrcbuff;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00625}00625\ \ \ \ \ \ \ psrcbuff++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00626}00626\ \ \ \ \ \ \ psramaddress++;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00627}00627\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00628}00628\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00629}00629\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00630}00630\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00631}00631\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00632}00632\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00633}00633\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00634}00634\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00635}00635\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00636}00636\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00637}00637\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00638}00638\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00639}00639\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00640}00640\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00641}00641\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00642}00642\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00652}00652\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gac33cd97247fe18d437544895b83acf04}{HAL\_SRAM\_Read\_DMA}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00653}00653\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00654}00654\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00655}00655\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00656}00656\ \ \ \mbox{\hyperlink{group___s_r_a_m___exported___types_ga63d4ab9a3c7554e84818963448cff2e0}{HAL\_SRAM\_StateTypeDef}}\ state\ =\ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00657}00657\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00658}00658\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00659}00659\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}})\ ||\ (state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28}{HAL\_SRAM\_STATE\_PROTECTED}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00660}00660\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00661}00661\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00662}00662\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00663}00663\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00664}00664\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00665}00665\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8}{HAL\_SRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00666}00666\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00667}00667\ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ user\ callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00668}00668\ \ \ \ \ \textcolor{keywordflow}{if}\ (state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00669}00669\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00670}00670\ \ \ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}}-\/>\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def_aaa8ed194032bcba37bdcc52e877793ad}{XferCpltCallback}}\ =\ SRAM\_DMACplt;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00671}00671\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00672}00672\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00673}00673\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00674}00674\ \ \ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}}-\/>\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def_aaa8ed194032bcba37bdcc52e877793ad}{XferCpltCallback}}\ =\ SRAM\_DMACpltProt;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00675}00675\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00676}00676\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}}-\/>\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def_a21eeca41117329639ffb91a3580381ce}{XferErrorCallback}}\ =\ SRAM\_DMAError;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00677}00677\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00678}00678\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ DMA\ Stream\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00679}00679\ \ \ \ \ status\ =\ \mbox{\hyperlink{group___m_d_m_a___exported___functions___group3_ga6ea18614da09a150f0eb53a3144efb33}{HAL\_MDMA\_Start\_IT}}(hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}},\ (uint32\_t)pAddress,\ (uint32\_t)pDstBuffer,\ (uint32\_t)(BufferSize\ *\ 4U),\ 1);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00680}00680\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00681}00681\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00682}00682\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00683}00683\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00684}00684\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00685}00685\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00686}00686\ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00687}00687\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00688}00688\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00689}00689\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00690}00690\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00691}00691\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00701}00701\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga00d6551fd89c7a5b0ce068a0b4e42840}{HAL\_SRAM\_Write\_DMA}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00702}00702\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00703}00703\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00704}00704\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00705}00705\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00706}00706\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00707}00707\ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00708}00708\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00709}00709\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00710}00710\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00711}00711\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00712}00712\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00713}00713\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8}{HAL\_SRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00714}00714\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00715}00715\ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ user\ callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00716}00716\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}}-\/>\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def_aaa8ed194032bcba37bdcc52e877793ad}{XferCpltCallback}}\ =\ SRAM\_DMACplt;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00717}00717\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}}-\/>\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def_a21eeca41117329639ffb91a3580381ce}{XferErrorCallback}}\ =\ SRAM\_DMAError;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00718}00718\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00719}00719\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ DMA\ Stream\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00720}00720\ \ \ \ \ status\ =\ \mbox{\hyperlink{group___m_d_m_a___exported___functions___group3_ga6ea18614da09a150f0eb53a3144efb33}{HAL\_MDMA\_Start\_IT}}(hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}},\ (uint32\_t)pSrcBuffer,\ (uint32\_t)pAddress,\ (uint32\_t)(BufferSize\ *\ 4U),\ 1);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00721}00721\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00722}00722\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00723}00723\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00724}00724\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00725}00725\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00726}00726\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00727}00727\ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00728}00728\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00729}00729\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00730}00730\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00731}00731\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00732}00732\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00733}00733\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00745}00745\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_RegisterCallback(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ HAL\_SRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00746}00746\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSRAM\_CallbackTypeDef\ pCallback)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00747}00747\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00748}00748\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00749}00749\ \ \ \mbox{\hyperlink{group___s_r_a_m___exported___types_ga63d4ab9a3c7554e84818963448cff2e0}{HAL\_SRAM\_StateTypeDef}}\ state;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00750}00750\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00751}00751\ \ \ \textcolor{keywordflow}{if}\ (pCallback\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00752}00752\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00753}00753\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00754}00754\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00755}00755\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00756}00756\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00757}00757\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00758}00758\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00759}00759\ \ \ state\ =\ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00760}00760\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}})\ ||\ (state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0af845eb2a993264f2c54387d92ca33121}{HAL\_SRAM\_STATE\_RESET}})\ ||\ (state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28}{HAL\_SRAM\_STATE\_PROTECTED}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00761}00761\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00762}00762\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00763}00763\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00764}00764\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_MSP\_INIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00765}00765\ \ \ \ \ \ \ \ \ hsram-\/>MspInitCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00766}00766\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00767}00767\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_MSP\_DEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00768}00768\ \ \ \ \ \ \ \ \ hsram-\/>MspDeInitCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00769}00769\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00770}00770\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00771}00771\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00772}00772\ \ \ \ \ \ \ \ \ status\ =\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00773}00773\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00774}00774\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00775}00775\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00776}00776\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00777}00777\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00778}00778\ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00779}00779\ \ \ \ \ status\ =\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00780}00780\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00781}00781\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00782}00782\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00783}00783\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00784}00784\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00785}00785\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00786}00786\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00799}00799\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_UnRegisterCallback(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ HAL\_SRAM\_CallbackIDTypeDef\ CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00800}00800\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00801}00801\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00802}00802\ \ \ \mbox{\hyperlink{group___s_r_a_m___exported___types_ga63d4ab9a3c7554e84818963448cff2e0}{HAL\_SRAM\_StateTypeDef}}\ state;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00803}00803\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00804}00804\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00805}00805\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00806}00806\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00807}00807\ \ \ state\ =\ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00808}00808\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}})\ ||\ (state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28}{HAL\_SRAM\_STATE\_PROTECTED}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00809}00809\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00810}00810\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00811}00811\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00812}00812\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_MSP\_INIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00813}00813\ \ \ \ \ \ \ \ \ hsram-\/>MspInitCallback\ =\ \mbox{\hyperlink{fmc_8h_a2510895288240fa3b7c4a1e3310abf10}{HAL\_SRAM\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00814}00814\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00815}00815\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_MSP\_DEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00816}00816\ \ \ \ \ \ \ \ \ hsram-\/>MspDeInitCallback\ =\ \mbox{\hyperlink{fmc_8h_a41873884e9e602b9b3e44659ed7c5931}{HAL\_SRAM\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00817}00817\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00818}00818\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_DMA\_XFER\_CPLT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00819}00819\ \ \ \ \ \ \ \ \ hsram-\/>DmaXferCpltCallback\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaec7130a319918e8ddb9c8f3b77a4e00e}{HAL\_SRAM\_DMA\_XferCpltCallback}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00820}00820\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00821}00821\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_DMA\_XFER\_ERR\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00822}00822\ \ \ \ \ \ \ \ \ hsram-\/>DmaXferErrorCallback\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga852fe4b5391b22059a394dd82c086ae2}{HAL\_SRAM\_DMA\_XferErrorCallback}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00823}00823\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00824}00824\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00825}00825\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00826}00826\ \ \ \ \ \ \ \ \ status\ =\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00827}00827\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00828}00828\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00829}00829\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00830}00830\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0af845eb2a993264f2c54387d92ca33121}{HAL\_SRAM\_STATE\_RESET}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00831}00831\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00832}00832\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00833}00833\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00834}00834\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_MSP\_INIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00835}00835\ \ \ \ \ \ \ \ \ hsram-\/>MspInitCallback\ =\ \mbox{\hyperlink{fmc_8h_a2510895288240fa3b7c4a1e3310abf10}{HAL\_SRAM\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00836}00836\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00837}00837\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_MSP\_DEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00838}00838\ \ \ \ \ \ \ \ \ hsram-\/>MspDeInitCallback\ =\ \mbox{\hyperlink{fmc_8h_a41873884e9e602b9b3e44659ed7c5931}{HAL\_SRAM\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00839}00839\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00840}00840\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00841}00841\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00842}00842\ \ \ \ \ \ \ \ \ status\ =\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00843}00843\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00844}00844\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00845}00845\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00846}00846\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00847}00847\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00848}00848\ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00849}00849\ \ \ \ \ status\ =\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00850}00850\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00851}00851\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00852}00852\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00853}00853\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00854}00854\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00855}00855\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00856}00856\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00868}00868\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SRAM\_RegisterDmaCallback(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram,\ HAL\_SRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00869}00869\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSRAM\_DmaCallbackTypeDef\ pCallback)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00870}00870\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00871}00871\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00872}00872\ \ \ \mbox{\hyperlink{group___s_r_a_m___exported___types_ga63d4ab9a3c7554e84818963448cff2e0}{HAL\_SRAM\_StateTypeDef}}\ state;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00873}00873\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00874}00874\ \ \ \textcolor{keywordflow}{if}\ (pCallback\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00875}00875\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00876}00876\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00877}00877\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00878}00878\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00879}00879\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00880}00880\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00881}00881\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00882}00882\ \ \ state\ =\ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00883}00883\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}})\ ||\ (state\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28}{HAL\_SRAM\_STATE\_PROTECTED}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00884}00884\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00885}00885\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00886}00886\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00887}00887\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_DMA\_XFER\_CPLT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00888}00888\ \ \ \ \ \ \ \ \ hsram-\/>DmaXferCpltCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00889}00889\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00890}00890\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SRAM\_DMA\_XFER\_ERR\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00891}00891\ \ \ \ \ \ \ \ \ hsram-\/>DmaXferErrorCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00892}00892\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00893}00893\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00894}00894\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00895}00895\ \ \ \ \ \ \ \ \ status\ =\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00896}00896\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00897}00897\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00898}00898\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00899}00899\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00900}00900\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00901}00901\ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00902}00902\ \ \ \ \ status\ =\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00903}00903\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00904}00904\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00905}00905\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00906}00906\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00907}00907\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00908}00908\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00909}00909\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00910}00910\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00936}00936\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group3_ga52f56b344b30d6756152f6789d90dc16}{HAL\_SRAM\_WriteOperation\_Enable}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00937}00937\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00938}00938\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00939}00939\ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28}{HAL\_SRAM\_STATE\_PROTECTED}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00940}00940\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00941}00941\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00942}00942\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00943}00943\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00944}00944\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00945}00945\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8}{HAL\_SRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00946}00946\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00947}00947\ \ \ \ \ \textcolor{comment}{/*\ Enable\ write\ operation\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00948}00948\ \ \ \ \ (void)\mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_gaf65abd6e124e49bf83af3c80b27ad332}{FMC\_NORSRAM\_WriteOperation\_Enable}}(hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_ab299a59d277e814afd151b4aeb5614e4}{Instance}},\ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_add33bc55cddf3968d2727cb29ee3ae54}{Init}}.\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7600cac759e0eacc1f8a266a6d9188e4}{NSBank}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00949}00949\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00950}00950\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00951}00951\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00952}00952\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00953}00953\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00954}00954\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00955}00955\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00956}00956\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00957}00957\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00958}00958\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00959}00959\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00960}00960\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00961}00961\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00962}00962\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00963}00963\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00970}00970\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group3_ga4bfd376d61a63cea7c845753cca4f3e7}{HAL\_SRAM\_WriteOperation\_Disable}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00971}00971\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00972}00972\ \ \ \textcolor{comment}{/*\ Check\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00973}00973\ \ \ \textcolor{keywordflow}{if}\ (hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ ==\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00974}00974\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00975}00975\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00976}00976\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00977}00977\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00978}00978\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00979}00979\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a9417730417ebfed860073139eba194c8}{HAL\_SRAM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00980}00980\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00981}00981\ \ \ \ \ \textcolor{comment}{/*\ Disable\ write\ operation\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00982}00982\ \ \ \ \ (void)\mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_ga5db03521d17c15b98685cc34540d638d}{FMC\_NORSRAM\_WriteOperation\_Disable}}(hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_ab299a59d277e814afd151b4aeb5614e4}{Instance}},\ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_add33bc55cddf3968d2727cb29ee3ae54}{Init}}.\mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def_a7600cac759e0eacc1f8a266a6d9188e4}{NSBank}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00983}00983\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00984}00984\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00985}00985\ \ \ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28}{HAL\_SRAM\_STATE\_PROTECTED}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00986}00986\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00987}00987\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00988}00988\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsram);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00989}00989\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00990}00990\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00991}00991\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00992}00992\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00993}00993\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00994}00994\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00995}00995\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00996}00996\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l00997}00997\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01023}01023\ \mbox{\hyperlink{group___s_r_a_m___exported___types_ga63d4ab9a3c7554e84818963448cff2e0}{HAL\_SRAM\_StateTypeDef}}\ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group4_gacbdc09f3583e442e2b56ef5906721fc8}{HAL\_SRAM\_GetState}}(\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01024}01024\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01025}01025\ \ \ \textcolor{keywordflow}{return}\ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01026}01026\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01027}01027\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01041}01041\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SRAM\_DMACplt(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01042}01042\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01043}01043\ \ \ \mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram\ =\ (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *)(hmdma-\/>\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}{Parent}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01044}01044\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01045}01045\ \ \ \textcolor{comment}{/*\ Disable\ the\ MDMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01046}01046\ \ \ \mbox{\hyperlink{group___m_d_m_a___exported___macros_gad2ac8ed9c01bcf349eb8add659be6eb8}{\_\_HAL\_MDMA\_DISABLE}}(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01047}01047\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01048}01048\ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01049}01049\ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0ad3fb67c99670f938800f04fc2fabb85b}{HAL\_SRAM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01050}01050\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01051}01051\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01052}01052\ \ \ hsram-\/>DmaXferCpltCallback(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01053}01053\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01054}01054\ \ \ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaec7130a319918e8ddb9c8f3b77a4e00e}{HAL\_SRAM\_DMA\_XferCpltCallback}}(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01055}01055\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01056}01056\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01057}01057\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01063}01063\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SRAM\_DMACpltProt(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01064}01064\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01065}01065\ \ \ \mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram\ =\ (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *)(hmdma-\/>\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}{Parent}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01066}01066\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01067}01067\ \ \ \textcolor{comment}{/*\ Disable\ the\ MDMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01068}01068\ \ \ \mbox{\hyperlink{group___m_d_m_a___exported___macros_gad2ac8ed9c01bcf349eb8add659be6eb8}{\_\_HAL\_MDMA\_DISABLE}}(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01069}01069\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01070}01070\ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01071}01071\ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a044fd7596b95163920f174a7e9600a28}{HAL\_SRAM\_STATE\_PROTECTED}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01072}01072\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01073}01073\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01074}01074\ \ \ hsram-\/>DmaXferCpltCallback(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01075}01075\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01076}01076\ \ \ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_gaec7130a319918e8ddb9c8f3b77a4e00e}{HAL\_SRAM\_DMA\_XferCpltCallback}}(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01077}01077\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01078}01078\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01079}01079\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01085}01085\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SRAM\_DMAError(\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def}{MDMA\_HandleTypeDef}}\ *hmdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01086}01086\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01087}01087\ \ \ \mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *hsram\ =\ (\mbox{\hyperlink{struct_s_r_a_m___handle_type_def}{SRAM\_HandleTypeDef}}\ *)(hmdma-\/>\mbox{\hyperlink{struct_____m_d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}{Parent}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01088}01088\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01089}01089\ \ \ \textcolor{comment}{/*\ Disable\ the\ MDMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01090}01090\ \ \ \mbox{\hyperlink{group___m_d_m_a___exported___macros_gad2ac8ed9c01bcf349eb8add659be6eb8}{\_\_HAL\_MDMA\_DISABLE}}(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01091}01091\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01092}01092\ \ \ \textcolor{comment}{/*\ Update\ the\ SRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01093}01093\ \ \ hsram-\/>\mbox{\hyperlink{struct_s_r_a_m___handle_type_def_a9b164f192b4bc8d434d23004b14a855d}{State}}\ =\ \mbox{\hyperlink{group___s_r_a_m___exported___types_gga63d4ab9a3c7554e84818963448cff2e0a648e2c089b8f939e57b6d451a193ff77}{HAL\_SRAM\_STATE\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01094}01094\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01095}01095\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01096}01096\ \ \ hsram-\/>DmaXferErrorCallback(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01097}01097\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01098}01098\ \ \ \mbox{\hyperlink{group___s_r_a_m___exported___functions___group2_ga852fe4b5391b22059a394dd82c086ae2}{HAL\_SRAM\_DMA\_XferErrorCallback}}(hmdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01099}01099\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01100}01100\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01101}01101\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01106}01106\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_SRAM\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01107}01107\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__sram_8c_source_l01113}01113\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
