

================================================================
== Vitis HLS Report for 'read_data_1_Pipeline_1'
================================================================
* Date:           Mon Oct 17 15:14:53 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  3.323 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.180 us|  0.180 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         2|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%AOV_c95_0 = alloca i32 1"   --->   Operation 6 'alloca' 'AOV_c95_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%AOV_1_c96_0 = alloca i32 1"   --->   Operation 7 'alloca' 'AOV_1_c96_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%AOV_2_c97_0 = alloca i32 1"   --->   Operation 8 'alloca' 'AOV_2_c97_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%AOV_3_c98_0 = alloca i32 1"   --->   Operation 9 'alloca' 'AOV_3_c98_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%AOV_4_c99_0 = alloca i32 1"   --->   Operation 10 'alloca' 'AOV_4_c99_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%AOV_5_c100_0 = alloca i32 1"   --->   Operation 11 'alloca' 'AOV_5_c100_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%AOV_6_c101_0 = alloca i32 1"   --->   Operation 12 'alloca' 'AOV_6_c101_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%AOV_7_c102_0 = alloca i32 1"   --->   Operation 13 'alloca' 'AOV_7_c102_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %loop_index"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%loop_index_load = load i4 %loop_index"   --->   Operation 16 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "%exitcond1 = icmp_eq  i4 %loop_index_load, i4 8"   --->   Operation 18 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%empty = add i4 %loop_index_load, i4 1"   --->   Operation 20 'add' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1, void %load-store-loop.split, void %memcpy-split.exitStub"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%loop_index_cast1 = zext i4 %loop_index_load"   --->   Operation 22 'zext' 'loop_index_cast1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dest_AOV_addr = getelementptr i32 %dest_AOV, i64 0, i64 %loop_index_cast1"   --->   Operation 23 'getelementptr' 'dest_AOV_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%dest_AOV_load = load i3 %dest_AOV_addr"   --->   Operation 24 'load' 'dest_AOV_load' <Predicate = (!exitcond1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_195 = trunc i4 %loop_index_load"   --->   Operation 25 'trunc' 'empty_195' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i3 %empty_195, void %.case.7, i3 0, void %load-store-loop.split..exit_crit_edge, i3 1, void %load-store-loop.split..exit_crit_edge4, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6"   --->   Operation 26 'switch' 'switch_ln0' <Predicate = (!exitcond1)> <Delay = 0.95>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %empty, i4 %loop_index"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%AOV_c95_0_load = load i32 %AOV_c95_0"   --->   Operation 46 'load' 'AOV_c95_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%AOV_1_c96_0_load = load i32 %AOV_1_c96_0"   --->   Operation 47 'load' 'AOV_1_c96_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%AOV_2_c97_0_load = load i32 %AOV_2_c97_0"   --->   Operation 48 'load' 'AOV_2_c97_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%AOV_3_c98_0_load = load i32 %AOV_3_c98_0"   --->   Operation 49 'load' 'AOV_3_c98_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%AOV_4_c99_0_load = load i32 %AOV_4_c99_0"   --->   Operation 50 'load' 'AOV_4_c99_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%AOV_5_c100_0_load = load i32 %AOV_5_c100_0"   --->   Operation 51 'load' 'AOV_5_c100_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%AOV_6_c101_0_load = load i32 %AOV_6_c101_0"   --->   Operation 52 'load' 'AOV_6_c101_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%AOV_7_c102_0_load = load i32 %AOV_7_c102_0"   --->   Operation 53 'load' 'AOV_7_c102_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %AOV_7_c102_0_out, i32 %AOV_7_c102_0_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %AOV_6_c101_0_out, i32 %AOV_6_c101_0_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %AOV_5_c100_0_out, i32 %AOV_5_c100_0_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %AOV_4_c99_0_out, i32 %AOV_4_c99_0_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %AOV_3_c98_0_out, i32 %AOV_3_c98_0_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %AOV_2_c97_0_out, i32 %AOV_2_c97_0_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %AOV_1_c96_0_out, i32 %AOV_1_c96_0_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %AOV_c95_0_out, i32 %AOV_c95_0_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (exitcond1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 29 [1/2] (2.32ns)   --->   "%dest_AOV_load = load i3 %dest_AOV_addr"   --->   Operation 29 'load' 'dest_AOV_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_6_c101_0"   --->   Operation 30 'store' 'store_ln0' <Predicate = (empty_195 == 6)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 31 'br' 'br_ln0' <Predicate = (empty_195 == 6)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_5_c100_0"   --->   Operation 32 'store' 'store_ln0' <Predicate = (empty_195 == 5)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 33 'br' 'br_ln0' <Predicate = (empty_195 == 5)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_4_c99_0"   --->   Operation 34 'store' 'store_ln0' <Predicate = (empty_195 == 4)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 35 'br' 'br_ln0' <Predicate = (empty_195 == 4)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_3_c98_0"   --->   Operation 36 'store' 'store_ln0' <Predicate = (empty_195 == 3)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 37 'br' 'br_ln0' <Predicate = (empty_195 == 3)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_2_c97_0"   --->   Operation 38 'store' 'store_ln0' <Predicate = (empty_195 == 2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 39 'br' 'br_ln0' <Predicate = (empty_195 == 2)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_1_c96_0"   --->   Operation 40 'store' 'store_ln0' <Predicate = (empty_195 == 1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 41 'br' 'br_ln0' <Predicate = (empty_195 == 1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_c95_0"   --->   Operation 42 'store' 'store_ln0' <Predicate = (empty_195 == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 43 'br' 'br_ln0' <Predicate = (empty_195 == 0)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_7_c102_0"   --->   Operation 44 'store' 'store_ln0' <Predicate = (empty_195 == 7)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 45 'br' 'br_ln0' <Predicate = (empty_195 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('loop_index') [10]  (0 ns)
	'load' operation ('loop_index_load') on local variable 'loop_index' [22]  (0 ns)
	'add' operation ('empty') [26]  (1.74 ns)
	'store' operation ('store_ln0') of variable 'empty' on local variable 'loop_index' [59]  (1.59 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('dest_AOV_load') on array 'dest_AOV' [31]  (2.32 ns)
	'store' operation ('store_ln0') of variable 'dest_AOV_load' on local variable 'AOV_6_c101_0' [35]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
