PPC S0106
"LwSyncdWW Rfe PodRR DpDatadW Wse"
Cycle=Rfe PodRR DpDatadW Wse LwSyncdWW
Relax=[Wse,LwSyncdWW,Rfe]
Safe=PodRR DpDatadW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Ws
Orig=LwSyncdWW Rfe PodRR DpDatadW Wse
{
0:r2=x; 0:r4=y;
1:r2=y; 1:r4=z; 1:r6=x;
}
 P0           | P1           ;
 li r1,2      | lwz r1,0(r2) ;
 stw r1,0(r2) | lwz r3,0(r4) ;
 lwsync       | xor r5,r3,r3 ;
 li r3,1      | addi r5,r5,1 ;
 stw r3,0(r4) | stw r5,0(r6) ;
exists
(x=2 /\ 1:r1=1)
