
*** Running vivado
    with args -log vga_ScreenSaver_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_ScreenSaver_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vga_ScreenSaver_top.tcl -notrace
Command: synth_design -top vga_ScreenSaver_top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6632
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_ScreenSaver_top' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:886]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:318]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (1#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:318]
WARNING: [Synth 8-7071] port 'clk3' of module 'clkdiv' is unconnected for instance 'U1' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:916]
WARNING: [Synth 8-7023] instance 'U1' of module 'clkdiv' has 5 connections declared, but only 4 given [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:916]
INFO: [Synth 8-6157] synthesizing module 'clock_pulse' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:707]
INFO: [Synth 8-6155] done synthesizing module 'clock_pulse' (2#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:707]
INFO: [Synth 8-6157] synthesizing module 'multi' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:699]
INFO: [Synth 8-6155] done synthesizing module 'multi' (3#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:699]
INFO: [Synth 8-6157] synthesizing module 'clk_65mhz' [C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/.Xil/Vivado-1736-DESKTOP-27AES16/realtime/clk_65mhz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_65mhz' (4#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/.Xil/Vivado-1736-DESKTOP-27AES16/realtime/clk_65mhz_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_65mhz' is unconnected for instance 'U4' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:920]
WARNING: [Synth 8-7023] instance 'U4' of module 'clk_65mhz' has 4 connections declared, but only 3 given [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:920]
INFO: [Synth 8-6157] synthesizing module 'vga_1024x768' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:596]
	Parameter hpixels bound to: 11'b10101000000 
	Parameter hlines bound to: 11'b01100100110 
	Parameter hbp bound to: 11'b00100101000 
	Parameter hfp bound to: 11'b10100101000 
	Parameter vbp bound to: 11'b00000100011 
	Parameter vfp bound to: 11'b01100100011 
INFO: [Synth 8-6155] done synthesizing module 'vga_1024x768' (5#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:596]
INFO: [Synth 8-6157] synthesizing module 'vga_ScreenSaver_1024x768' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:780]
	Parameter hbp bound to: 11'b00100101000 
	Parameter vbp bound to: 11'b00000100011 
	Parameter W bound to: 240 - type: integer 
	Parameter H bound to: 160 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_ScreenSaver_1024x768' (6#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:780]
INFO: [Synth 8-6157] synthesizing module 'loons' [C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/.Xil/Vivado-1736-DESKTOP-27AES16/realtime/loons_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'loons' (7#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/.Xil/Vivado-1736-DESKTOP-27AES16/realtime/loons_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bounce_1024x768' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:736]
	Parameter C1max bound to: 784 - type: integer 
	Parameter R1max bound to: 608 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bounce_1024x768' (8#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:736]
INFO: [Synth 8-6157] synthesizing module 'fold' [C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/.Xil/Vivado-1736-DESKTOP-27AES16/realtime/fold_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fold' (9#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/.Xil/Vivado-1736-DESKTOP-27AES16/realtime/fold_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_640x480' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:60]
	Parameter hpixels bound to: 10'b1100100000 
	Parameter hlines bound to: 10'b1000001001 
	Parameter hbp bound to: 10'b0010010000 
	Parameter hfp bound to: 10'b1100010000 
	Parameter vbp bound to: 10'b0000011111 
	Parameter vfp bound to: 10'b0111111111 
INFO: [Synth 8-6155] done synthesizing module 'vga_640x480' (10#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:60]
INFO: [Synth 8-6157] synthesizing module 'vga_ScreenSaver_640x480' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:208]
	Parameter hbp bound to: 10'b0010010000 
	Parameter vbp bound to: 10'b0000011111 
	Parameter W bound to: 240 - type: integer 
	Parameter H bound to: 160 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_ScreenSaver_640x480' (11#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:208]
INFO: [Synth 8-6157] synthesizing module 'bounce_640x480' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:164]
	Parameter C1max bound to: 400 - type: integer 
	Parameter R1max bound to: 320 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bounce_640x480' (12#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:164]
INFO: [Synth 8-6157] synthesizing module 'vga_800x600' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:339]
	Parameter hpixels bound to: 10'b1111101000 
	Parameter hlines bound to: 10'b1010011011 
	Parameter hbp bound to: 10'b0010110100 
	Parameter hfp bound to: 10'b1111010100 
	Parameter vbp bound to: 10'b0000110011 
	Parameter vfp bound to: 10'b1010001011 
INFO: [Synth 8-6155] done synthesizing module 'vga_800x600' (13#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:339]
INFO: [Synth 8-6157] synthesizing module 'vga_ScreenSaver_800x600' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:486]
	Parameter hbp bound to: 10'b0010110100 
	Parameter vbp bound to: 10'b0000110011 
	Parameter W bound to: 240 - type: integer 
	Parameter H bound to: 160 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_ScreenSaver_800x600' (14#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:486]
INFO: [Synth 8-6157] synthesizing module 'bounce_800x600' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:442]
	Parameter C1max bound to: 560 - type: integer 
	Parameter R1max bound to: 440 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bounce_800x600' (15#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:442]
INFO: [Synth 8-6157] synthesizing module 'clk_40mhz' [C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/.Xil/Vivado-1736-DESKTOP-27AES16/realtime/clk_40mhz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_40mhz' (16#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/.Xil/Vivado-1736-DESKTOP-27AES16/realtime/clk_40mhz_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_40mhz' is unconnected for instance 'U20' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:938]
WARNING: [Synth 8-7023] instance 'U20' of module 'clk_40mhz' has 4 connections declared, but only 3 given [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:938]
INFO: [Synth 8-6157] synthesizing module 'mux_41_hs_vs' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:857]
INFO: [Synth 8-6155] done synthesizing module 'mux_41_hs_vs' (17#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:857]
INFO: [Synth 8-6157] synthesizing module 'mux_41' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:835]
INFO: [Synth 8-6155] done synthesizing module 'mux_41' (18#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:835]
INFO: [Synth 8-6157] synthesizing module 'mux_41_rom' [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:876]
INFO: [Synth 8-6155] done synthesizing module 'mux_41_rom' (19#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:876]
INFO: [Synth 8-6155] done synthesizing module 'vga_ScreenSaver_top' (20#1) [C:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/new/projektmunka.v:886]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.480 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1025.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold/fold_1024x768_in_context.xdc] for cell 'U9'
Finished Parsing XDC File [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold/fold_1024x768_in_context.xdc] for cell 'U9'
Parsing XDC File [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold/fold_1024x768_in_context.xdc] for cell 'U14'
Finished Parsing XDC File [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold/fold_1024x768_in_context.xdc] for cell 'U14'
Parsing XDC File [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold/fold_1024x768_in_context.xdc] for cell 'U19'
Finished Parsing XDC File [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/fold/fold/fold_1024x768_in_context.xdc] for cell 'U19'
Parsing XDC File [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons/loons_1024x768_jo_in_context.xdc] for cell 'U7'
Finished Parsing XDC File [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons/loons_1024x768_jo_in_context.xdc] for cell 'U7'
Parsing XDC File [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons/loons_1024x768_jo_in_context.xdc] for cell 'U12'
Finished Parsing XDC File [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons/loons_1024x768_jo_in_context.xdc] for cell 'U12'
Parsing XDC File [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons/loons_1024x768_jo_in_context.xdc] for cell 'U17'
Finished Parsing XDC File [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/loons/loons/loons_1024x768_jo_in_context.xdc] for cell 'U17'
Parsing XDC File [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/clk_65mhz/clk_65mhz/clk_65mhz_in_context.xdc] for cell 'U4'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/clk_65mhz/clk_65mhz/clk_65mhz_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/clk_65mhz/clk_65mhz/clk_65mhz_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/clk_65mhz/clk_65mhz/clk_65mhz_in_context.xdc] for cell 'U4'
Parsing XDC File [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/clk_40mhz/clk_40mhz/clk_40mhz_in_context.xdc] for cell 'U20'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/clk_40mhz/clk_40mhz/clk_40mhz_in_context.xdc:1]
WARNING: [Constraints 18-619] A clock with name 'CLK100MHZ' already exists, overwriting the previous clock with the same name. [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/clk_40mhz/clk_40mhz/clk_40mhz_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/clk_40mhz/clk_40mhz/clk_40mhz_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/clk_40mhz/clk_40mhz/clk_40mhz_in_context.xdc] for cell 'U20'
Parsing XDC File [C:/Users/hallgato/KMP/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/hallgato/KMP/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hallgato/KMP/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_ScreenSaver_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_ScreenSaver_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1077.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1077.594 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U7' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U9' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1077.602 ; gain = 52.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1077.602 ; gain = 52.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/clk_40mhz/clk_40mhz/clk_40mhz_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/hallgato/KMP/projectmunka/projectmunka.srcs/sources_1/ip/clk_40mhz/clk_40mhz/clk_40mhz_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for U14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U20. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1077.602 ; gain = 52.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1077.602 ; gain = 52.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input   16 Bit       Adders := 3     
	   3 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 9     
	   3 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 14    
	   3 Input   10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 12    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1077.602 ; gain = 52.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'CLK100MHZ'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1077.602 ; gain = 52.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1090.844 ; gain = 65.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1098.285 ; gain = 72.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1104.047 ; gain = 78.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1104.047 ; gain = 78.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1104.047 ; gain = 78.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1104.047 ; gain = 78.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1104.047 ; gain = 78.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1104.047 ; gain = 78.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_65mhz     |         1|
|2     |loons         |         3|
|3     |fold          |         3|
|4     |clk_40mhz     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_40mhz |     1|
|2     |clk_65mhz |     1|
|3     |fold      |     1|
|4     |fold_     |     2|
|6     |loons     |     1|
|7     |loons_    |     2|
|9     |BUFG      |     1|
|10    |CARRY4    |    90|
|11    |LUT1      |    69|
|12    |LUT2      |   222|
|13    |LUT3      |    74|
|14    |LUT4      |    99|
|15    |LUT5      |    58|
|16    |LUT6      |    86|
|17    |FDCE      |   160|
|18    |FDPE      |    43|
|19    |FDRE      |     3|
|20    |IBUF      |     5|
|21    |OBUF      |    14|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1104.047 ; gain = 78.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1104.047 ; gain = 26.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1104.047 ; gain = 78.566
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1104.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1104.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1104.047 ; gain = 78.566
INFO: [Common 17-1381] The checkpoint 'C:/Users/hallgato/KMP/projectmunka/projectmunka.runs/synth_1/vga_ScreenSaver_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_ScreenSaver_top_utilization_synth.rpt -pb vga_ScreenSaver_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 29 15:34:38 2022...
