-DesignTarget: RAM
-OptimizationTarget: ReadLatency
-EnablePruning: Yes
-Associativity (for cache only): 16
-CacheAccessMode: Sequential

-ProcessNode: 22
-Capacity (KB): 2048
-WordWidth (bit): 128

-DeviceRoadmap: LSTP
-LocalWireType: LocalAggressive
-LocalWireRepeaterType: RepeatedNone

-LocalWireUseLowSwing: No
-GlobalWireType: GlobalAggressive
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No

-Routing: H-tree
-InternalSensing: true
-MemoryCellInputFile: ./cell_defs/PCRAM.cell

-Temperature (K): 350
-BufferDesignOptimization: latency
-UseCactiAssumption: Yes

