{
  "version": 3,
  "sources": ["../../../../../../node_modules/shiki/dist/langs/system-verilog.mjs"],
  "sourcesContent": ["const lang = Object.freeze({\n  \"displayName\": \"SystemVerilog\",\n  \"fileTypes\": [\"v\", \"vh\", \"sv\", \"svh\"],\n  \"name\": \"system-verilog\",\n  \"patterns\": [{\n    \"include\": \"#comments\"\n  }, {\n    \"include\": \"#strings\"\n  }, {\n    \"include\": \"#typedef-enum-struct-union\"\n  }, {\n    \"include\": \"#typedef\"\n  }, {\n    \"include\": \"#functions\"\n  }, {\n    \"include\": \"#keywords\"\n  }, {\n    \"include\": \"#tables\"\n  }, {\n    \"include\": \"#function-task\"\n  }, {\n    \"include\": \"#module-declaration\"\n  }, {\n    \"include\": \"#class-declaration\"\n  }, {\n    \"include\": \"#enum-struct-union\"\n  }, {\n    \"include\": \"#sequence\"\n  }, {\n    \"include\": \"#all-types\"\n  }, {\n    \"include\": \"#module-parameters\"\n  }, {\n    \"include\": \"#module-no-parameters\"\n  }, {\n    \"include\": \"#port-net-parameter\"\n  }, {\n    \"include\": \"#system-tf\"\n  }, {\n    \"include\": \"#assertion\"\n  }, {\n    \"include\": \"#bind-directive\"\n  }, {\n    \"include\": \"#cast-operator\"\n  }, {\n    \"include\": \"#storage-scope\"\n  }, {\n    \"include\": \"#attributes\"\n  }, {\n    \"include\": \"#imports\"\n  }, {\n    \"include\": \"#operators\"\n  }, {\n    \"include\": \"#constants\"\n  }, {\n    \"include\": \"#identifiers\"\n  }, {\n    \"include\": \"#selects\"\n  }],\n  \"repository\": {\n    \"all-types\": {\n      \"patterns\": [{\n        \"include\": \"#built-ins\"\n      }, {\n        \"include\": \"#modifiers\"\n      }]\n    },\n    \"assertion\": {\n      \"captures\": {\n        \"1\": {\n          \"name\": \"entity.name.goto-label.php\"\n        },\n        \"2\": {\n          \"name\": \"keyword.operator.systemverilog\"\n        },\n        \"3\": {\n          \"name\": \"keyword.sva.systemverilog\"\n        }\n      },\n      \"match\": \"\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)[ \\\\t\\\\r\\\\n]*(:)[ \\\\t\\\\r\\\\n]*(assert|assume|cover|restrict)\\\\b\"\n    },\n    \"attributes\": {\n      \"begin\": \"(?<!@[ \\\\t\\\\r\\\\n]?)\\\\(\\\\*\",\n      \"beginCaptures\": {\n        \"0\": {\n          \"name\": \"punctuation.attribute.rounds.begin\"\n        }\n      },\n      \"end\": \"\\\\*\\\\)\",\n      \"endCaptures\": {\n        \"0\": {\n          \"name\": \"punctuation.attribute.rounds.end\"\n        }\n      },\n      \"name\": \"meta.attribute.systemverilog\",\n      \"patterns\": [{\n        \"captures\": {\n          \"1\": {\n            \"name\": \"keyword.control.systemverilog\"\n          },\n          \"2\": {\n            \"name\": \"keyword.operator.assignment.systemverilog\"\n          }\n        },\n        \"match\": \"([a-zA-Z_][a-zA-Z0-9_$]*)(?:[ \\\\t\\\\r\\\\n]*(=)[ \\\\t\\\\r\\\\n]*)?\"\n      }, {\n        \"include\": \"#constants\"\n      }, {\n        \"include\": \"#strings\"\n      }]\n    },\n    \"base-grammar\": {\n      \"patterns\": [{\n        \"include\": \"#all-types\"\n      }, {\n        \"include\": \"#comments\"\n      }, {\n        \"include\": \"#operators\"\n      }, {\n        \"include\": \"#constants\"\n      }, {\n        \"include\": \"#strings\"\n      }, {\n        \"captures\": {\n          \"1\": {\n            \"name\": \"storage.type.interface.systemverilog\"\n          }\n        },\n        \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)[ \\\\t\\\\r\\\\n]+[a-zA-Z_][a-zA-Z0-9_,= \\\\t\\\\n]*\"\n      }, {\n        \"include\": \"#storage-scope\"\n      }]\n    },\n    \"bind-directive\": {\n      \"captures\": {\n        \"1\": {\n          \"name\": \"keyword.control.systemverilog\"\n        },\n        \"2\": {\n          \"name\": \"entity.name.type.module.systemverilog\"\n        }\n      },\n      \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(bind)[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$\\\\.]*)\\\\b\",\n      \"name\": \"meta.definition.systemverilog\"\n    },\n    \"built-ins\": {\n      \"patterns\": [{\n        \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(bit|logic|reg)\\\\b\",\n        \"name\": \"storage.type.vector.systemverilog\"\n      }, {\n        \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(byte|shortint|int|longint|integer|time|genvar)\\\\b\",\n        \"name\": \"storage.type.atom.systemverilog\"\n      }, {\n        \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(shortreal|real|realtime)\\\\b\",\n        \"name\": \"storage.type.notint.systemverilog\"\n      }, {\n        \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(supply[01]|tri|triand|trior|trireg|tri[01]|uwire|wire|wand|wor)\\\\b\",\n        \"name\": \"storage.type.net.systemverilog\"\n      }, {\n        \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(genvar|var|void|signed|unsigned|string|const|process)\\\\b\",\n        \"name\": \"storage.type.built-in.systemverilog\"\n      }, {\n        \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(uvm_(?:root|transaction|component|monitor|driver|test|env|object|agent|sequence_base|sequence_item|sequence_state|sequencer|sequencer_base|sequence|component_registry|analysis_imp|analysis_port|analysis_export|config_db|active_passive_enum|phase|verbosity|tlm_analysis_fifo|tlm_fifo|report_server|objection|recorder|domain|reg_field|reg_block|reg|bitstream_t|radix_enum|printer|packer|comparer|scope_stack))\\\\b\",\n        \"name\": \"storage.type.uvm.systemverilog\"\n      }]\n    },\n    \"cast-operator\": {\n      \"captures\": {\n        \"1\": {\n          \"patterns\": [{\n            \"include\": \"#built-ins\"\n          }, {\n            \"include\": \"#constants\"\n          }, {\n            \"match\": \"[a-zA-Z_][a-zA-Z0-9_$]*\",\n            \"name\": \"storage.type.user-defined.systemverilog\"\n          }]\n        },\n        \"2\": {\n          \"name\": \"keyword.operator.cast.systemverilog\"\n        }\n      },\n      \"match\": \"[ \\\\t\\\\r\\\\n]*([0-9]+|[a-zA-Z_][a-zA-Z0-9_$]*)(')(?=\\\\()\",\n      \"name\": \"meta.cast.systemverilog\"\n    },\n    \"class-declaration\": {\n      \"begin\": \"[ \\\\t\\\\r\\\\n]*\\\\b(virtual[ \\\\t\\\\r\\\\n]+)?(class)(?:[ \\\\t\\\\r\\\\n]+(static|automatic))?[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$:]*)(?:[ \\\\t\\\\r\\\\n]+(extends|implements)[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$:]*))?\",\n      \"beginCaptures\": {\n        \"1\": {\n          \"name\": \"storage.modifier.systemverilog\"\n        },\n        \"2\": {\n          \"name\": \"storage.type.class.systemverilog\"\n        },\n        \"3\": {\n          \"name\": \"storage.modifier.systemverilog\"\n        },\n        \"4\": {\n          \"name\": \"entity.name.type.class.systemverilog\"\n        },\n        \"5\": {\n          \"name\": \"keyword.control.systemverilog\"\n        },\n        \"6\": {\n          \"name\": \"entity.name.type.class.systemverilog\"\n        }\n      },\n      \"end\": \";\",\n      \"endCaptures\": {\n        \"0\": {\n          \"name\": \"punctuation.definition.class.end.systemverilog\"\n        }\n      },\n      \"name\": \"meta.class.systemverilog\",\n      \"patterns\": [{\n        \"captures\": {\n          \"1\": {\n            \"name\": \"keyword.control.systemverilog\"\n          },\n          \"2\": {\n            \"name\": \"entity.name.type.class.systemverilog\"\n          },\n          \"3\": {\n            \"name\": \"entity.name.type.class.systemverilog\"\n          }\n        },\n        \"match\": \"[ \\\\t\\\\r\\\\n]+\\\\b(extends|implements)[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$:]*)(?:[ \\\\t\\\\r\\\\n]*,[ \\\\t\\\\r\\\\n]*([a-zA-Z_][a-zA-Z0-9_$:]*))*\"\n      }, {\n        \"captures\": {\n          \"1\": {\n            \"name\": \"storage.type.userdefined.systemverilog\"\n          },\n          \"2\": {\n            \"name\": \"keyword.operator.param.systemverilog\"\n          }\n        },\n        \"match\": \"[ \\\\t\\\\r\\\\n]+\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)[ \\\\t\\\\r\\\\n]*(#)\\\\(\",\n        \"name\": \"meta.typedef.class.systemverilog\"\n      }, {\n        \"include\": \"#port-net-parameter\"\n      }, {\n        \"include\": \"#base-grammar\"\n      }, {\n        \"include\": \"#module-binding\"\n      }, {\n        \"include\": \"#identifiers\"\n      }]\n    },\n    \"comments\": {\n      \"patterns\": [{\n        \"begin\": \"/\\\\*\",\n        \"beginCaptures\": {\n          \"0\": {\n            \"name\": \"punctuation.definition.comment.systemverilog\"\n          }\n        },\n        \"end\": \"\\\\*/\",\n        \"endCaptures\": {\n          \"0\": {\n            \"name\": \"punctuation.definition.comment.systemverilog\"\n          }\n        },\n        \"name\": \"comment.block.systemverilog\",\n        \"patterns\": [{\n          \"include\": \"#fixme-todo\"\n        }]\n      }, {\n        \"begin\": \"//\",\n        \"beginCaptures\": {\n          \"0\": {\n            \"name\": \"punctuation.definition.comment.systemverilog\"\n          }\n        },\n        \"end\": \"$\\\\n?\",\n        \"name\": \"comment.line.double-slash.systemverilog\",\n        \"patterns\": [{\n          \"include\": \"#fixme-todo\"\n        }]\n      }]\n    },\n    \"compiler-directives\": {\n      \"name\": \"meta.preprocessor.systemverilog\",\n      \"patterns\": [{\n        \"captures\": {\n          \"1\": {\n            \"name\": \"punctuation.definition.directive.systemverilog\"\n          },\n          \"2\": {\n            \"name\": \"string.regexp.systemverilog\"\n          }\n        },\n        \"match\": \"(`)(else|endif|endcelldefine|celldefine|nounconnected_drive|resetall|undefineall|end_keywords|__FILE__|__LINE__)\\\\b\"\n      }, {\n        \"captures\": {\n          \"1\": {\n            \"name\": \"punctuation.definition.directive.systemverilog\"\n          },\n          \"2\": {\n            \"name\": \"string.regexp.systemverilog\"\n          },\n          \"3\": {\n            \"name\": \"variable.other.constant.preprocessor.systemverilog\"\n          }\n        },\n        \"match\": \"(`)(ifdef|ifndef|elsif|define|undef|pragma)[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b\"\n      }, {\n        \"captures\": {\n          \"1\": {\n            \"name\": \"punctuation.definition.directive.systemverilog\"\n          },\n          \"2\": {\n            \"name\": \"string.regexp.systemverilog\"\n          }\n        },\n        \"match\": \"(`)(include|timescale|default_nettype|unconnected_drive|line|begin_keywords)\\\\b\"\n      }, {\n        \"begin\": \"(`)(protected)\\\\b\",\n        \"beginCaptures\": {\n          \"1\": {\n            \"name\": \"punctuation.definition.directive.systemverilog\"\n          },\n          \"2\": {\n            \"name\": \"string.regexp.systemverilog\"\n          }\n        },\n        \"end\": \"(`)(endprotected)\\\\b\",\n        \"endCaptures\": {\n          \"1\": {\n            \"name\": \"punctuation.definition.directive.systemverilog\"\n          },\n          \"2\": {\n            \"name\": \"string.regexp.systemverilog\"\n          }\n        },\n        \"name\": \"meta.crypto.systemverilog\"\n      }, {\n        \"captures\": {\n          \"1\": {\n            \"name\": \"punctuation.definition.directive.systemverilog\"\n          },\n          \"2\": {\n            \"name\": \"variable.other.constant.preprocessor.systemverilog\"\n          }\n        },\n        \"match\": \"(`)([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b\"\n      }]\n    },\n    \"constants\": {\n      \"patterns\": [{\n        \"match\": \"(\\\\b[1-9][0-9_]*)?'([sS]?[bB][ \\\\t\\\\r\\\\n]*[0-1xXzZ?][0-1_xXzZ?]*|[sS]?[oO][ \\\\t\\\\r\\\\n]*[0-7xXzZ?][0-7_xXzZ?]*|[sS]?[dD][ \\\\t\\\\r\\\\n]*[0-9xXzZ?][0-9_xXzZ?]*|[sS]?[hH][ \\\\t\\\\r\\\\n]*[0-9a-fA-FxXzZ?][0-9a-fA-F_xXzZ?]*)((e|E)(\\\\+|-)?[0-9]+)?(?!'|\\\\w)\",\n        \"name\": \"constant.numeric.systemverilog\"\n      }, {\n        \"match\": \"'[01xXzZ]\",\n        \"name\": \"constant.numeric.bit.systemverilog\"\n      }, {\n        \"match\": \"\\\\b(?:\\\\d[\\\\d_\\\\.]*(?<!\\\\.)(?:e|E)(?:\\\\+|-)?[0-9]+)\\\\b\",\n        \"name\": \"constant.numeric.exp.systemverilog\"\n      }, {\n        \"match\": \"\\\\b(?:\\\\d[\\\\d_\\\\.]*(?!(?:[\\\\d\\\\.]|[ \\\\t\\\\r\\\\n]*(?:e|E|fs|ps|ns|us|ms|s))))\\\\b\",\n        \"name\": \"constant.numeric.decimal.systemverilog\"\n      }, {\n        \"match\": \"\\\\b(?:\\\\d[\\\\d\\\\.]*[ \\\\t\\\\r\\\\n]*(?:fs|ps|ns|us|ms|s))\\\\b\",\n        \"name\": \"constant.numeric.time.systemverilog\"\n      }, {\n        \"include\": \"#compiler-directives\"\n      }, {\n        \"match\": \"\\\\b(?:this|super|null)\\\\b\",\n        \"name\": \"constant.language.systemverilog\"\n      }, {\n        \"match\": \"\\\\b([A-Z][A-Z0-9_]*)\\\\b\",\n        \"name\": \"constant.other.net.systemverilog\"\n      }, {\n        \"match\": \"\\\\b(?<!\\\\.)([A-Z0-9_]+)(?!\\\\.)\\\\b\",\n        \"name\": \"constant.numeric.parameter.uppercase.systemverilog\"\n      }, {\n        \"match\": \"\\\\.\\\\*\",\n        \"name\": \"keyword.operator.quantifier.regexp\"\n      }]\n    },\n    \"enum-struct-union\": {\n      \"begin\": \"[ \\\\t\\\\r\\\\n]*\\\\b(enum|struct|union(?:[ \\\\t\\\\r\\\\n]+tagged)?|class|interface[ \\\\t\\\\r\\\\n]+class)(?:[ \\\\t\\\\r\\\\n]+(?!packed|signed|unsigned)([a-zA-Z_][a-zA-Z0-9_$]*)?(?:[ \\\\t\\\\r\\\\n]*(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])?))?(?:[ \\\\t\\\\r\\\\n]+(packed))?(?:[ \\\\t\\\\r\\\\n]+(signed|unsigned))?(?=[ \\\\t\\\\r\\\\n]*(?:{|$))\",\n      \"beginCaptures\": {\n        \"1\": {\n          \"name\": \"keyword.control.systemverilog\"\n        },\n        \"2\": {\n          \"patterns\": [{\n            \"include\": \"#built-ins\"\n          }]\n        },\n        \"3\": {\n          \"patterns\": [{\n            \"include\": \"#selects\"\n          }]\n        },\n        \"4\": {\n          \"name\": \"storage.modifier.systemverilog\"\n        },\n        \"5\": {\n          \"name\": \"storage.modifier.systemverilog\"\n        }\n      },\n      \"end\": \"(?<=})[ \\\\t\\\\r\\\\n]*([a-zA-Z_][a-zA-Z0-9_$]*|(?<=^|[ \\\\t\\\\r\\\\n])\\\\\\\\[!-~]+(?=$|[ \\\\t\\\\r\\\\n]))(?:[ \\\\t\\\\r\\\\n]*(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])?)[ \\\\t\\\\r\\\\n]*[,;]\",\n      \"endCaptures\": {\n        \"1\": {\n          \"patterns\": [{\n            \"include\": \"#identifiers\"\n          }]\n        },\n        \"2\": {\n          \"patterns\": [{\n            \"include\": \"#selects\"\n          }]\n        }\n      },\n      \"name\": \"meta.enum-struct-union.systemverilog\",\n      \"patterns\": [{\n        \"include\": \"#keywords\"\n      }, {\n        \"include\": \"#base-grammar\"\n      }, {\n        \"include\": \"#identifiers\"\n      }]\n    },\n    \"fixme-todo\": {\n      \"patterns\": [{\n        \"match\": \"(?i:fixme)\",\n        \"name\": \"invalid.broken.fixme.systemverilog\"\n      }, {\n        \"match\": \"(?i:todo)\",\n        \"name\": \"invalid.unimplemented.todo.systemverilog\"\n      }]\n    },\n    \"function-task\": {\n      \"begin\": \"[ \\\\t\\\\r\\\\n]*(?:\\\\b(virtual)[ \\\\t\\\\r\\\\n]+)?(?:\\\\b(function|task)\\\\b)(?:[ \\\\t\\\\r\\\\n]+\\\\b(static|automatic)\\\\b)?\",\n      \"beginCaptures\": {\n        \"1\": {\n          \"name\": \"storage.modifier.systemverilog\"\n        },\n        \"2\": {\n          \"name\": \"storage.type.function.systemverilog\"\n        },\n        \"3\": {\n          \"name\": \"storage.modifier.systemverilog\"\n        }\n      },\n      \"end\": \";\",\n      \"endCaptures\": {\n        \"0\": {\n          \"name\": \"punctuation.definition.function.end.systemverilog\"\n        }\n      },\n      \"name\": \"meta.function.systemverilog\",\n      \"patterns\": [{\n        \"captures\": {\n          \"1\": {\n            \"name\": \"support.type.scope.systemverilog\"\n          },\n          \"2\": {\n            \"name\": \"keyword.operator.scope.systemverilog\"\n          },\n          \"3\": {\n            \"patterns\": [{\n              \"include\": \"#built-ins\"\n            }, {\n              \"match\": \"[a-zA-Z_][a-zA-Z0-9_$]*\",\n              \"name\": \"storage.type.user-defined.systemverilog\"\n            }]\n          },\n          \"4\": {\n            \"patterns\": [{\n              \"include\": \"#modifiers\"\n            }]\n          },\n          \"5\": {\n            \"patterns\": [{\n              \"include\": \"#selects\"\n            }]\n          },\n          \"6\": {\n            \"name\": \"entity.name.function.systemverilog\"\n          }\n        },\n        \"match\": \"[ \\\\t\\\\r\\\\n]*(?:\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)(::))?([a-zA-Z_][a-zA-Z0-9_$]*\\\\b[ \\\\t\\\\r\\\\n]+)?(?:\\\\b(signed|unsigned)\\\\b[ \\\\t\\\\r\\\\n]*)?(?:(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])[ \\\\t\\\\r\\\\n]*)?(?:\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b[ \\\\t\\\\r\\\\n]*)(?=\\\\(|;)\"\n      }, {\n        \"include\": \"#keywords\"\n      }, {\n        \"include\": \"#port-net-parameter\"\n      }, {\n        \"include\": \"#base-grammar\"\n      }, {\n        \"include\": \"#identifiers\"\n      }]\n    },\n    \"functions\": {\n      \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(?!while|for|if|iff|else|case|casex|casez)([a-zA-Z_][a-zA-Z0-9_$]*)(?=[ \\\\t\\\\r\\\\n]*\\\\()\",\n      \"name\": \"entity.name.function.systemverilog\"\n    },\n    \"identifiers\": {\n      \"patterns\": [{\n        \"match\": \"\\\\b[a-zA-Z_][a-zA-Z0-9_$]*\\\\b\",\n        \"name\": \"variable.other.identifier.systemverilog\"\n      }, {\n        \"match\": \"(?<=^|[ \\\\t\\\\r\\\\n])\\\\\\\\[!-~]+(?=$|[ \\\\t\\\\r\\\\n])\",\n        \"name\": \"string.regexp.identifier.systemverilog\"\n      }]\n    },\n    \"imports\": {\n      \"captures\": {\n        \"1\": {\n          \"name\": \"keyword.control.systemverilog\"\n        },\n        \"2\": {\n          \"name\": \"support.type.scope.systemverilog\"\n        },\n        \"3\": {\n          \"name\": \"keyword.operator.scope.systemverilog\"\n        },\n        \"4\": {\n          \"patterns\": [{\n            \"include\": \"#operators\"\n          }, {\n            \"include\": \"#identifiers\"\n          }]\n        }\n      },\n      \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(import|export)[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$]*|\\\\*)[ \\\\t\\\\r\\\\n]*(::)[ \\\\t\\\\r\\\\n]*([a-zA-Z_][a-zA-Z0-9_$]*|\\\\*)[ \\\\t\\\\r\\\\n]*(,|;)\",\n      \"name\": \"meta.import.systemverilog\"\n    },\n    \"keywords\": {\n      \"patterns\": [{\n        \"captures\": {\n          \"1\": {\n            \"name\": \"keyword.other.systemverilog\"\n          }\n        },\n        \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(edge|negedge|posedge|cell|config|defparam|design|disable|endgenerate|endspecify|event|generate|ifnone|incdir|instance|liblist|library|noshowcancelled|pulsestyle_onevent|pulsestyle_ondetect|scalared|showcancelled|specify|specparam|use|vectored)\\\\b\"\n      }, {\n        \"include\": \"#sv-control\"\n      }, {\n        \"include\": \"#sv-control-begin\"\n      }, {\n        \"include\": \"#sv-control-end\"\n      }, {\n        \"include\": \"#sv-definition\"\n      }, {\n        \"include\": \"#sv-cover-cross\"\n      }, {\n        \"include\": \"#sv-std\"\n      }, {\n        \"include\": \"#sv-option\"\n      }, {\n        \"include\": \"#sv-local\"\n      }, {\n        \"include\": \"#sv-rand\"\n      }]\n    },\n    \"modifiers\": {\n      \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(?:(?:un)?signed|packed|small|medium|large|supply[01]|strong[01]|pull[01]|weak[01]|highz[01])\\\\b\",\n      \"name\": \"storage.modifier.systemverilog\"\n    },\n    \"module-binding\": {\n      \"begin\": \"\\\\.([a-zA-Z_][a-zA-Z0-9_$]*)[ \\\\t\\\\r\\\\n]*\\\\(\",\n      \"beginCaptures\": {\n        \"1\": {\n          \"name\": \"support.function.port.systemverilog\"\n        }\n      },\n      \"end\": \"\\\\),?\",\n      \"name\": \"meta.port.binding.systemverilog\",\n      \"patterns\": [{\n        \"include\": \"#constants\"\n      }, {\n        \"include\": \"#comments\"\n      }, {\n        \"include\": \"#operators\"\n      }, {\n        \"include\": \"#strings\"\n      }, {\n        \"include\": \"#constants\"\n      }, {\n        \"include\": \"#storage-scope\"\n      }, {\n        \"include\": \"#cast-operator\"\n      }, {\n        \"include\": \"#system-tf\"\n      }, {\n        \"match\": \"\\\\bvirtual\\\\b\",\n        \"name\": \"storage.modifier.systemverilog\"\n      }, {\n        \"include\": \"#identifiers\"\n      }]\n    },\n    \"module-declaration\": {\n      \"begin\": \"[ \\\\t\\\\r\\\\n]*\\\\b((?:macro)?module|interface|program|package|modport)[ \\\\t\\\\r\\\\n]+(?:(static|automatic)[ \\\\t\\\\r\\\\n]+)?([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b\",\n      \"beginCaptures\": {\n        \"1\": {\n          \"name\": \"keyword.control.systemverilog\"\n        },\n        \"2\": {\n          \"name\": \"storage.modifier.systemverilog\"\n        },\n        \"3\": {\n          \"name\": \"entity.name.type.module.systemverilog\"\n        }\n      },\n      \"end\": \";\",\n      \"endCaptures\": {\n        \"0\": {\n          \"name\": \"punctuation.definition.module.end.systemverilog\"\n        }\n      },\n      \"name\": \"meta.module.systemverilog\",\n      \"patterns\": [{\n        \"include\": \"#parameters\"\n      }, {\n        \"include\": \"#port-net-parameter\"\n      }, {\n        \"include\": \"#imports\"\n      }, {\n        \"include\": \"#base-grammar\"\n      }, {\n        \"include\": \"#system-tf\"\n      }, {\n        \"include\": \"#identifiers\"\n      }]\n    },\n    \"module-no-parameters\": {\n      \"begin\": \"[ \\\\t\\\\r\\\\n]*\\\\b(?:(bind|pullup|pulldown)[ \\\\t\\\\r\\\\n]+(?:([a-zA-Z_][a-zA-Z0-9_$\\\\.]*)[ \\\\t\\\\r\\\\n]+)?)?((?:\\\\b(?:and|nand|or|nor|xor|xnor|buf|not|bufif[01]|notif[01]|r?[npc]mos|r?tran|r?tranif[01])\\\\b|[a-zA-Z_][a-zA-Z0-9_$]*))[ \\\\t\\\\r\\\\n]+(?!intersect|and|or|throughout|within)([a-zA-Z_][a-zA-Z0-9_$]*)(?:[ \\\\t\\\\r\\\\n]*(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])?)[ \\\\t\\\\r\\\\n]*(?=\\\\(|$)(?!;)\",\n      \"beginCaptures\": {\n        \"1\": {\n          \"name\": \"keyword.control.systemverilog\"\n        },\n        \"2\": {\n          \"name\": \"entity.name.type.module.systemverilog\"\n        },\n        \"3\": {\n          \"name\": \"entity.name.type.module.systemverilog\"\n        },\n        \"4\": {\n          \"name\": \"variable.other.module.systemverilog\"\n        },\n        \"5\": {\n          \"patterns\": [{\n            \"include\": \"#selects\"\n          }]\n        }\n      },\n      \"end\": \"\\\\)(?:[ \\\\t\\\\r\\\\n]*(;))?\",\n      \"endCaptures\": {\n        \"1\": {\n          \"name\": \"punctuation.module.instantiation.end.systemverilog\"\n        }\n      },\n      \"name\": \"meta.module.no_parameters.systemverilog\",\n      \"patterns\": [{\n        \"include\": \"#module-binding\"\n      }, {\n        \"include\": \"#comments\"\n      }, {\n        \"include\": \"#operators\"\n      }, {\n        \"include\": \"#constants\"\n      }, {\n        \"include\": \"#strings\"\n      }, {\n        \"include\": \"#port-net-parameter\"\n      }, {\n        \"match\": \"\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b(?=[ \\\\t\\\\r\\\\n]*(\\\\(|$))\",\n        \"name\": \"variable.other.module.systemverilog\"\n      }, {\n        \"include\": \"#identifiers\"\n      }]\n    },\n    \"module-parameters\": {\n      \"begin\": \"[ \\\\t\\\\r\\\\n]*\\\\b(?:(bind)[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$\\\\.]*)[ \\\\t\\\\r\\\\n]+)?([a-zA-Z_][a-zA-Z0-9_$]*)[ \\\\t\\\\r\\\\n]+(?!intersect|and|or|throughout|within)(?=#[^#])\",\n      \"beginCaptures\": {\n        \"1\": {\n          \"name\": \"keyword.control.systemverilog\"\n        },\n        \"2\": {\n          \"name\": \"entity.name.type.module.systemverilog\"\n        },\n        \"3\": {\n          \"name\": \"entity.name.type.module.systemverilog\"\n        }\n      },\n      \"end\": \"\\\\)(?:[ \\\\t\\\\r\\\\n]*(;))?\",\n      \"endCaptures\": {\n        \"1\": {\n          \"name\": \"punctuation.module.instantiation.end.systemverilog\"\n        }\n      },\n      \"name\": \"meta.module.parameters.systemverilog\",\n      \"patterns\": [{\n        \"match\": \"\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b(?=[ \\\\t\\\\r\\\\n]*\\\\()\",\n        \"name\": \"variable.other.module.systemverilog\"\n      }, {\n        \"include\": \"#module-binding\"\n      }, {\n        \"include\": \"#parameters\"\n      }, {\n        \"include\": \"#comments\"\n      }, {\n        \"include\": \"#operators\"\n      }, {\n        \"include\": \"#constants\"\n      }, {\n        \"include\": \"#strings\"\n      }, {\n        \"include\": \"#port-net-parameter\"\n      }, {\n        \"match\": \"\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b(?=[ \\\\t\\\\r\\\\n]*$)\",\n        \"name\": \"variable.other.module.systemverilog\"\n      }, {\n        \"include\": \"#identifiers\"\n      }]\n    },\n    \"operators\": {\n      \"patterns\": [{\n        \"match\": \"\\\\+=|-=|/=|\\\\*=|%=|&=|\\\\|=|\\\\^=|>>>=|>>=|<<<=|<<=|<=|=\",\n        \"name\": \"keyword.operator.assignment.systemverilog\"\n      }, {\n        \"match\": \"\\\\+\\\\+\",\n        \"name\": \"keyword.operator.increment.systemverilog\"\n      }, {\n        \"match\": \"--\",\n        \"name\": \"keyword.operator.decrement.systemverilog\"\n      }, {\n        \"match\": \"\\\\+|-|\\\\*\\\\*|\\\\*|/|%\",\n        \"name\": \"keyword.operator.arithmetic.systemverilog\"\n      }, {\n        \"match\": \"!|&&|\\\\|\\\\|\",\n        \"name\": \"keyword.operator.logical.systemverilog\"\n      }, {\n        \"match\": \"<<<|<<|>>>|>>\",\n        \"name\": \"keyword.operator.bitwise.shift.systemverilog\"\n      }, {\n        \"match\": \"~&|~\\\\||~|\\\\^~|~\\\\^|&|\\\\||\\\\^|{|'{|}|:|\\\\?\",\n        \"name\": \"keyword.operator.bitwise.systemverilog\"\n      }, {\n        \"match\": \"<=|<|>=|>|==\\\\?|!=\\\\?|===|!==|==|!=\",\n        \"name\": \"keyword.operator.comparison.systemverilog\"\n      }, {\n        \"match\": \"@|##|#|->|<->\",\n        \"name\": \"keyword.operator.channel.systemverilog\"\n      }, {\n        \"match\": \"\\\\b(?:dist|inside|with|intersect|and|or|throughout|within|first_match)\\\\b|:=|:/|\\\\|->|\\\\|=>|->>|\\\\*>|#-#|#=#|&&&\",\n        \"name\": \"keyword.operator.logical.systemverilog\"\n      }]\n    },\n    \"parameters\": {\n      \"begin\": \"[ \\\\t\\\\r\\\\n]*(#)[ \\\\t\\\\r\\\\n]*(\\\\()\",\n      \"beginCaptures\": {\n        \"1\": {\n          \"name\": \"keyword.operator.channel.systemverilog\"\n        },\n        \"2\": {\n          \"name\": \"punctuation.section.parameters.begin\"\n        }\n      },\n      \"end\": \"(\\\\))[ \\\\t\\\\r\\\\n]*(?=;|\\\\(|[a-zA-Z_]|\\\\\\\\|$)\",\n      \"endCaptures\": {\n        \"1\": {\n          \"name\": \"punctuation.section.parameters.end\"\n        }\n      },\n      \"name\": \"meta.parameters.systemverilog\",\n      \"patterns\": [{\n        \"include\": \"#port-net-parameter\"\n      }, {\n        \"include\": \"#comments\"\n      }, {\n        \"include\": \"#constants\"\n      }, {\n        \"include\": \"#operators\"\n      }, {\n        \"include\": \"#strings\"\n      }, {\n        \"include\": \"#system-tf\"\n      }, {\n        \"include\": \"#functions\"\n      }, {\n        \"match\": \"\\\\bvirtual\\\\b\",\n        \"name\": \"storage.modifier.systemverilog\"\n      }, {\n        \"include\": \"#module-binding\"\n      }]\n    },\n    \"port-net-parameter\": {\n      \"patterns\": [{\n        \"captures\": {\n          \"1\": {\n            \"name\": \"support.type.direction.systemverilog\"\n          },\n          \"2\": {\n            \"name\": \"storage.type.net.systemverilog\"\n          },\n          \"3\": {\n            \"name\": \"support.type.scope.systemverilog\"\n          },\n          \"4\": {\n            \"name\": \"keyword.operator.scope.systemverilog\"\n          },\n          \"5\": {\n            \"patterns\": [{\n              \"include\": \"#built-ins\"\n            }, {\n              \"match\": \"[a-zA-Z_][a-zA-Z0-9_$]*\",\n              \"name\": \"storage.type.user-defined.systemverilog\"\n            }]\n          },\n          \"6\": {\n            \"patterns\": [{\n              \"include\": \"#modifiers\"\n            }]\n          },\n          \"7\": {\n            \"patterns\": [{\n              \"include\": \"#selects\"\n            }]\n          },\n          \"8\": {\n            \"patterns\": [{\n              \"include\": \"#constants\"\n            }, {\n              \"include\": \"#identifiers\"\n            }]\n          },\n          \"9\": {\n            \"patterns\": [{\n              \"include\": \"#selects\"\n            }]\n          }\n        },\n        \"match\": \",?[ \\\\t\\\\r\\\\n]*(?:\\\\b(output|input|inout|ref)\\\\b[ \\\\t\\\\r\\\\n]*)?(?:\\\\b(localparam|parameter|var|supply[01]|tri|triand|trior|trireg|tri[01]|uwire|wire|wand|wor)\\\\b[ \\\\t\\\\r\\\\n]*)?(?:\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)(::))?(?:([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b[ \\\\t\\\\r\\\\n]*)?(?:\\\\b(signed|unsigned)\\\\b[ \\\\t\\\\r\\\\n]*)?(?:(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])[ \\\\t\\\\r\\\\n]*)?(?<!(?<!#)[:&|=+\\\\-*/%?><^!~\\\\(][ \\\\t\\\\r\\\\n]*)\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b[ \\\\t\\\\r\\\\n]*(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])?[ \\\\t\\\\r\\\\n]*(?=,|;|=|\\\\)|/|$)\",\n        \"name\": \"meta.port-net-parameter.declaration.systemverilog\"\n      }]\n    },\n    \"selects\": {\n      \"begin\": \"\\\\[\",\n      \"beginCaptures\": {\n        \"0\": {\n          \"name\": \"punctuation.slice.brackets.begin\"\n        }\n      },\n      \"end\": \"\\\\]\",\n      \"endCaptures\": {\n        \"0\": {\n          \"name\": \"punctuation.slice.brackets.end\"\n        }\n      },\n      \"name\": \"meta.brackets.select.systemverilog\",\n      \"patterns\": [{\n        \"match\": \"\\\\$(?![a-z])\",\n        \"name\": \"constant.language.systemverilog\"\n      }, {\n        \"include\": \"#system-tf\"\n      }, {\n        \"include\": \"#constants\"\n      }, {\n        \"include\": \"#operators\"\n      }, {\n        \"include\": \"#cast-operator\"\n      }, {\n        \"include\": \"#storage-scope\"\n      }, {\n        \"match\": \"[a-zA-Z_][a-zA-Z0-9_$]*\",\n        \"name\": \"variable.other.identifier.systemverilog\"\n      }]\n    },\n    \"sequence\": {\n      \"captures\": {\n        \"1\": {\n          \"name\": \"keyword.control.systemverilog\"\n        },\n        \"2\": {\n          \"name\": \"entity.name.function.systemverilog\"\n        }\n      },\n      \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(sequence)[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b\",\n      \"name\": \"meta.sequence.systemverilog\"\n    },\n    \"storage-scope\": {\n      \"captures\": {\n        \"1\": {\n          \"name\": \"support.type.scope.systemverilog\"\n        },\n        \"2\": {\n          \"name\": \"keyword.operator.scope.systemverilog\"\n        }\n      },\n      \"match\": \"\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)(::)\",\n      \"name\": \"meta.scope.systemverilog\"\n    },\n    \"strings\": {\n      \"patterns\": [{\n        \"begin\": '`?\"',\n        \"beginCaptures\": {\n          \"0\": {\n            \"name\": \"punctuation.definition.string.begin.systemverilog\"\n          }\n        },\n        \"end\": '\"`?',\n        \"endCaptures\": {\n          \"0\": {\n            \"name\": \"punctuation.definition.string.end.systemverilog\"\n          }\n        },\n        \"name\": \"string.quoted.double.systemverilog\",\n        \"patterns\": [{\n          \"match\": '\\\\\\\\(?:[nt\\\\\\\\\"vfa]|[0-7]{3}|x[0-9a-fA-F]{2})',\n          \"name\": \"constant.character.escape.systemverilog\"\n        }, {\n          \"match\": \"(?x)%\\n(\\\\d+\\\\$)?\\n['\\\\-+0\\n[,;:_]?\\n((-?\\\\d+)|\\\\*(-?\\\\d+\\\\$)?)?\\n(\\\\.((-?\\\\d+)|\\\\*(-?\\\\d+\\\\$)?)?)?\\n(hh|h|ll|l|j|z|t|L)?\\n[xXhHdDoObBcClLvVmMpPsStTuUzZeEfFgG%]\",\n          \"name\": \"constant.character.format.placeholder.systemverilog\"\n        }, {\n          \"match\": \"%\",\n          \"name\": \"invalid.illegal.placeholder.systemverilog\"\n        }, {\n          \"include\": \"#fixme-todo\"\n        }]\n      }, {\n        \"begin\": \"(?<=include)[ \\\\t\\\\r\\\\n]*(<)\",\n        \"beginCaptures\": {\n          \"1\": {\n            \"name\": \"punctuation.definition.string.begin.systemverilog\"\n          }\n        },\n        \"end\": \">\",\n        \"endCaptures\": {\n          \"0\": {\n            \"name\": \"punctuation.definition.string.end.systemverilog\"\n          }\n        },\n        \"name\": \"string.quoted.other.lt-gt.include.systemverilog\"\n      }]\n    },\n    \"sv-control\": {\n      \"captures\": {\n        \"1\": {\n          \"name\": \"keyword.control.systemverilog\"\n        }\n      },\n      \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(initial|always|always_comb|always_ff|always_latch|final|assign|deassign|force|release|wait|forever|repeat|alias|while|for|if|iff|else|case|casex|casez|default|endcase|return|break|continue|do|foreach|clocking|coverpoint|property|bins|binsof|illegal_bins|ignore_bins|randcase|matches|solve|before|expect|cross|ref|srandom|struct|chandle|tagged|extern|throughout|timeprecision|timeunit|priority|type|union|wait_order|triggered|randsequence|context|pure|wildcard|new|forkjoin|unique|unique0|priority)\\\\b\"\n    },\n    \"sv-control-begin\": {\n      \"captures\": {\n        \"1\": {\n          \"name\": \"keyword.control.systemverilog\"\n        },\n        \"2\": {\n          \"name\": \"punctuation.definition.label.systemverilog\"\n        },\n        \"3\": {\n          \"name\": \"entity.name.section.systemverilog\"\n        }\n      },\n      \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(begin|fork)\\\\b(?:[ \\\\t\\\\r\\\\n]*(:)[ \\\\t\\\\r\\\\n]*([a-zA-Z_][a-zA-Z0-9_$]*))?\",\n      \"name\": \"meta.item.begin.systemverilog\"\n    },\n    \"sv-control-end\": {\n      \"captures\": {\n        \"1\": {\n          \"name\": \"keyword.control.systemverilog\"\n        },\n        \"2\": {\n          \"name\": \"punctuation.definition.label.systemverilog\"\n        },\n        \"3\": {\n          \"name\": \"entity.name.section.systemverilog\"\n        }\n      },\n      \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(end|endmodule|endinterface|endprogram|endchecker|endclass|endpackage|endconfig|endfunction|endtask|endproperty|endsequence|endgroup|endprimitive|endclocking|endgenerate|join|join_any|join_none)\\\\b(?:[ \\\\t\\\\r\\\\n]*(:)[ \\\\t\\\\r\\\\n]*([a-zA-Z_][a-zA-Z0-9_$]*))?\",\n      \"name\": \"meta.item.end.systemverilog\"\n    },\n    \"sv-cover-cross\": {\n      \"captures\": {\n        \"2\": {\n          \"name\": \"entity.name.type.class.systemverilog\"\n        },\n        \"3\": {\n          \"name\": \"keyword.operator.other.systemverilog\"\n        },\n        \"4\": {\n          \"name\": \"keyword.control.systemverilog\"\n        }\n      },\n      \"match\": \"(([a-zA-Z_][a-zA-Z0-9_$]*)[ \\\\t\\\\r\\\\n]*(:))?[ \\\\t\\\\r\\\\n]*(coverpoint|cross)[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$]*)\",\n      \"name\": \"meta.definition.systemverilog\"\n    },\n    \"sv-definition\": {\n      \"captures\": {\n        \"1\": {\n          \"name\": \"keyword.control.systemverilog\"\n        },\n        \"2\": {\n          \"name\": \"entity.name.type.class.systemverilog\"\n        }\n      },\n      \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(primitive|package|constraint|interface|covergroup|program)[ \\\\t\\\\r\\\\n]+\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b\",\n      \"name\": \"meta.definition.systemverilog\"\n    },\n    \"sv-local\": {\n      \"captures\": {\n        \"1\": {\n          \"name\": \"keyword.other.systemverilog\"\n        }\n      },\n      \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(const|static|protected|virtual|localparam|parameter|local)\\\\b\"\n    },\n    \"sv-option\": {\n      \"captures\": {\n        \"1\": {\n          \"name\": \"keyword.cover.systemverilog\"\n        }\n      },\n      \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(option)\\\\.\"\n    },\n    \"sv-rand\": {\n      \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(?:rand|randc)\\\\b\",\n      \"name\": \"storage.type.rand.systemverilog\"\n    },\n    \"sv-std\": {\n      \"match\": \"\\\\b(std)\\\\b::\",\n      \"name\": \"support.class.systemverilog\"\n    },\n    \"system-tf\": {\n      \"match\": \"\\\\$[a-zA-Z0-9_$][a-zA-Z0-9_$]*\\\\b\",\n      \"name\": \"support.function.systemverilog\"\n    },\n    \"tables\": {\n      \"begin\": \"[ \\\\t\\\\r\\\\n]*\\\\b(table)\\\\b\",\n      \"beginCaptures\": {\n        \"1\": {\n          \"name\": \"keyword.table.systemverilog.begin\"\n        }\n      },\n      \"end\": \"[ \\\\t\\\\r\\\\n]*\\\\b(endtable)\\\\b\",\n      \"endCaptures\": {\n        \"1\": {\n          \"name\": \"keyword.table.systemverilog.end\"\n        }\n      },\n      \"name\": \"meta.table.systemverilog\",\n      \"patterns\": [{\n        \"include\": \"#comments\"\n      }, {\n        \"match\": \"\\\\b[01xXbBrRfFpPnN]\\\\b\",\n        \"name\": \"constant.language.systemverilog\"\n      }, {\n        \"match\": \"[-*?]\",\n        \"name\": \"constant.language.systemverilog\"\n      }, {\n        \"captures\": {\n          \"1\": {\n            \"name\": \"constant.language.systemverilog\"\n          }\n        },\n        \"match\": \"\\\\(([01xX?]{2})\\\\)\"\n      }, {\n        \"match\": \":\",\n        \"name\": \"punctuation.definition.label.systemverilog\"\n      }, {\n        \"include\": \"#operators\"\n      }, {\n        \"include\": \"#constants\"\n      }, {\n        \"include\": \"#strings\"\n      }, {\n        \"include\": \"#identifiers\"\n      }]\n    },\n    \"typedef\": {\n      \"begin\": \"[ \\\\t\\\\r\\\\n]*\\\\b(?:(typedef)[ \\\\t\\\\r\\\\n]+)(?:([a-zA-Z_][a-zA-Z0-9_$]*)(?:[ \\\\t\\\\r\\\\n]+\\\\b(signed|unsigned)\\\\b)?(?:[ \\\\t\\\\r\\\\n]*(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])?))?(?=[ \\\\t\\\\r\\\\n]*[a-zA-Z_\\\\\\\\])\",\n      \"beginCaptures\": {\n        \"1\": {\n          \"name\": \"keyword.control.systemverilog\"\n        },\n        \"2\": {\n          \"patterns\": [{\n            \"include\": \"#built-ins\"\n          }, {\n            \"match\": \"\\\\bvirtual\\\\b\",\n            \"name\": \"storage.modifier.systemverilog\"\n          }]\n        },\n        \"3\": {\n          \"patterns\": [{\n            \"include\": \"#modifiers\"\n          }]\n        },\n        \"4\": {\n          \"patterns\": [{\n            \"include\": \"#selects\"\n          }]\n        }\n      },\n      \"end\": \";\",\n      \"endCaptures\": {\n        \"0\": {\n          \"name\": \"punctuation.definition.typedef.end.systemverilog\"\n        }\n      },\n      \"name\": \"meta.typedef.systemverilog\",\n      \"patterns\": [{\n        \"include\": \"#identifiers\"\n      }, {\n        \"include\": \"#selects\"\n      }]\n    },\n    \"typedef-enum-struct-union\": {\n      \"begin\": \"[ \\\\t\\\\r\\\\n]*\\\\b(typedef)[ \\\\t\\\\r\\\\n]+(enum|struct|union(?:[ \\\\t\\\\r\\\\n]+tagged)?|class|interface[ \\\\t\\\\r\\\\n]+class)(?:[ \\\\t\\\\r\\\\n]+(?!packed|signed|unsigned)([a-zA-Z_][a-zA-Z0-9_$]*)?(?:[ \\\\t\\\\r\\\\n]*(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])?))?(?:[ \\\\t\\\\r\\\\n]+(packed))?(?:[ \\\\t\\\\r\\\\n]+(signed|unsigned))?(?=[ \\\\t\\\\r\\\\n]*(?:{|$))\",\n      \"beginCaptures\": {\n        \"1\": {\n          \"name\": \"keyword.control.systemverilog\"\n        },\n        \"2\": {\n          \"name\": \"keyword.control.systemverilog\"\n        },\n        \"3\": {\n          \"patterns\": [{\n            \"include\": \"#built-ins\"\n          }]\n        },\n        \"4\": {\n          \"patterns\": [{\n            \"include\": \"#selects\"\n          }]\n        },\n        \"5\": {\n          \"name\": \"storage.modifier.systemverilog\"\n        },\n        \"6\": {\n          \"name\": \"storage.modifier.systemverilog\"\n        }\n      },\n      \"end\": \"(?<=})[ \\\\t\\\\r\\\\n]*([a-zA-Z_][a-zA-Z0-9_$]*|(?<=^|[ \\\\t\\\\r\\\\n])\\\\\\\\[!-~]+(?=$|[ \\\\t\\\\r\\\\n]))(?:[ \\\\t\\\\r\\\\n]*(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])?)[ \\\\t\\\\r\\\\n]*[,;]\",\n      \"endCaptures\": {\n        \"1\": {\n          \"name\": \"storage.type.systemverilog\"\n        },\n        \"2\": {\n          \"patterns\": [{\n            \"include\": \"#selects\"\n          }]\n        }\n      },\n      \"name\": \"meta.typedef-enum-struct-union.systemverilog\",\n      \"patterns\": [{\n        \"include\": \"#port-net-parameter\"\n      }, {\n        \"include\": \"#keywords\"\n      }, {\n        \"include\": \"#base-grammar\"\n      }, {\n        \"include\": \"#identifiers\"\n      }]\n    }\n  },\n  \"scopeName\": \"source.systemverilog\"\n});\nvar systemVerilog = [lang];\nexport { systemVerilog as default };"],
  "mappings": ";;;AAAA,IAAM,OAAO,OAAO,OAAO;AAAA,EACzB,eAAe;AAAA,EACf,aAAa,CAAC,KAAK,MAAM,MAAM,KAAK;AAAA,EACpC,QAAQ;AAAA,EACR,YAAY,CAAC;AAAA,IACX,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,GAAG;AAAA,IACD,WAAW;AAAA,EACb,CAAC;AAAA,EACD,cAAc;AAAA,IACZ,aAAa;AAAA,MACX,YAAY,CAAC;AAAA,QACX,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,CAAC;AAAA,IACH;AAAA,IACA,aAAa;AAAA,MACX,YAAY;AAAA,QACV,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,SAAS;AAAA,IACX;AAAA,IACA,cAAc;AAAA,MACZ,SAAS;AAAA,MACT,iBAAiB;AAAA,QACf,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,OAAO;AAAA,MACP,eAAe;AAAA,QACb,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,QAAQ;AAAA,MACR,YAAY,CAAC;AAAA,QACX,YAAY;AAAA,UACV,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,SAAS;AAAA,MACX,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,CAAC;AAAA,IACH;AAAA,IACA,gBAAgB;AAAA,MACd,YAAY,CAAC;AAAA,QACX,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,YAAY;AAAA,UACV,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,SAAS;AAAA,MACX,GAAG;AAAA,QACD,WAAW;AAAA,MACb,CAAC;AAAA,IACH;AAAA,IACA,kBAAkB;AAAA,MAChB,YAAY;AAAA,QACV,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,SAAS;AAAA,MACT,QAAQ;AAAA,IACV;AAAA,IACA,aAAa;AAAA,MACX,YAAY,CAAC;AAAA,QACX,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,CAAC;AAAA,IACH;AAAA,IACA,iBAAiB;AAAA,MACf,YAAY;AAAA,QACV,KAAK;AAAA,UACH,YAAY,CAAC;AAAA,YACX,WAAW;AAAA,UACb,GAAG;AAAA,YACD,WAAW;AAAA,UACb,GAAG;AAAA,YACD,SAAS;AAAA,YACT,QAAQ;AAAA,UACV,CAAC;AAAA,QACH;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,SAAS;AAAA,MACT,QAAQ;AAAA,IACV;AAAA,IACA,qBAAqB;AAAA,MACnB,SAAS;AAAA,MACT,iBAAiB;AAAA,QACf,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,OAAO;AAAA,MACP,eAAe;AAAA,QACb,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,QAAQ;AAAA,MACR,YAAY,CAAC;AAAA,QACX,YAAY;AAAA,UACV,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,SAAS;AAAA,MACX,GAAG;AAAA,QACD,YAAY;AAAA,UACV,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,CAAC;AAAA,IACH;AAAA,IACA,YAAY;AAAA,MACV,YAAY,CAAC;AAAA,QACX,SAAS;AAAA,QACT,iBAAiB;AAAA,UACf,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,OAAO;AAAA,QACP,eAAe;AAAA,UACb,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,QAAQ;AAAA,QACR,YAAY,CAAC;AAAA,UACX,WAAW;AAAA,QACb,CAAC;AAAA,MACH,GAAG;AAAA,QACD,SAAS;AAAA,QACT,iBAAiB;AAAA,UACf,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,OAAO;AAAA,QACP,QAAQ;AAAA,QACR,YAAY,CAAC;AAAA,UACX,WAAW;AAAA,QACb,CAAC;AAAA,MACH,CAAC;AAAA,IACH;AAAA,IACA,uBAAuB;AAAA,MACrB,QAAQ;AAAA,MACR,YAAY,CAAC;AAAA,QACX,YAAY;AAAA,UACV,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,SAAS;AAAA,MACX,GAAG;AAAA,QACD,YAAY;AAAA,UACV,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,SAAS;AAAA,MACX,GAAG;AAAA,QACD,YAAY;AAAA,UACV,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,SAAS;AAAA,MACX,GAAG;AAAA,QACD,SAAS;AAAA,QACT,iBAAiB;AAAA,UACf,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,OAAO;AAAA,QACP,eAAe;AAAA,UACb,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,YAAY;AAAA,UACV,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,SAAS;AAAA,MACX,CAAC;AAAA,IACH;AAAA,IACA,aAAa;AAAA,MACX,YAAY,CAAC;AAAA,QACX,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,CAAC;AAAA,IACH;AAAA,IACA,qBAAqB;AAAA,MACnB,SAAS;AAAA,MACT,iBAAiB;AAAA,QACf,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,YAAY,CAAC;AAAA,YACX,WAAW;AAAA,UACb,CAAC;AAAA,QACH;AAAA,QACA,KAAK;AAAA,UACH,YAAY,CAAC;AAAA,YACX,WAAW;AAAA,UACb,CAAC;AAAA,QACH;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,OAAO;AAAA,MACP,eAAe;AAAA,QACb,KAAK;AAAA,UACH,YAAY,CAAC;AAAA,YACX,WAAW;AAAA,UACb,CAAC;AAAA,QACH;AAAA,QACA,KAAK;AAAA,UACH,YAAY,CAAC;AAAA,YACX,WAAW;AAAA,UACb,CAAC;AAAA,QACH;AAAA,MACF;AAAA,MACA,QAAQ;AAAA,MACR,YAAY,CAAC;AAAA,QACX,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,CAAC;AAAA,IACH;AAAA,IACA,cAAc;AAAA,MACZ,YAAY,CAAC;AAAA,QACX,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,CAAC;AAAA,IACH;AAAA,IACA,iBAAiB;AAAA,MACf,SAAS;AAAA,MACT,iBAAiB;AAAA,QACf,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,OAAO;AAAA,MACP,eAAe;AAAA,QACb,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,QAAQ;AAAA,MACR,YAAY,CAAC;AAAA,QACX,YAAY;AAAA,UACV,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,YAAY,CAAC;AAAA,cACX,WAAW;AAAA,YACb,GAAG;AAAA,cACD,SAAS;AAAA,cACT,QAAQ;AAAA,YACV,CAAC;AAAA,UACH;AAAA,UACA,KAAK;AAAA,YACH,YAAY,CAAC;AAAA,cACX,WAAW;AAAA,YACb,CAAC;AAAA,UACH;AAAA,UACA,KAAK;AAAA,YACH,YAAY,CAAC;AAAA,cACX,WAAW;AAAA,YACb,CAAC;AAAA,UACH;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,SAAS;AAAA,MACX,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,CAAC;AAAA,IACH;AAAA,IACA,aAAa;AAAA,MACX,SAAS;AAAA,MACT,QAAQ;AAAA,IACV;AAAA,IACA,eAAe;AAAA,MACb,YAAY,CAAC;AAAA,QACX,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,CAAC;AAAA,IACH;AAAA,IACA,WAAW;AAAA,MACT,YAAY;AAAA,QACV,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,YAAY,CAAC;AAAA,YACX,WAAW;AAAA,UACb,GAAG;AAAA,YACD,WAAW;AAAA,UACb,CAAC;AAAA,QACH;AAAA,MACF;AAAA,MACA,SAAS;AAAA,MACT,QAAQ;AAAA,IACV;AAAA,IACA,YAAY;AAAA,MACV,YAAY,CAAC;AAAA,QACX,YAAY;AAAA,UACV,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,SAAS;AAAA,MACX,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,CAAC;AAAA,IACH;AAAA,IACA,aAAa;AAAA,MACX,SAAS;AAAA,MACT,QAAQ;AAAA,IACV;AAAA,IACA,kBAAkB;AAAA,MAChB,SAAS;AAAA,MACT,iBAAiB;AAAA,QACf,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,OAAO;AAAA,MACP,QAAQ;AAAA,MACR,YAAY,CAAC;AAAA,QACX,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,WAAW;AAAA,MACb,CAAC;AAAA,IACH;AAAA,IACA,sBAAsB;AAAA,MACpB,SAAS;AAAA,MACT,iBAAiB;AAAA,QACf,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,OAAO;AAAA,MACP,eAAe;AAAA,QACb,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,QAAQ;AAAA,MACR,YAAY,CAAC;AAAA,QACX,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,CAAC;AAAA,IACH;AAAA,IACA,wBAAwB;AAAA,MACtB,SAAS;AAAA,MACT,iBAAiB;AAAA,QACf,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,YAAY,CAAC;AAAA,YACX,WAAW;AAAA,UACb,CAAC;AAAA,QACH;AAAA,MACF;AAAA,MACA,OAAO;AAAA,MACP,eAAe;AAAA,QACb,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,QAAQ;AAAA,MACR,YAAY,CAAC;AAAA,QACX,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,WAAW;AAAA,MACb,CAAC;AAAA,IACH;AAAA,IACA,qBAAqB;AAAA,MACnB,SAAS;AAAA,MACT,iBAAiB;AAAA,QACf,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,OAAO;AAAA,MACP,eAAe;AAAA,QACb,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,QAAQ;AAAA,MACR,YAAY,CAAC;AAAA,QACX,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,WAAW;AAAA,MACb,CAAC;AAAA,IACH;AAAA,IACA,aAAa;AAAA,MACX,YAAY,CAAC;AAAA,QACX,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,CAAC;AAAA,IACH;AAAA,IACA,cAAc;AAAA,MACZ,SAAS;AAAA,MACT,iBAAiB;AAAA,QACf,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,OAAO;AAAA,MACP,eAAe;AAAA,QACb,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,QAAQ;AAAA,MACR,YAAY,CAAC;AAAA,QACX,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,WAAW;AAAA,MACb,CAAC;AAAA,IACH;AAAA,IACA,sBAAsB;AAAA,MACpB,YAAY,CAAC;AAAA,QACX,YAAY;AAAA,UACV,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,UACA,KAAK;AAAA,YACH,YAAY,CAAC;AAAA,cACX,WAAW;AAAA,YACb,GAAG;AAAA,cACD,SAAS;AAAA,cACT,QAAQ;AAAA,YACV,CAAC;AAAA,UACH;AAAA,UACA,KAAK;AAAA,YACH,YAAY,CAAC;AAAA,cACX,WAAW;AAAA,YACb,CAAC;AAAA,UACH;AAAA,UACA,KAAK;AAAA,YACH,YAAY,CAAC;AAAA,cACX,WAAW;AAAA,YACb,CAAC;AAAA,UACH;AAAA,UACA,KAAK;AAAA,YACH,YAAY,CAAC;AAAA,cACX,WAAW;AAAA,YACb,GAAG;AAAA,cACD,WAAW;AAAA,YACb,CAAC;AAAA,UACH;AAAA,UACA,KAAK;AAAA,YACH,YAAY,CAAC;AAAA,cACX,WAAW;AAAA,YACb,CAAC;AAAA,UACH;AAAA,QACF;AAAA,QACA,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,CAAC;AAAA,IACH;AAAA,IACA,WAAW;AAAA,MACT,SAAS;AAAA,MACT,iBAAiB;AAAA,QACf,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,OAAO;AAAA,MACP,eAAe;AAAA,QACb,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,QAAQ;AAAA,MACR,YAAY,CAAC;AAAA,QACX,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,CAAC;AAAA,IACH;AAAA,IACA,YAAY;AAAA,MACV,YAAY;AAAA,QACV,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,SAAS;AAAA,MACT,QAAQ;AAAA,IACV;AAAA,IACA,iBAAiB;AAAA,MACf,YAAY;AAAA,QACV,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,SAAS;AAAA,MACT,QAAQ;AAAA,IACV;AAAA,IACA,WAAW;AAAA,MACT,YAAY,CAAC;AAAA,QACX,SAAS;AAAA,QACT,iBAAiB;AAAA,UACf,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,OAAO;AAAA,QACP,eAAe;AAAA,UACb,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,QAAQ;AAAA,QACR,YAAY,CAAC;AAAA,UACX,SAAS;AAAA,UACT,QAAQ;AAAA,QACV,GAAG;AAAA,UACD,SAAS;AAAA,UACT,QAAQ;AAAA,QACV,GAAG;AAAA,UACD,SAAS;AAAA,UACT,QAAQ;AAAA,QACV,GAAG;AAAA,UACD,WAAW;AAAA,QACb,CAAC;AAAA,MACH,GAAG;AAAA,QACD,SAAS;AAAA,QACT,iBAAiB;AAAA,UACf,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,OAAO;AAAA,QACP,eAAe;AAAA,UACb,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,QAAQ;AAAA,MACV,CAAC;AAAA,IACH;AAAA,IACA,cAAc;AAAA,MACZ,YAAY;AAAA,QACV,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,SAAS;AAAA,IACX;AAAA,IACA,oBAAoB;AAAA,MAClB,YAAY;AAAA,QACV,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,SAAS;AAAA,MACT,QAAQ;AAAA,IACV;AAAA,IACA,kBAAkB;AAAA,MAChB,YAAY;AAAA,QACV,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,SAAS;AAAA,MACT,QAAQ;AAAA,IACV;AAAA,IACA,kBAAkB;AAAA,MAChB,YAAY;AAAA,QACV,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,SAAS;AAAA,MACT,QAAQ;AAAA,IACV;AAAA,IACA,iBAAiB;AAAA,MACf,YAAY;AAAA,QACV,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,SAAS;AAAA,MACT,QAAQ;AAAA,IACV;AAAA,IACA,YAAY;AAAA,MACV,YAAY;AAAA,QACV,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,SAAS;AAAA,IACX;AAAA,IACA,aAAa;AAAA,MACX,YAAY;AAAA,QACV,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,SAAS;AAAA,IACX;AAAA,IACA,WAAW;AAAA,MACT,SAAS;AAAA,MACT,QAAQ;AAAA,IACV;AAAA,IACA,UAAU;AAAA,MACR,SAAS;AAAA,MACT,QAAQ;AAAA,IACV;AAAA,IACA,aAAa;AAAA,MACX,SAAS;AAAA,MACT,QAAQ;AAAA,IACV;AAAA,IACA,UAAU;AAAA,MACR,SAAS;AAAA,MACT,iBAAiB;AAAA,QACf,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,OAAO;AAAA,MACP,eAAe;AAAA,QACb,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,QAAQ;AAAA,MACR,YAAY,CAAC;AAAA,QACX,WAAW;AAAA,MACb,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,YAAY;AAAA,UACV,KAAK;AAAA,YACH,QAAQ;AAAA,UACV;AAAA,QACF;AAAA,QACA,SAAS;AAAA,MACX,GAAG;AAAA,QACD,SAAS;AAAA,QACT,QAAQ;AAAA,MACV,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,CAAC;AAAA,IACH;AAAA,IACA,WAAW;AAAA,MACT,SAAS;AAAA,MACT,iBAAiB;AAAA,QACf,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,YAAY,CAAC;AAAA,YACX,WAAW;AAAA,UACb,GAAG;AAAA,YACD,SAAS;AAAA,YACT,QAAQ;AAAA,UACV,CAAC;AAAA,QACH;AAAA,QACA,KAAK;AAAA,UACH,YAAY,CAAC;AAAA,YACX,WAAW;AAAA,UACb,CAAC;AAAA,QACH;AAAA,QACA,KAAK;AAAA,UACH,YAAY,CAAC;AAAA,YACX,WAAW;AAAA,UACb,CAAC;AAAA,QACH;AAAA,MACF;AAAA,MACA,OAAO;AAAA,MACP,eAAe;AAAA,QACb,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,QAAQ;AAAA,MACR,YAAY,CAAC;AAAA,QACX,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,CAAC;AAAA,IACH;AAAA,IACA,6BAA6B;AAAA,MAC3B,SAAS;AAAA,MACT,iBAAiB;AAAA,QACf,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,YAAY,CAAC;AAAA,YACX,WAAW;AAAA,UACb,CAAC;AAAA,QACH;AAAA,QACA,KAAK;AAAA,UACH,YAAY,CAAC;AAAA,YACX,WAAW;AAAA,UACb,CAAC;AAAA,QACH;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,MACF;AAAA,MACA,OAAO;AAAA,MACP,eAAe;AAAA,QACb,KAAK;AAAA,UACH,QAAQ;AAAA,QACV;AAAA,QACA,KAAK;AAAA,UACH,YAAY,CAAC;AAAA,YACX,WAAW;AAAA,UACb,CAAC;AAAA,QACH;AAAA,MACF;AAAA,MACA,QAAQ;AAAA,MACR,YAAY,CAAC;AAAA,QACX,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,GAAG;AAAA,QACD,WAAW;AAAA,MACb,CAAC;AAAA,IACH;AAAA,EACF;AAAA,EACA,aAAa;AACf,CAAC;AACD,IAAI,gBAAgB,CAAC,IAAI;",
  "names": []
}
