INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:13:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.457ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_addr_4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.463ns (27.082%)  route 3.939ns (72.918%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2170, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X10Y142        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_addr_4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_addr_4_q_reg[3]/Q
                         net (fo=18, routed)          0.637     1.399    lsq1/handshake_lsq_lsq1_core/ldq_addr_4_q[3]
    SLICE_X12Y144        LUT6 (Prop_lut6_I0_O)        0.043     1.442 r  lsq1/handshake_lsq_lsq1_core/hist_loadAddr[8]_INST_0_i_125/O
                         net (fo=1, routed)           0.000     1.442    lsq1/handshake_lsq_lsq1_core/hist_loadAddr[8]_INST_0_i_125_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.688 r  lsq1/handshake_lsq_lsq1_core/hist_loadAddr[8]_INST_0_i_64/CO[3]
                         net (fo=7, routed)           0.902     2.590    lsq1/handshake_lsq_lsq1_core/p_11_in366_in
    SLICE_X12Y150        LUT5 (Prop_lut5_I2_O)        0.043     2.633 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_37/O
                         net (fo=1, routed)           0.000     2.633    lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_37_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.871 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.871    lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_reg_i_12_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.921 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     2.921    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_24_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.971 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.971    lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_reg_i_9_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.021 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.021    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_16_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.071 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.071    lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_reg_i_13_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     3.218 f  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_25/O[3]
                         net (fo=1, routed)           0.508     3.726    lsq1/handshake_lsq_lsq1_core/TEMP_68_double_out1[27]
    SLICE_X11Y157        LUT6 (Prop_lut6_I5_O)        0.120     3.846 f  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_68/O
                         net (fo=33, routed)          0.357     4.203    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_68_n_0
    SLICE_X16Y157        LUT6 (Prop_lut6_I0_O)        0.043     4.246 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_29/O
                         net (fo=1, routed)           0.344     4.590    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_29_n_0
    SLICE_X22Y156        LUT6 (Prop_lut6_I5_O)        0.043     4.633 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_13/O
                         net (fo=1, routed)           0.311     4.943    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_13_n_0
    SLICE_X21Y158        LUT6 (Prop_lut6_I4_O)        0.043     4.986 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_4/O
                         net (fo=2, routed)           0.182     5.168    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_4_n_0
    SLICE_X23Y157        LUT6 (Prop_lut6_I1_O)        0.043     5.211 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_1/O
                         net (fo=33, routed)          0.699     5.910    lsq1/handshake_lsq_lsq1_core/p_21_in
    SLICE_X7Y166         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2170, unset)         0.483     3.683    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X7Y166         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[15]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X7Y166         FDRE (Setup_fdre_C_CE)      -0.194     3.453    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[15]
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 -2.457    




