#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec 14 13:57:42 2021
# Process ID: 16140
# Current directory: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13000 C:\Users\Vincenzo Pascarella\Desktop\Universit\Magistrale\Architettura_S_D\Vivado\progetti_tesina\moltiplicatore_11\moltiplicatore_11.xpr
# Log file: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/vivado.log
# Journal file: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -part xc7a12ticsg325-1L {C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11'
INFO: [Project 1-313] Project file moved from 'C:/Users/raimo/Desktop/Raimondo/moltiplicatore_11' since last save.
INFO: [Project 1-563] Overriding project part, 'xc7vx485tffg1157-1', with new part: 'xc7a12ticsg325-1L'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.gen/sources_1', nor could it be found using path 'C:/Users/raimo/Desktop/Raimondo/moltiplicatore_11/moltiplicatore_11.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-573] Overriding 'synth_1' run's part, 'xc7vx485tffg1157-1', with new part: 'xc7a12ticsg325-1L'.
INFO: [Project 1-573] Overriding 'impl_1' run's part, 'xc7vx485tffg1157-1', with new part: 'xc7a12ticsg325-1L'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 1189.637 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_robert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_robert_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.srcs/sources_1/imports/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.srcs/sources_1/imports/sources_1/new/FlipFlop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FlipFlop'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.srcs/sources_1/imports/sources_1/imports/Desktop/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.srcs/sources_1/imports/sources_1/new/Mux_21.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux_21'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.srcs/sources_1/imports/sources_1/new/Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Registro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.srcs/sources_1/imports/sources_1/imports/Desktop/RippleCarryAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RippleCarryAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.srcs/sources_1/imports/sources_1/new/Robertson.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Robertson'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.srcs/sources_1/imports/sources_1/new/ShiftRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ShiftRegister'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.srcs/sources_1/imports/sources_1/new/UnitaDiControllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UnitaDiControllo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.srcs/sources_1/imports/sources_1/new/UnitaOperativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UnitaOperativa'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.srcs/sources_1/imports/sources_1/imports/Desktop/contatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contatore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.srcs/sim_1/new/TB_robert.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_robert'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.sim/sim_1/behav/xsim'
"xelab -wto d020591c38824aebb9a22c1a08310e6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_robert_behav xil_defaultlib.TB_robert -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d020591c38824aebb9a22c1a08310e6c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_robert_behav xil_defaultlib.TB_robert -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture dataflow of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.RippleCarryAdder [ripplecarryadder_default]
Compiling architecture structural of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_21 [mux_21_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister [shiftregister_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.contatore [\contatore(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FlipFlop [flipflop_default]
Compiling architecture structural of entity xil_defaultlib.UnitaOperativa [unitaoperativa_default]
Compiling architecture behavioral of entity xil_defaultlib.UnitaDiControllo [unitadicontrollo_default]
Compiling architecture structural of entity xil_defaultlib.Robertson [robertson_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_robert
Built simulation snapshot TB_robert_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/progetti_tesina/moltiplicatore_11/moltiplicatore_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_robert_behav -key {Behavioral:sim_1:Functional:TB_robert} -tclbatch {TB_robert.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_robert.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_robert_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1189.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 14 13:59:37 2021...
