#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Oct 14 09:14:43 2018
# Process ID: 10448
# Log file: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/vivado.log
# Journal file: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 712.570 ; gain = 157.020
open_project D:/大二下/verilog/test4/test4.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/大二下/verilog/大二下/计算机系统基础/vivado各次试验/project_4/project_4.cache/ip'.
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'D:/大二下/verilog/大二下/计算机系统基础/vivado各次试验/project_4/project_4.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/大二下/verilog/大二下/计算机系统基础/vivado各次试验/project_4/project_4.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2015.2/data/ip'.
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/大二下/verilog/test4/test4.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/大二下/verilog/test4/test4.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sun Oct 14 09:48:12 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 14 09:48:12 2018...
open_project D:/大二下/verilog/test4/test4.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/大二下/verilog/大二下/计算机系统基础/vivado各次试验/project_4/project_4.cache/ip'.
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'D:/大二下/verilog/大二下/计算机系统基础/vivado各次试验/project_4/project_4.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/大二下/verilog/大二下/计算机系统基础/vivado各次试验/project_4/project_4.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2015.2/data/ip'.
current_project sellmachine_design_second
reset_run synth_1
launch_runs impl_1
[Sun Oct 14 10:25:19 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Sun Oct 14 10:25:19 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sun Oct 14 10:30:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Sun Oct 14 10:30:06 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sun Oct 14 10:37:51 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Sun Oct 14 10:37:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sun Oct 14 10:39:49 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Sun Oct 14 10:39:49 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Sun Oct 14 10:44:48 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port light is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port light_part is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Oct 14 10:47:50 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 14 10:47:50 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 792.102 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 800.027 ; gain = 7.926
run 1000 ns
current_project test4
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 854.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port light is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port light_part is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2094836778 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 15 08:13:40 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 854.996 ; gain = 0.000
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port light is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port light_part is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 15 09:01:13 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 15 09:01:13 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 854.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 854.996 ; gain = 0.000
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
$finish called at time : 20 ns : File "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" Line 54
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port light is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port light_part is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 15 09:06:11 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 15 09:06:11 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 854.996 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 854.996 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
$finish called at time : 20 ns : File "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" Line 54
run 1000 ns
add_wave {{/sellmachine_design_second_tb}} 
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
$finish called at time : 20 ns : File "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" Line 54
run 1000 ns
reset_run synth_1
launch_runs impl_1
[Mon Oct 15 10:12:44 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Mon Oct 15 10:12:44 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Oct 15 10:13:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Mon Oct 15 10:13:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 854.996 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
ERROR: [VRFC 10-91] clk_use is not declared [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v:57]
ERROR: [VRFC 10-1040] module sellmachine_design_second_tb ignored due to previous errors [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
reset_run impl_1
launch_runs impl_1
[Mon Oct 15 11:06:00 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1159.500 ; gain = 304.504
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/sellmachine_design_second_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1264.496 ; gain = 100.426
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/sellmachine_design_second_tb_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/sellmachine_design_second_tb_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/sellmachine_design_second_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/sellmachine_design_second_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-311] analyzing module light_main
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot sellmachine_design_second_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "sellmachine_design_second_tb_time_synth.sdf", for root module "sellmachine_design_second_tb/test".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "sellmachine_design_second_tb_time_synth.sdf", for root module "sellmachine_design_second_tb/test".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_time_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/xsim.dir/sellmachine_design_second_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/xsim.dir/sellmachine_design_second_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 15 11:08:30 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 15 11:08:30 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1590.496 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_time_synth -key {Post-Synthesis:sim_1:Timing:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:51 ; elapsed = 00:00:48 . Memory (MB): peak = 1590.496 ; gain = 735.500
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1607.961 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/sellmachine_design_second_tb_time_synth.v"
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/sellmachine_design_second_tb_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/sellmachine_design_second_tb_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/sellmachine_design_second_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/sellmachine_design_second_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-311] analyzing module light_main
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot sellmachine_design_second_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "sellmachine_design_second_tb_time_synth.sdf", for root module "sellmachine_design_second_tb/test".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "sellmachine_design_second_tb_time_synth.sdf", for root module "sellmachine_design_second_tb/test".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_time_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/xsim.dir/sellmachine_design_second_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing/xsim.dir/sellmachine_design_second_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 15 11:10:22 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 15 11:10:22 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1607.961 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_time_synth -key {Post-Synthesis:sim_1:Timing:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1607.961 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3590822118 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 15 12:33:44 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1607.961 ; gain = 0.000
run 1000 ns
close [ open C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v w ]
add_files C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v
update_compile_order -fileset sources_1
set_property top press_main_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top light_main [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 15 21:19:50 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 15 21:19:50 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1626.223 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1626.223 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:30]
ERROR: [VRFC 10-51] choose is an unknown type [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:32]
ERROR: [VRFC 10-1040] module press_main_tb ignored due to previous errors [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 15 21:35:39 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 15 21:35:39 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1643.574 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1643.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1643.574 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk_change is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk_change is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk_change is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk_change is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:32]
ERROR: [VRFC 10-1040] module press_main_tb ignored due to previous errors [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
set_property top sellmachine_design_second [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk_change is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk_change is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk_change is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk_change is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:32]
ERROR: [VRFC 10-1040] module press_main_tb ignored due to previous errors [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk_change is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk_change is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:29]
ERROR: [VRFC 10-1040] module press_main_tb ignored due to previous errors [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4227305083 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk...." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 11:41:15 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1643.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3139168272 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk...." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 11:41:53 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1643.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1541242785 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk...." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 11:43:33 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1643.574 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1643.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:33]
ERROR: [VRFC 10-1040] module press_main_tb ignored due to previous errors [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4014076688 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk...." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 14:05:22 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1676.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4275869368 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk...." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 14:10:33 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1676.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3504461536 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk...." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 14:16:43 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1676.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3205801615 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk...." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 14:20:36 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1676.766 ; gain = 0.000
set_property top sellmachine_design_second_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1857828242 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 14:24:30 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1676.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 765863843 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beha..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 14:25:49 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1676.766 ; gain = 0.000
add_bp {C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v} 54
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1705285589 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 14:52:41 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1676.766 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb}} 
add_wave {{/sellmachine_design_second_tb}} 
add_wave {{/sellmachine_design_second_tb}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
add_wave {{/sellmachine_design_second_tb}} 
add_wave {{/glbl}} 
add_wave {{/sellmachine_design_second_tb/test}} 
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3099946916 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 15:16:56 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1688.238 ; gain = 0.000
add_wave {{/glbl}} 
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 95211649 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 15:24:41 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1688.238 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
add_bp {C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v} 391
remove_bps -file {C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v} -line 391
add_bp {C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v} 391
remove_bps -file {C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v} -line 391
add_bp {C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v} 391
remove_bps -file {C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v} -line 391
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3583573679 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 15:33:20 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1688.238 ; gain = 0.000
add_wave {{/glbl}} 
add_wave {{/glbl}} 
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v:350]
ERROR: [VRFC 10-1412] syntax error near <= [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v:352]
ERROR: [VRFC 10-1412] syntax error near <= [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v:354]
ERROR: [VRFC 10-1412] syntax error near <= [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v:355]
ERROR: [VRFC 10-1412] syntax error near <= [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v:356]
ERROR: [VRFC 10-1412] syntax error near <= [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v:357]
ERROR: [VRFC 10-1412] syntax error near <= [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v:358]
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v:533]
ERROR: [VRFC 10-1040] module sellmachine_design_second ignored due to previous errors [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v:9]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3678185410 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 15:50:06 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1691.074 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 657505500 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beha..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 15:59:11 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.074 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 711132972 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beha..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 16:02:55 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1691.074 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1335664518 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 16:05:05 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1691.074 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1403664032 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 16:09:13 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1691.074 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 524739157 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beha..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 16:22:10 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1691.074 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Oct 16 16:26:12 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Tue Oct 16 16:26:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Oct 16 16:34:09 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Tue Oct 16 16:34:09 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 16 16:37:11 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 16:37:11 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1772.727 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1772.727 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Oct 16 16:45:47 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Tue Oct 16 16:45:47 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 16 16:47:59 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 16:47:59 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1772.727 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1772.727 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Oct 16 17:01:41 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Tue Oct 16 17:01:41 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Oct 16 17:02:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Tue Oct 16 17:02:18 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 16 17:04:45 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 17:04:45 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1772.727 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1772.727 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 16 17:06:14 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 17:06:14 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1772.727 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1772.727 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
set_property top press_main_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 16 17:13:07 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 17:13:07 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1772.727 ; gain = 0.000
set_property top sellmachine_design_second_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 16 17:17:25 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 17:17:25 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1791.770 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1791.770 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Oct 16 17:18:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Tue Oct 16 17:18:27 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 16 17:20:30 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 17:20:30 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1791.770 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1791.770 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 16 17:24:09 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 17:24:09 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1791.770 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1791.770 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Oct 16 22:03:52 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Tue Oct 16 22:03:52 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Oct 16 22:05:29 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Tue Oct 16 22:05:29 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Oct 16 22:08:20 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Tue Oct 16 22:08:20 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] sellmachine_design_second expects 15 arguments [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v:28]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port light [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 16 22:14:54 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 22:14:54 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1791.770 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1791.770 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Oct 16 23:14:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Tue Oct 16 23:14:06 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1800.988 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 16 23:29:31 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 16 23:29:31 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1800.988 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1800.988 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2968629078 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 08:06:59 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1800.988 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1800.988 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1053206699 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 08:08:22 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1800.988 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 769087166 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beha..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 08:15:55 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1800.988 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct 17 08:18:09 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Wed Oct 17 08:18:09 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 17 08:20:58 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746392A
ERROR: [Labtools 27-2269] No devices detected on target localhost/xilinx_tcf/Digilent/210292746392A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtools 27-3175] Target jsn-Nexys4DDR-210292746392A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210292746392A
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 17 08:22:45 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/sellmachine_design_second.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Nexys4DDR-210292746392A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210292746392A
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct 17 08:25:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Wed Oct 17 08:25:06 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 17 08:27:09 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/sellmachine_design_second.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_project D:/大二下/verilog/test4/test4.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/大二下/verilog/大二下/计算机系统基础/vivado各次试验/project_4/project_4.cache/ip'.
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'D:/大二下/verilog/大二下/计算机系统基础/vivado各次试验/project_4/project_4.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/大二下/verilog/大二下/计算机系统基础/vivado各次试验/project_4/project_4.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2015.2/data/ip'.
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/大二下/verilog/test4/test4.hw/webtalk/labtool_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2280028155 -regid "" -xml D:/大二下/verilog/test4/test4.hw/webtalk/usage_statistics_ext_labtool.xml -html D:/大二下/v..."
    (file "D:/大二下/verilog/test4/test4.hw/webtalk/labtool_webtalk.tcl" line 35)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 08:37:25 2018...
close [ open C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/top.v w ]
add_files C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
WARNING: [Synth 8-2611] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 01:00:10 ; elapsed = 72:30:18 . Memory (MB): peak = 1896.508 ; gain = 1724.508
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/top.v:24]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter S4 bound to: 4 - type: integer 
	Parameter S5 bound to: 5 - type: integer 
	Parameter S6 bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sellmachine_design_second' [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v:9]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter S4 bound to: 4 - type: integer 
	Parameter S5 bound to: 5 - type: integer 
	Parameter S6 bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'light_press' [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v:23]
INFO: [Synth 8-638] synthesizing module 'light_main' [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:22]
INFO: [Synth 8-256] done synthesizing module 'light_main' (1#1) [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:22]
INFO: [Synth 8-256] done synthesizing module 'light_press' (2#1) [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v:23]
INFO: [Synth 8-638] synthesizing module 'change_HZ' [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v:23]
	Parameter CYC bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'change_HZ' (3#1) [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v:361]
INFO: [Synth 8-256] done synthesizing module 'sellmachine_design_second' (4#1) [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v:9]
ERROR: [Synth 8-685] variable 'hold_ind' should not be used in output port connection [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/top.v:50]
ERROR: [Synth 8-285] failed synthesizing module 'top' [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/top.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 01:00:11 ; elapsed = 72:30:19 . Memory (MB): peak = 1929.625 ; gain = 1757.625
---------------------------------------------------------------------------------
RTL Elaboration failed
10 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
WARNING: [Synth 8-2611] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 01:00:16 ; elapsed = 72:31:06 . Memory (MB): peak = 1929.625 ; gain = 1757.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/top.v:24]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter S4 bound to: 4 - type: integer 
	Parameter S5 bound to: 5 - type: integer 
	Parameter S6 bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sellmachine_design_second' [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v:9]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter S4 bound to: 4 - type: integer 
	Parameter S5 bound to: 5 - type: integer 
	Parameter S6 bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'light_press' [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v:23]
INFO: [Synth 8-638] synthesizing module 'light_main' [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:22]
INFO: [Synth 8-256] done synthesizing module 'light_main' (1#1) [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:22]
INFO: [Synth 8-256] done synthesizing module 'light_press' (2#1) [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v:23]
INFO: [Synth 8-638] synthesizing module 'change_HZ' [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v:23]
	Parameter CYC bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'change_HZ' (3#1) [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v:361]
INFO: [Synth 8-256] done synthesizing module 'sellmachine_design_second' (4#1) [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v:9]
WARNING: [Synth 8-3848] Net charge_val in module/entity top does not have driver. [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/top.v:45]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/top.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 01:00:18 ; elapsed = 72:31:07 . Memory (MB): peak = 1931.723 ; gain = 1759.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin display:choose[3] to constant 0 [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/top.v:51]
WARNING: [Synth 8-3295] tying undriven pin display:choose[2] to constant 0 [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/top.v:51]
WARNING: [Synth 8-3295] tying undriven pin display:choose[1] to constant 0 [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/top.v:51]
WARNING: [Synth 8-3295] tying undriven pin display:choose[0] to constant 0 [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/top.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 01:00:18 ; elapsed = 72:31:07 . Memory (MB): peak = 1931.723 ; gain = 1759.723
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/constrs_1/new/Nexys4DDR_Master.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/constrs_1/new/Nexys4DDR_Master.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ensure_IBUF'. [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/constrs_1/new/Nexys4DDR_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/constrs_1/new/Nexys4DDR_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 21 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 01:00:27 ; elapsed = 72:31:15 . Memory (MB): peak = 2074.516 ; gain = 1902.516
14 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2074.516 ; gain = 144.891
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct 17 09:49:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Wed Oct 17 09:49:13 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
current_design synth_1
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct 17 09:54:11 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Wed Oct 17 09:54:11 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Oct 17 09:57:58 2018] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/synth_1/runme.log
[Wed Oct 17 09:57:58 2018] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.runs/impl_1/runme.log
remove_files C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ERROR: [Labtools 27-3175] Target jsn-Nexys4DDR-210292746392A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210292746392A
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.516 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 17 10:41:10 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 10:41:10 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2074.516 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2074.516 ; gain = 0.000
set_property top press_main_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2074.516 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 17 10:42:05 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 10:42:05 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2074.516 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2074.516 ; gain = 0.000
ERROR: [Labtools 27-3175] Target jsn-Nexys4DDR-210292746392A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210292746392A
INFO: [Labtoolstcl 44-468] Target hw_target localhost/xilinx_tcf/Digilent/210292746392A is already closed
set_property top sellmachine_design_second [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 17 10:55:05 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 10:55:05 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.516 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2074.516 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 17 10:57:28 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 10:57:28 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2074.516 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2074.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2074.516 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 17 11:36:58 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 11:36:58 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.516 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2074.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 17 11:40:21 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 11:40:21 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2074.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 17 11:41:54 2018. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 11:41:54 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2074.516 ; gain = 0.000
ERROR: [Labtools 27-3175] Target jsn-Nexys4DDR-210292746392A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210292746392A
INFO: [Labtoolstcl 44-468] Target hw_target localhost/xilinx_tcf/Digilent/210292746392A is already closed
ERROR: [Labtools 27-3175] Target jsn-Nexys4DDR-210292746392A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210292746392A
INFO: [Labtoolstcl 44-468] Target hw_target localhost/xilinx_tcf/Digilent/210292746392A is already closed
ERROR: [Labtools 27-3175] Target jsn-Nexys4DDR-210292746392A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210292746392A
INFO: [Labtoolstcl 44-468] Target hw_target localhost/xilinx_tcf/Digilent/210292746392A is already closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'press_main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj press_main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/press_main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module press_main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot press_main_tb_behav xil_defaultlib.press_main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.press_main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot press_main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 585304164 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beha..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/press_main_tb_behav/webtalk/xsim_webtalk...." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 13:18:35 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "press_main_tb_behav -key {Behavioral:sim_1:Functional:press_main_tb} -tclbatch {press_main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source press_main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'press_main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.516 ; gain = 0.000
set_property top sellmachine_design_second_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/press_main_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/sellmachine_design_second_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sellmachine_design_second_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
"xvlog -m64 --relax -prj sellmachine_design_second_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_main
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_change is not allowed [C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_main.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/light_press.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_press
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/change_HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sources_1/new/sellmachine_design_second.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.srcs/sim_1/new/sellmachine_design_second_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sellmachine_design_second_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3ba018a430c94b08aae527a5fc96e0e0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sellmachine_design_second_tb_behav xil_defaultlib.sellmachine_design_second_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_main
Compiling module xil_defaultlib.light_press
Compiling module xil_defaultlib.change_HZ
Compiling module xil_defaultlib.sellmachine_design_second
Compiling module xil_defaultlib.sellmachine_design_second_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sellmachine_design_second_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1106627070 -regid "" -xml C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/beh..."
    (file "C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav/xsim.dir/sellmachine_design_second_tb_behav/webtal..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 13:19:05 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/sellmachine_design_Verilog-master/sellmachine_design_second.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sellmachine_design_second_tb_behav -key {Behavioral:sim_1:Functional:sellmachine_design_second_tb} -tclbatch {sellmachine_design_second_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sellmachine_design_second_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sellmachine_design_second_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2074.516 ; gain = 0.000
add_wave {{/sellmachine_design_second_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2074.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 17 17:22:40 2018...
