{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/compinst.html", "content": "<html><head><meta http-equiv=\"Content-Type\" content=\"text/html; charset=us-ascii\">\n<!-- base href=\"http://www.vdlande.com/VHDL/compinst.html\" --><title>VHDL Reference Guide - Component Instantiation</title></head><body bgcolor=\"mintcream\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: -1px -1px 0pt; padding: 0pt; background: rgb(255, 255, 255) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial;\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: 12px; padding: 8px; background: rgb(221, 221, 221) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; font-family: arial,sans-serif; font-style: normal; font-variant: normal; font-size: 13px; line-height: normal; font-size-adjust: none; font-stretch: normal; -x-system-font: none; color: rgb(0, 0, 0); font-weight: normal; text-align: left;\">This is Google's cache of <a href=\"http://www.vdlande.com/VHDL/compinst.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">http://www.vdlande.com/VHDL/compinst.html</a>. It is a snapshot of the page as it appeared on Oct 15, 2009 22:32:49 GMT. The <a href=\"http://www.vdlande.com/VHDL/compinst.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Learn more</a><br><br><div style=\"float: right;\"><a href=\"http://74.125.155.132/search?q=cache:e-xy85QRh8IJ:www.vdlande.com/VHDL/compinst.html+site:www.vdlande.com+vhdl+list&amp;hl=en&amp;client=firefox-a&amp;gl=us&amp;strip=1\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background: rgb(255, 255, 102) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; color: black; font-weight: bold;\">vhdl</span>&nbsp;<span style=\"background: rgb(160, 255, 255) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; color: black; font-weight: bold;\">list</span>&nbsp;&nbsp;</div></div></div><div style=\"position: relative;\">\n\n\n\n\n\n<div align=\"center\">\n<table border=\"0\" cellpadding=\"5\">\n<caption><b>Component Instantiation</b></caption>\n<tbody><tr><td colspan=\"3\"><hr></td></tr>\n<tr>\n<td bgcolor=\"lightcyan\">Concurrent Statement</td>\n<td>---- used in ----&gt;</td>\n<td bgcolor=\"lightgreen\">Architecture</td>\n</tr>\n</tbody></table>\n\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Syntax</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"40%\">\n<tbody><tr>\n<td><pre>instance_label: component_name\n\t<b>generic map</b> (generic_association_list)\n\t<b>port map</b> (port_association_list);\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\nSee LRM section 9.6\n\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Rules and Examples</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"left\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>The instance label is compulsory. The component name must match the\nrelevant component declaration.<pre>architecture STRUCT of INC is\n  signal X,Y,S,C : bit;\n  component HALFADD\n    port(A,B : in bit;\n         SUM, CARRY : out bit);\n  end component;\nbegin\n  U1: HALFADD port map (X,Y,S,C);\n  -- other statements\nend STRUCT;\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>The association <b style=\"color: black; background-color: rgb(160, 255, 255);\">list</b> defines which local signals connect to which\ncomponent ports. The association <b style=\"color: black; background-color: rgb(160, 255, 255);\">list</b> above is <b>positional</b>, i.e.\nthe signals are connected up in the order in which the ports were\ndeclared.\n</td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"left\">\n<table border=\"1\" cellpadding=\"5\" width=\"50%\">\n<tbody><tr>\n<td>the alternative is <b>named association</b>, where ports are\nexplicitly referenced and order is not important:<pre>ADDER1: HALFADD port map\n    (  B =&gt; Y,     A =&gt; X,\n     SUM =&gt; S, CARRY =&gt; C);\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>Ports may be left unconnected using the keyword <b>open</b>:<pre>ADDER2: HALFADD port map\n  (B=&gt;Y,A=&gt;X,SUM=&gt;S,CARRY=&gt;open);\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"right\">\n<table border=\"1\" cellpadding=\"5\" width=\"60%\">\n<tbody><tr>\n<td>An instance of a component with generics, has a <b>generic map</b>\ndeclared before the port map:<pre>U1 : PARITY\n  generic map (  N =&gt; 8)\n  port map    (  A =&gt; DATA_BYTE,\n               ODD =&gt; PARITY_BYTE);\n</pre></td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"center\">\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Synthesis Issues</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\nComponent instantiation is supported for synthesis, although <b>generic\nmap</b> is usually ignored. Whether a logic synthesis tool will \"flatten\nthrough\" a component, treat it as a \"black box\", or recognise it as a\nprimitive is usually under the user's control.\n\n<div align=\"center\">\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Whats New in '93</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n\nIn <b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b>-93, an entity-architecture pair may be directly instantiated,\ni.e. a component need not be declared. This is more compact, but does\nnot allow the flexibility of configuration</p><pre>DIRECT: entity HA_ENTITY(HA_ARCH)\n              port map (A,B,S,C);\n</pre>\n\n</div>\n\n<hr width=\"80%\">\n</div></body></html>", "encoding": "ascii"}