$date
	Sat Aug 15 21:49:38 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out6 $end
$var wire 1 " out5 $end
$var wire 1 # out4 $end
$var wire 1 $ out3 $end
$var wire 1 % out2 $end
$var wire 1 & out1 $end
$var reg 1 ' r1 $end
$var reg 1 ( r10 $end
$var reg 1 ) r11 $end
$var reg 1 * r12 $end
$var reg 1 + r13 $end
$var reg 1 , r14 $end
$var reg 1 - r15 $end
$var reg 1 . r16 $end
$var reg 1 / r17 $end
$var reg 1 0 r18 $end
$var reg 1 1 r2 $end
$var reg 1 2 r3 $end
$var reg 1 3 r4 $end
$var reg 1 4 r5 $end
$var reg 1 5 r6 $end
$var reg 1 6 r7 $end
$var reg 1 7 r8 $end
$var reg 1 8 r9 $end
$scope module mux0 $end
$var wire 1 ' A $end
$var wire 1 1 B $end
$var wire 1 2 C $end
$var wire 1 9 O1 $end
$var wire 1 : O2 $end
$var wire 1 & OUT $end
$scope module mux0 $end
$var wire 1 9 D0 $end
$var wire 1 : D1 $end
$var wire 1 ' S $end
$var wire 1 & OUT $end
$upscope $end
$upscope $end
$scope module mux1 $end
$var wire 1 3 A $end
$var wire 1 4 B $end
$var wire 1 5 C $end
$var wire 1 ; NC $end
$var wire 1 % OUT $end
$scope module mux0 $end
$var wire 1 5 D0 $end
$var wire 1 ; D1 $end
$var wire 1 ; D2 $end
$var wire 1 5 D3 $end
$var wire 1 3 S0 $end
$var wire 1 4 S1 $end
$var wire 1 < OUT2 $end
$var wire 1 = OUT1 $end
$var wire 1 % OUT $end
$scope module mux0 $end
$var wire 1 5 D0 $end
$var wire 1 ; D1 $end
$var wire 1 4 S $end
$var wire 1 = OUT $end
$upscope $end
$scope module mux1 $end
$var wire 1 ; D0 $end
$var wire 1 5 D1 $end
$var wire 1 4 S $end
$var wire 1 < OUT $end
$upscope $end
$scope module mux2 $end
$var wire 1 = D0 $end
$var wire 1 < D1 $end
$var wire 1 3 S $end
$var wire 1 % OUT $end
$upscope $end
$upscope $end
$upscope $end
$scope module mux2 $end
$var wire 1 6 A $end
$var wire 1 7 B $end
$var wire 1 8 C $end
$var wire 1 > GND $end
$var wire 1 ? VE $end
$var wire 1 $ OUT $end
$scope module mux0 $end
$var wire 1 > D0 $end
$var wire 1 ? D1 $end
$var wire 1 ? D2 $end
$var wire 1 > D3 $end
$var wire 1 ? D4 $end
$var wire 1 > D5 $end
$var wire 1 > D6 $end
$var wire 1 ? D7 $end
$var wire 1 6 S0 $end
$var wire 1 7 S1 $end
$var wire 1 8 S2 $end
$var wire 1 @ OUT2 $end
$var wire 1 A OUT1 $end
$var wire 1 $ OUT $end
$scope module mux0 $end
$var wire 1 > D0 $end
$var wire 1 ? D1 $end
$var wire 1 ? D2 $end
$var wire 1 > D3 $end
$var wire 1 7 S0 $end
$var wire 1 8 S1 $end
$var wire 1 B OUT2 $end
$var wire 1 C OUT1 $end
$var wire 1 A OUT $end
$scope module mux0 $end
$var wire 1 > D0 $end
$var wire 1 ? D1 $end
$var wire 1 8 S $end
$var wire 1 C OUT $end
$upscope $end
$scope module mux1 $end
$var wire 1 ? D0 $end
$var wire 1 > D1 $end
$var wire 1 8 S $end
$var wire 1 B OUT $end
$upscope $end
$scope module mux2 $end
$var wire 1 C D0 $end
$var wire 1 B D1 $end
$var wire 1 7 S $end
$var wire 1 A OUT $end
$upscope $end
$upscope $end
$scope module mux1 $end
$var wire 1 ? D0 $end
$var wire 1 > D1 $end
$var wire 1 > D2 $end
$var wire 1 ? D3 $end
$var wire 1 7 S0 $end
$var wire 1 8 S1 $end
$var wire 1 D OUT2 $end
$var wire 1 E OUT1 $end
$var wire 1 @ OUT $end
$scope module mux0 $end
$var wire 1 ? D0 $end
$var wire 1 > D1 $end
$var wire 1 8 S $end
$var wire 1 E OUT $end
$upscope $end
$scope module mux1 $end
$var wire 1 > D0 $end
$var wire 1 ? D1 $end
$var wire 1 8 S $end
$var wire 1 D OUT $end
$upscope $end
$scope module mux2 $end
$var wire 1 E D0 $end
$var wire 1 D D1 $end
$var wire 1 7 S $end
$var wire 1 @ OUT $end
$upscope $end
$upscope $end
$scope module mux2 $end
$var wire 1 A D0 $end
$var wire 1 @ D1 $end
$var wire 1 6 S $end
$var wire 1 $ OUT $end
$upscope $end
$upscope $end
$upscope $end
$scope module mux3 $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * C $end
$var wire 1 F O1 $end
$var wire 1 G O2 $end
$var wire 1 # OUT $end
$scope module mux0 $end
$var wire 1 G D0 $end
$var wire 1 F D1 $end
$var wire 1 ( S $end
$var wire 1 # OUT $end
$upscope $end
$upscope $end
$scope module mux4 $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - C $end
$var wire 1 H GND $end
$var wire 1 I NC $end
$var wire 1 " OUT $end
$scope module mux0 $end
$var wire 1 I D0 $end
$var wire 1 H D1 $end
$var wire 1 - D2 $end
$var wire 1 I D3 $end
$var wire 1 + S0 $end
$var wire 1 , S1 $end
$var wire 1 J OUT2 $end
$var wire 1 K OUT1 $end
$var wire 1 " OUT $end
$scope module mux0 $end
$var wire 1 I D0 $end
$var wire 1 H D1 $end
$var wire 1 , S $end
$var wire 1 K OUT $end
$upscope $end
$scope module mux1 $end
$var wire 1 - D0 $end
$var wire 1 I D1 $end
$var wire 1 , S $end
$var wire 1 J OUT $end
$upscope $end
$scope module mux2 $end
$var wire 1 K D0 $end
$var wire 1 J D1 $end
$var wire 1 + S $end
$var wire 1 " OUT $end
$upscope $end
$upscope $end
$upscope $end
$scope module mux5 $end
$var wire 1 . A $end
$var wire 1 / B $end
$var wire 1 0 C $end
$var wire 1 L GND $end
$var wire 1 M VE $end
$var wire 1 ! OUT $end
$scope module mux0 $end
$var wire 1 M D0 $end
$var wire 1 L D1 $end
$var wire 1 L D2 $end
$var wire 1 L D3 $end
$var wire 1 L D4 $end
$var wire 1 M D5 $end
$var wire 1 M D6 $end
$var wire 1 L D7 $end
$var wire 1 . S0 $end
$var wire 1 / S1 $end
$var wire 1 0 S2 $end
$var wire 1 N OUT2 $end
$var wire 1 O OUT1 $end
$var wire 1 ! OUT $end
$scope module mux0 $end
$var wire 1 M D0 $end
$var wire 1 L D1 $end
$var wire 1 L D2 $end
$var wire 1 L D3 $end
$var wire 1 / S0 $end
$var wire 1 0 S1 $end
$var wire 1 P OUT2 $end
$var wire 1 Q OUT1 $end
$var wire 1 O OUT $end
$scope module mux0 $end
$var wire 1 M D0 $end
$var wire 1 L D1 $end
$var wire 1 0 S $end
$var wire 1 Q OUT $end
$upscope $end
$scope module mux1 $end
$var wire 1 L D0 $end
$var wire 1 L D1 $end
$var wire 1 0 S $end
$var wire 1 P OUT $end
$upscope $end
$scope module mux2 $end
$var wire 1 Q D0 $end
$var wire 1 P D1 $end
$var wire 1 / S $end
$var wire 1 O OUT $end
$upscope $end
$upscope $end
$scope module mux1 $end
$var wire 1 L D0 $end
$var wire 1 M D1 $end
$var wire 1 M D2 $end
$var wire 1 L D3 $end
$var wire 1 / S0 $end
$var wire 1 0 S1 $end
$var wire 1 R OUT2 $end
$var wire 1 S OUT1 $end
$var wire 1 N OUT $end
$scope module mux0 $end
$var wire 1 L D0 $end
$var wire 1 M D1 $end
$var wire 1 0 S $end
$var wire 1 S OUT $end
$upscope $end
$scope module mux1 $end
$var wire 1 M D0 $end
$var wire 1 L D1 $end
$var wire 1 0 S $end
$var wire 1 R OUT $end
$upscope $end
$scope module mux2 $end
$var wire 1 S D0 $end
$var wire 1 R D1 $end
$var wire 1 / S $end
$var wire 1 N OUT $end
$upscope $end
$upscope $end
$scope module mux2 $end
$var wire 1 O D0 $end
$var wire 1 N D1 $end
$var wire 1 . S $end
$var wire 1 ! OUT $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xS
xR
xQ
0P
xO
xN
1M
0L
xK
xJ
xI
0H
xG
xF
xE
xD
xC
xB
xA
x@
1?
0>
x=
x<
x;
1:
09
x8
x7
x6
x5
x4
x3
02
01
x0
x/
x.
x-
x,
x+
x*
x)
x(
0'
0&
x%
x$
x#
x"
x!
$end
#1
1&
19
0:
12
#2
02
11
#3
0&
09
1:
12
#4
1&
02
01
1'
#5
0&
19
0:
12
#6
02
11
#7
1&
09
1:
12
#10
1<
0%
1;
0=
05
04
03
#11
0<
1%
0;
1=
15
#12
1%
1;
1=
05
14
#13
0%
0=
0;
1<
15
#14
1;
1<
1%
05
04
13
#15
0%
0<
0;
1=
15
#16
1;
1=
05
14
#17
0=
1%
0;
1<
15
#20
0$
0A
1@
0C
1B
1E
0D
08
07
06
#21
1$
1A
0@
1C
0B
0E
1D
18
#22
1$
0C
1B
1E
0D
1A
0@
08
17
#23
0$
0A
1@
1C
0B
0E
1D
18
#24
0C
1B
1E
0D
0A
1@
1$
08
07
16
#25
0$
1A
0@
1C
0B
0E
1D
18
#26
0$
0C
1B
1E
0D
1A
0@
08
17
#27
1$
0A
1@
1C
0B
0E
1D
18
#30
1#
0F
1G
0*
0)
0(
#31
0#
1F
0G
1*
#32
0*
1)
#33
0F
1*
#34
1G
0*
0)
1(
#35
1#
1F
0G
1*
#36
0*
1)
#37
0#
0F
1*
#40
1"
1K
1I
0J
0-
0,
0+
#41
0"
0K
0I
1J
1-
#42
1I
1J
0-
1,
#43
0J
0I
1-
#44
1K
1I
0-
0,
1+
#45
0K
1"
0I
1J
1-
#46
1"
1I
1J
0-
1,
#47
0"
0J
0I
1-
#50
1!
1O
0N
1Q
0S
1R
00
0/
0.
#51
0!
0O
1N
0Q
1S
0R
10
#52
1Q
0S
1R
1N
00
1/
#53
0N
0Q
1S
0R
10
#54
1O
0!
1Q
0S
1R
0N
00
0/
1.
#55
1!
0O
1N
0Q
1S
0R
10
#56
1!
1Q
0S
1R
1N
00
1/
#57
0!
0N
0Q
1S
0R
10
#60
