

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 600.0:1200.0:600.0:900.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Defaulta29d2fd5f1d71efc1b793c59e84f5b42  /tmp/tmp.IzkVKZxPjO/bwbench__SIZE1_1
 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=benchmarks/bwbench/bwbench.cu
self exe links to: /tmp/tmp.IzkVKZxPjO/bwbench__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.IzkVKZxPjO/bwbench__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.IzkVKZxPjO/bwbench__SIZE1_1 > _cuobjdump_complete_output_rinCXT"
Parsing file _cuobjdump_complete_output_rinCXT
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/bwbench/bwbench.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/bwbench/bwbench.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7bwbenchPjS_ : hostFun 0x0x400dd0, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z7bwbenchPjS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7bwbenchPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z7bwbenchPjS_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7bwbenchPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7bwbenchPjS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_jehtlb"
Running: cat _ptx_jehtlb | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_hFQkJs
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_hFQkJs --output-file  /dev/null 2> _ptx_jehtlbinfo"
GPGPU-Sim PTX: Kernel '_Z7bwbenchPjS_' : regs=7, lmem=0, smem=0, cmem=48
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_jehtlb _ptx2_hFQkJs _ptx_jehtlbinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x400dd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7bwbenchPjS_' to stream 0, gridDim= (224,1,1) blockDim = (512,1,1) 
kernel '_Z7bwbenchPjS_' transfer to GPU hardware scheduler
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(19,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(9,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(22,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(24,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(33,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(38,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(37,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(25,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(6,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(10,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(28,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(6,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(31,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(36,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(40,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(32,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(37,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(16,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(21,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(27,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(5,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(17,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(37,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(20,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(26,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(7,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(4,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(29,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(7,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(48,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(61,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(49,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(77,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(80,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(76,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(57,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(51,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(46,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(46,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(46,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(83,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(55,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(49,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(74,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(76,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(76,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(76,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(74,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(81,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(56,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(66,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(60,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(49,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(74,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(69,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(65,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(75,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(64,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(77,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(89,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(103,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(114,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(106,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(97,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(88,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(123,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(86,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(108,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(91,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(124,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(108,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(111,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(120,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(101,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(123,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(116,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(91,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(84,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(94,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(103,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(110,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(117,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(101,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(100,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(93,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(93,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(84,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(94,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(128,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(138,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(123,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(127,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(153,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(155,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(144,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(145,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(140,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(162,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(149,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(133,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(167,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(154,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(156,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(147,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(137,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(143,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(167,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(157,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(136,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(159,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(134,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(139,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(131,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(159,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(146,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(137,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(135,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(168,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(170,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(170,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(190,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(197,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(176,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(202,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(188,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(209,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(190,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(205,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(203,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(199,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(173,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(182,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(196,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(193,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(196,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(184,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(184,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(175,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(196,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(168,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(178,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(199,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(184,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(174,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(173,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(187,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(170,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(206,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(186,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(220,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(217,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(217,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(221,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(212,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(221,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(215,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(211,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(219,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(218,0,0) tid=(127,0,0)
kernel_name = _Z7bwbenchPjS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 602657
gpu_sim_insn = 15941632
gpu_ipc =      26.4522
gpu_tot_sim_cycle = 602657
gpu_tot_sim_insn = 15941632
gpu_tot_ipc =      26.4522
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1742636
gpu_stall_icnt2sh    = 2115
gpu_total_sim_rate=67549
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 17408, Miss = 17408 (1), PendingHit = 0 (0)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 17408, Miss = 17408 (1), PendingHit = 0 (0)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 18432, Miss = 18432 (1), PendingHit = 0 (0)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 17408, Miss = 17408 (1), PendingHit = 0 (0)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 17408, Miss = 17408 (1), PendingHit = 0 (0)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 15360, Miss = 15360 (1), PendingHit = 0 (0)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 18432, Miss = 18432 (1), PendingHit = 0 (0)
total_dl1_misses=229376
total_dl1_accesses=229376
total_dl1_miss_rate= 1.000000
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 
distro:
139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 139, 
gpgpu_n_tot_thrd_icount = 15941632
gpgpu_n_tot_w_icount = 498176
gpgpu_n_icache_hits = 250880
gpgpu_n_icache_misses = 883
gpgpu_n_l1dcache_read_hits = 0
gpgpu_n_l1dcache_read_misses = 229376
gpgpu_n_l1dcache_write_accesses = 229376
gpgpu_n_l1dcache_wirte_misses = 229376
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 6720
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 6782093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 229376
gpgpu_n_mem_write_global = 229376
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 14680064
gpgpu_n_store_insn = 14680064
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2543
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2543
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6779550
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10673260	W0_Idle:2602722	W0_Scoreboard:2326408	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:498176
maxmrqlatency = 1432 
maxdqlatency = 0 
maxmflatency = 1989 
averagemflatency = 652 
max_icnt2mem_latency = 1151 
max_icnt2sh_latency = 602656 
mrq_lat_table:232581 	11276 	13789 	29346 	91314 	129854 	123679 	50185 	5918 	193 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1189 	92641 	358097 	6839 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:1 	2388 	5269 	1814 	9952 	83315 	108588 	39898 	166088 	41570 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	189469 	39042 	871 	8 	0 	0 	0 	0 	0 	236 	790 	1517 	3157 	6477 	12652 	24502 	50251 	102902 	26892 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	81 	1122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        32        32        38        22        60        34        32        48        32        30        30        32        26        32        38 
dram[1]:        32        30        28        32        28        58        34        24        42        30        28        30        32        32        32        32 
dram[2]:        32        30        32        28        32        58        36        30        54        34        30        32        28        30        32        42 
dram[3]:        26        32        30        30        34        60        34        24        56        32        42        28        34        32        32        44 
dram[4]:        38        28        32        36        26        62        32        30        54        34        32        32        32        26        34        44 
maximum service time to same row:
dram[0]:      1557      2231      2280      2059      1840      3504      1523      1674      2950      1842      2267      2700      2180      1696      4013      4017 
dram[1]:      2022      2328      2129      2005      1728      3700      1838      1892      2778      1926      1831      3422      1804      1910      4147      4229 
dram[2]:      2334      2998      3092      2586      2021      3414      1520      1540      2758      2088      1822      3209      1658      2662      3823      3883 
dram[3]:      2008      3141      2304      1736      1548      3616      2688      2085      3443      2206      2139      2744      1818      2175      3823      3887 
dram[4]:      1832      2286      3198      1838      1990      3574      1774      1714      2604      2472      2186      3368      1813      1645      3881      3890 
average row accesses per activate:
dram[0]:  2.231790  2.332971  2.496652  2.254851  2.356419  2.433701  2.432326  2.230052  2.384488  2.356479  2.200713  2.380165  2.414778  2.212020  2.307858  2.498107 
dram[1]:  2.274728  2.357339  2.495199  2.246540  2.268846  2.443372  2.334689  2.357710  2.373966  2.456540  2.185129  2.354223  2.430423  2.252101  2.277217  2.506869 
dram[2]:  2.246138  2.288764  2.497379  2.282909  2.309013  2.550519  2.280869  2.279058  2.414586  2.264845  2.211415  2.334504  2.475753  2.186640  2.266385  2.598001 
dram[3]:  2.252626  2.334241  2.559236  2.361241  2.345504  2.479977  2.348704  2.285108  2.458726  2.262992  2.206897  2.362592  2.331892  2.240920  2.297964  2.578473 
dram[4]:  2.276878  2.338696  2.527557  2.308022  2.349986  2.522861  2.374621  2.292410  2.401116  2.339756  2.196238  2.416107  2.368580  2.236828  2.239165  2.453089 
average row locality = 688138/293415 = 2.345272
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5731      5728      5728      5728      5728      5728      5728      5728      5728      5740      5760      5760      5754      5728      5728      5728 
dram[1]:      5730      5728      5728      5728      5728      5728      5728      5728      5728      5740      5760      5760      5754      5728      5728      5728 
dram[2]:      5730      5728      5728      5728      5728      5728      5728      5728      5728      5740      5760      5760      5754      5728      5728      5728 
dram[3]:      5730      5728      5728      5728      5728      5728      5728      5728      5728      5742      5760      5760      5754      5728      5728      5728 
dram[4]:      5729      5728      5728      5728      5728      5728      5728      5728      5728      5742      5760      5760      5752      5728      5728      5728 
total reads: 458762
bank skew: 5760/5728 = 1.01
chip skew: 91754/91751 = 1.00
number of total write accesses:
dram[0]:      2848      2848      2848      2872      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[1]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[2]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[3]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2874      2848      2848      2848 
dram[4]:      2848      2848      2848      2874      2880      2880      2880      2880      2880      2880      2880      2880      2872      2848      2848      2848 
total reads: 229376
bank skew: 2880/2848 = 1.01
chip skew: 45876/45874 = 1.00
average mf latency per bank:
dram[0]:        445       437       415       437       443       418       432       444       419       425       438       426       422       442       435       422
dram[1]:        450       442       425       448       449       425       440       452       426       432       447       431       429       450       443       432
dram[2]:        444       440       423       443       448       423       439       449       427       427       443       428       429       444       438       430
dram[3]:        444       440       424       441       446       422       439       449       422       429       441       425       425       446       438       428
dram[4]:        441       437       423       440       442       424       433       445       421       425       438       424       425       439       436       425
maximum mf latency per bank:
dram[0]:       1411      1310      1304      1435      1401      1353      1300      1290      1214      1275      1648      1364      1300      1388      1302      1287
dram[1]:       1326      1409      1558      1513      1332      1354      1548      1276      1465      1336      1680      1585      1412      1413      1401      1325
dram[2]:       1828      1262      1318      1297      1299      1318      1310      1244      1648      1283      1588      1386      1553      1342      1371      1284
dram[3]:       1250      1472      1324      1363      1392      1565      1460      1353      1807      1324      1401      1309      1334      1282      1282      1285
dram[4]:       1626      1287      1382      1386      1400      1269      1269      1515      1989      1342      1295      1345      1236      1468      1658      1221

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=903985 n_nop=511183 n_act=58782 n_pre=58766 n_req=137627 n_rd=183506 n_write=91748 bw_util=0.609
n_activity=884333 dram_eff=0.6225
bk0: 11462a 578271i bk1: 11456a 568942i bk2: 11456a 543796i bk3: 11456a 563837i bk4: 11456a 570492i bk5: 11456a 545255i bk6: 11456a 554883i bk7: 11456a 565490i bk8: 11456a 539736i bk9: 11480a 534874i bk10: 11520a 559485i bk11: 11520a 536865i bk12: 11508a 518842i bk13: 11456a 525353i bk14: 11456a 472108i bk15: 11456a 263194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.7841
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=903985 n_nop=511477 n_act=58634 n_pre=58618 n_req=137628 n_rd=183504 n_write=91752 bw_util=0.609
n_activity=884304 dram_eff=0.6225
bk0: 11460a 577905i bk1: 11456a 568537i bk2: 11456a 542502i bk3: 11456a 564177i bk4: 11456a 569930i bk5: 11456a 543893i bk6: 11456a 556407i bk7: 11456a 567572i bk8: 11456a 539160i bk9: 11480a 535434i bk10: 11520a 562053i bk11: 11520a 537077i bk12: 11508a 517983i bk13: 11456a 527062i bk14: 11456a 468978i bk15: 11456a 263556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.94089
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x837fd680, atomic=0 1 entries : 0x2b500252bfb0 :  mf: uid=7732386, sid13:w45, part=2, addr=0x837fd680, load , size=128, unknown  status = IN_PARTITION_DRAM (602656), 

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=903985 n_nop=510961 n_act=58893 n_pre=58877 n_req=137628 n_rd=183502 n_write=91752 bw_util=0.609
n_activity=886327 dram_eff=0.6211
bk0: 11460a 577403i bk1: 11456a 569359i bk2: 11456a 542227i bk3: 11456a 561630i bk4: 11456a 569310i bk5: 11456a 544997i bk6: 11456a 556984i bk7: 11456a 569485i bk8: 11456a 541507i bk9: 11480a 537239i bk10: 11520a 559797i bk11: 11520a 537143i bk12: 11506a 520493i bk13: 11456a 527341i bk14: 11456a 468651i bk15: 11456a 263091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.95913
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=903985 n_nop=511707 n_act=58517 n_pre=58501 n_req=137630 n_rd=183508 n_write=91752 bw_util=0.609
n_activity=885730 dram_eff=0.6215
bk0: 11460a 578403i bk1: 11456a 568038i bk2: 11456a 544502i bk3: 11456a 566819i bk4: 11456a 570555i bk5: 11456a 545187i bk6: 11456a 559861i bk7: 11456a 570519i bk8: 11456a 539303i bk9: 11484a 537704i bk10: 11520a 558417i bk11: 11520a 536824i bk12: 11508a 518456i bk13: 11456a 525536i bk14: 11456a 468087i bk15: 11456a 265628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.86802
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=903985 n_nop=511571 n_act=58590 n_pre=58574 n_req=137625 n_rd=183502 n_write=91748 bw_util=0.609
n_activity=885516 dram_eff=0.6217
bk0: 11458a 578750i bk1: 11456a 569609i bk2: 11456a 542970i bk3: 11456a 563342i bk4: 11456a 571566i bk5: 11456a 544438i bk6: 11456a 557206i bk7: 11456a 567813i bk8: 11456a 538013i bk9: 11484a 537084i bk10: 11520a 557594i bk11: 11520a 535106i bk12: 11504a 517638i bk13: 11456a 526987i bk14: 11456a 467430i bk15: 11456a 265492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.91574
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91792, Miss = 91753 (1), PendingHit = 6 (6.54e-05)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91778, Miss = 91752 (1), PendingHit = 1 (1.09e-05)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91778, Miss = 91752 (1), PendingHit = 2 (2.18e-05)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91780, Miss = 91754 (1), PendingHit = 2 (2.18e-05)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 91764, Miss = 91751 (1), PendingHit = 0 (0)
L2 Cache Total Miss Rate = 1.000

icnt_total_pkts_mem_to_simt=1376928
icnt_total_pkts_simt_to_mem=1376396

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 228.351
% Accepted packets = 0 at node 0 (avg = 0.0496496)
lat(1) = 228.351;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.228395 0.22839 0.22839 0.228392 0.228372 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 3.48748
% Accepted packets = 0 at node 14 (avg = 0.0496688)
lat(2) = 3.48748;
thru(2,:) = [ 0.0866962 0.0866962 0.0765013 0.0917936 0.0765013 0.0765013 0.0765013 0.0765013 0.0866962 0.0765013 0.0765013 0.0866962 0.0765013 0.0917936 0 0 0 0 0 0 0 0 0 ];
% latency change    = 64.4775
% throughput change = 0.000386367
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 228.351 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0496496 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 902 157 58 2541 4070 731 383 472 349 275 260 303 373 556 1267 4258 5120 3458 3158 3406 4171 4443 4173 3997 4110 4355 4557 4493 4552 4480 4611 4896 4916 4811 4842 4832 4884 4992 4800 4676 4743 4668 4613 4601 4437 4417 4520 4462 4252 4159 4248 4098 3934 3932 3816 3733 3567 3529 3510 3388 3341 3319 3144 3046 2896 2879 2831 2837 2720 2578 2640 2562 2551 2378 2325 2228 2210 2116 2140 2037 1956 1893 1918 1812 1724 1738 1678 1667 1574 1520 1466 1473 1401 1329 1346 1341 1235 1217 1149 1158 1157 1100 1077 1074 1001 940 946 880 851 773 861 830 759 743 743 715 700 648 662 681 625 627 611 611 617 572 554 522 566 541 501 527 485 509 482 478 471 445 476 454 480 399 414 411 407 380 389 381 369 375 391 381 340 359 380 316 332 341 349 324 353 338 351 340 311 332 316 281 276 249 277 294 288 243 276 254 262 273 303 270 262 249 262 272 251 260 267 234 267 261 262 240 216 250 258 245 265 266 271 247 234 241 241 210 238 201 236 211 211 209 202 215 200 211 227 203 253 200 210 201 216 202 178 176 197 186 178 190 164 157 177 192 216 185 174 160 159 141 167 178 183 153 197 170 164 153 178 169 160 145 167 134 154 161 143 133 162 156 145 130 155 143 136 142 125 136 137 124 138 127 109 120 136 144 146 130 114 118 147 107 117 112 109 113 116 116 145 123 123 133 116 105 112 116 111 121 122 98 112 106 96 124 98 103 117 101 109 102 89 98 110 122 112 97 121 96 109 98 115 102 105 97 104 105 94 90 94 89 88 103 96 94 82 90 84 100 82 72 94 101 90 85 90 82 82 86 82 98 104 75 81 86 94 111 85 75 90 92 73 84 80 84 80 72 76 77 84 72 88 87 78 75 87 92 65 72 73 84 87 78 83 87 86 71 69 79 95 97 90 80 88 70 69 83 69 62 79 85 74 67 75 76 67 80 88 67 88 83 73 69 73 68 96 59 84 75 72 71 68 63 88 74 61 69 78 71 66 64 71 63 67 74 56 54 54 72 72 80 76 66 78 80 62 70 83 70 55 60 71 75 75 86 83 77 79 83 89 75 76 72 68 78 71 72 80 90 71 80 76 74 66 67 76 74 74 63 80 55 76 74 84 77 72 62 91 62 69 64 82 83 70 73 88 80 81 72 89 68 93 65 83 66 71 78 84 73 80 79 71 69 59 68 65 82 78 90 76 79 65 85 78 66 76 82 80 88 88 77 81 89 92 73 84 85 92 84 84 71 68 83 85 90 98 91 116 88 84 78 110 93 82 80 73 78 85 76 89 91 94 73 96 93 81 99 88 85 92 94 103 106 95 97 114 84 125 92 107 93 102 107 112 97 102 128 84 100 101 100 101 106 93 91 102 102 106 104 100 104 112 122 125 134 119 137 94 98 121 99 113 89 120 106 116 111 133 81 120 103 125 104 116 105 119 86 138 112 117 101 118 121 131 121 129 125 140 120 142 110 111 126 107 118 119 118 124 132 113 121 119 126 116 105 117 118 136 115 135 127 138 115 138 123 135 118 153 127 148 136 143 130 134 137 148 142 137 134 131 133 142 128 137 133 138 159 145 135 142 163 130 135 181 136 155 149 147 141 144 140 171 146 168 129 155 140 160 125 155 147 153 136 146 140 174 160 171 172 174 144 201 156 173 160 196 178 167 160 166 145 158 167 159 166 177 155 152 181 181 181 169 189 175 168 170 173 184 174 173 161 173 167 165 161 189 163 183 170 166 163 202 180 197 155 188 147 165 158 200 173 188 182 178 176 205 216 211 162 186 188 178 164 209 177 171 195 197 205 184 200 203 198 204 164 207 174 219 209 206 198 225 180 188 214 217 188 225 216 224 185 225 180 224 213 218 203 217 184 205 178 196 196 228 203 226 215 206 200 203 213 237 211 233 189 232 204 236 236 218 258 274 223 239 225 224 216 201 210 210 200 225 226 238 209 226 220 237 213 225 207 211 187 199 213 244 200 238 219 226 222 217 211 204 224 251 210 237 229 256 211 215 236 227 226 230 214 239 225 232 201 185 193 220 202 218 216 236 193 206 208 230 194 222 212 242 208 215 238 217 212 221 218 238 221 209 200 249 225 255 177 211 206 228 198 245 200 214 229 187 194 236 232 195 197 228 181 205 196 202 227 215 208 201 196 217 202 204 195 178 196 197 197 213 177 194 183 196 200 217 168 185 177 194 175 203 169 186 196 168 167 192 156 200 201 174 165 183 172 177 180 223 173 170 159 162 152 136 147 174 171 163 151 159 140 162 135 150 147 154 157 10874 ];
Traffic[0]class1Average hops = 1 (458892 samples)
traffic_manager/hop_stats_freq = [ 0 458892 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 3.48748 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.0496688 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 209806 7583 2379 4829 171523 21848 6313 20078 4961 4447 1713 1184 854 477 287 225 106 88 59 32 26 16 13 14 5 4 6 3 1 4 1 1 2 0 0 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (458892 samples)
traffic_manager/hop_stats_freq = [ 0 458892 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 56 sec (236 sec)
gpgpu_simulation_rate = 67549 (inst/sec)
gpgpu_simulation_rate = 2553 (cycle/sec)
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
Execution time: 235000.000 ms 
Bandwidth: 0.000 GB/s 
