Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon May 15 17:17:58 2023
| Host         : zybzzz running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file at7_control_sets_placed.rpt
| Design       : at7
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              98 |           26 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+--------------------------------+------------------+----------------+
|         Clock Signal        | Enable Signal |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------+---------------+--------------------------------+------------------+----------------+
|  u1_clk_wiz_0/inst/clk_out1 |               | u5_led_controller/cnt_reg[0]_0 |                6 |             23 |
|  u1_clk_wiz_0/inst/clk_out2 |               | u5_led_controller/cnt_reg[0]_0 |                6 |             24 |
|  u1_clk_wiz_0/inst/clk_out3 |               | u5_led_controller/cnt_reg[0]_0 |                7 |             25 |
|  u1_clk_wiz_0/inst/clk_out4 |               | u5_led_controller/cnt_reg[0]_0 |                7 |             26 |
+-----------------------------+---------------+--------------------------------+------------------+----------------+


