/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire celloutsig_0_0z;
  wire [23:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  reg [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_1z[0] | celloutsig_1_6z);
  assign celloutsig_1_18z = ~((celloutsig_1_7z | celloutsig_1_11z) & celloutsig_1_11z);
  assign celloutsig_0_0z = ~((in_data[74] | in_data[94]) & (in_data[16] | in_data[4]));
  assign celloutsig_1_7z = ~((in_data[182] | in_data[147]) & (_00_ | celloutsig_1_3z[8]));
  assign celloutsig_0_6z = ~((celloutsig_0_2z | celloutsig_0_1z) & (celloutsig_0_1z | in_data[1]));
  assign celloutsig_0_8z = ~((in_data[55] | celloutsig_0_4z[3]) & (in_data[19] | celloutsig_0_0z));
  assign celloutsig_0_15z = ~((celloutsig_0_7z[1] | celloutsig_0_6z) & (celloutsig_0_7z[15] | celloutsig_0_5z[0]));
  assign celloutsig_1_2z = celloutsig_1_0z[6] | ~(celloutsig_1_0z[1]);
  reg [9:0] _10_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 10'h000;
    else _10_ <= { in_data[105:97], celloutsig_1_2z };
  assign { _00_, _01_[8:0] } = _10_;
  assign celloutsig_0_10z = in_data[38:15] & { celloutsig_0_3z[4:1], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_10z[12:11], celloutsig_0_11z } & { celloutsig_0_9z[7:1], celloutsig_0_0z };
  assign celloutsig_1_12z = { celloutsig_1_3z[5:2], celloutsig_1_7z } / { 1'h1, celloutsig_1_0z[6:3] };
  assign celloutsig_1_1z = celloutsig_1_0z[5:0] / { 1'h1, celloutsig_1_0z[6:2] };
  assign celloutsig_1_6z = in_data[130:116] === in_data[119:105];
  assign celloutsig_0_24z = celloutsig_0_11z[4:1] === celloutsig_0_13z[6:3];
  assign celloutsig_0_7z = in_data[31:14] % { 1'h1, in_data[58:57], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_9z = { in_data[94], celloutsig_0_8z, celloutsig_0_4z } % { 1'h1, in_data[81:80], celloutsig_0_3z };
  assign celloutsig_0_3z = - in_data[24:20];
  assign celloutsig_1_19z = - { celloutsig_1_12z[4:1], celloutsig_1_18z, celloutsig_1_7z };
  assign celloutsig_0_11z = - { celloutsig_0_9z[7:4], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_21z = - { celloutsig_0_10z[6:4], celloutsig_0_6z };
  assign celloutsig_0_1z = ^ { in_data[28:25], celloutsig_0_0z };
  assign celloutsig_0_2z = ^ { in_data[93:92], celloutsig_0_1z };
  assign celloutsig_0_4z = { celloutsig_0_3z[4], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } - { in_data[7:3], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[114:106] - in_data[142:134];
  assign celloutsig_1_3z = { celloutsig_1_0z[1:0], celloutsig_1_1z, celloutsig_1_2z } - celloutsig_1_0z;
  assign celloutsig_0_23z = { celloutsig_0_15z, celloutsig_0_21z } ~^ { celloutsig_0_21z, celloutsig_0_15z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_5z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_5z = { in_data[64:58], celloutsig_0_4z, celloutsig_0_0z };
  assign _01_[9] = _00_;
  assign { out_data[128], out_data[101:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
