

================================================================
== Vitis HLS Report for 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Sat Apr 12 12:18:32 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.139 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.13>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_12 = alloca i32 1" [../activations.h:21->../layer.h:157]   --->   Operation 4 'alloca' 'i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%net_3_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %net_3_load_reload"   --->   Operation 5 'read' 'net_3_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%net_2_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %net_2_load_reload"   --->   Operation 6 'read' 'net_2_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%net_1_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %net_1_load_reload"   --->   Operation 7 'read' 'net_1_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%net_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %net_load_reload"   --->   Operation 8 'read' 'net_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_3 = alloca i64 1" [../activations.h:20->../layer.h:157]   --->   Operation 9 'alloca' 'output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_2 = alloca i64 1" [../activations.h:20->../layer.h:157]   --->   Operation 10 'alloca' 'output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_1 = alloca i64 1" [../activations.h:20->../layer.h:157]   --->   Operation 11 'alloca' 'output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output = alloca i64 1" [../activations.h:20->../layer.h:157]   --->   Operation 12 'alloca' 'output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %output"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %output_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %output_2"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %output_3"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln21 = store i3 0, i3 %i_12" [../activations.h:21->../layer.h:157]   --->   Operation 17 'store' 'store_ln21' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body.i" [../activations.h:21->../layer.h:157]   --->   Operation 18 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = load i3 %i_12" [../activations.h:21->../layer.h:157]   --->   Operation 19 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.74ns)   --->   "%icmp_ln21 = icmp_eq  i3 %i, i3 4" [../activations.h:21->../layer.h:157]   --->   Operation 20 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.74ns)   --->   "%i_15 = add i3 %i, i3 1" [../activations.h:21->../layer.h:157]   --->   Operation 21 'add' 'i_15' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.body.i.split, void %_Z4reluILi4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEXT_EERS6_.exit" [../activations.h:21->../layer.h:157]   --->   Operation 22 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i3 %i" [../activations.h:21->../layer.h:157]   --->   Operation 23 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../activations.h:21->../layer.h:157]   --->   Operation 24 'specpipeline' 'specpipeline_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../activations.h:21->../layer.h:157]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_88" [../activations.h:21->../layer.h:157]   --->   Operation 26 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.60ns)   --->   "%tmp_7 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %net_load_reload_read, i2 1, i25 %net_1_load_reload_read, i2 2, i25 %net_2_load_reload_read, i2 3, i25 %net_3_load_reload_read, i25 0, i2 %trunc_ln21" [../activations.h:23->../layer.h:157]   --->   Operation 27 'sparsemux' 'tmp_7' <Predicate = (!icmp_ln21)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i25 %tmp_7" [../activations.h:23->../layer.h:157]   --->   Operation 28 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.12ns)   --->   "%icmp_ln23 = icmp_sgt  i25 %tmp_7, i25 0" [../activations.h:23->../layer.h:157]   --->   Operation 29 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln21)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.43ns)   --->   "%output_4 = select i1 %icmp_ln23, i24 %trunc_ln23, i24 0" [../activations.h:23->../layer.h:157]   --->   Operation 30 'select' 'output_4' <Predicate = (!icmp_ln21)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.03ns)   --->   "%switch_ln23 = switch i2 %trunc_ln21, void %call6.0.0.0.i39.case.3, i2 0, void %call6.0.0.0.i39.case.0, i2 1, void %call6.0.0.0.i39.case.1, i2 2, void %call6.0.0.0.i39.case.2" [../activations.h:23->../layer.h:157]   --->   Operation 31 'switch' 'switch_ln23' <Predicate = (!icmp_ln21)> <Delay = 1.03>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln23 = store i24 %output_4, i24 %output_2" [../activations.h:23->../layer.h:157]   --->   Operation 32 'store' 'store_ln23' <Predicate = (!icmp_ln21 & trunc_ln21 == 2)> <Delay = 0.48>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln23 = br void %call6.0.0.0.i39.exit" [../activations.h:23->../layer.h:157]   --->   Operation 33 'br' 'br_ln23' <Predicate = (!icmp_ln21 & trunc_ln21 == 2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln23 = store i24 %output_4, i24 %output_1" [../activations.h:23->../layer.h:157]   --->   Operation 34 'store' 'store_ln23' <Predicate = (!icmp_ln21 & trunc_ln21 == 1)> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln23 = br void %call6.0.0.0.i39.exit" [../activations.h:23->../layer.h:157]   --->   Operation 35 'br' 'br_ln23' <Predicate = (!icmp_ln21 & trunc_ln21 == 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln23 = store i24 %output_4, i24 %output" [../activations.h:23->../layer.h:157]   --->   Operation 36 'store' 'store_ln23' <Predicate = (!icmp_ln21 & trunc_ln21 == 0)> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln23 = br void %call6.0.0.0.i39.exit" [../activations.h:23->../layer.h:157]   --->   Operation 37 'br' 'br_ln23' <Predicate = (!icmp_ln21 & trunc_ln21 == 0)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln23 = store i24 %output_4, i24 %output_3" [../activations.h:23->../layer.h:157]   --->   Operation 38 'store' 'store_ln23' <Predicate = (!icmp_ln21 & trunc_ln21 == 3)> <Delay = 0.48>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln23 = br void %call6.0.0.0.i39.exit" [../activations.h:23->../layer.h:157]   --->   Operation 39 'br' 'br_ln23' <Predicate = (!icmp_ln21 & trunc_ln21 == 3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln21 = store i3 %i_15, i3 %i_12" [../activations.h:21->../layer.h:157]   --->   Operation 40 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.48>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body.i" [../activations.h:21->../layer.h:157]   --->   Operation 41 'br' 'br_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_load = load i24 %output" [../layer.h:157]   --->   Operation 42 'load' 'output_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%output_1_load = load i24 %output_1" [../layer.h:157]   --->   Operation 43 'load' 'output_1_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_2_load = load i24 %output_2" [../layer.h:157]   --->   Operation 44 'load' 'output_2_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%output_3_load = load i24 %output_3" [../layer.h:157]   --->   Operation 45 'load' 'output_3_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %output_load_out, i24 %output_load" [../layer.h:157]   --->   Operation 46 'write' 'write_ln157' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %output_1_load_out, i24 %output_1_load" [../layer.h:157]   --->   Operation 47 'write' 'write_ln157' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %output_2_load_out, i24 %output_2_load" [../layer.h:157]   --->   Operation 48 'write' 'write_ln157' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %output_3_load_out, i24 %output_3_load" [../layer.h:157]   --->   Operation 49 'write' 'write_ln157' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 3.139ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln21', ../activations.h:21->../layer.h:157) of constant 0 on local variable 'i', ../activations.h:21->../layer.h:157 [22]  (0.489 ns)
	'load' operation 3 bit ('i', ../activations.h:21->../layer.h:157) on local variable 'i', ../activations.h:21->../layer.h:157 [25]  (0.000 ns)
	'sparsemux' operation 25 bit ('tmp_7', ../activations.h:23->../layer.h:157) [34]  (0.605 ns)
	'icmp' operation 1 bit ('icmp_ln23', ../activations.h:23->../layer.h:157) [36]  (1.121 ns)
	'select' operation 24 bit ('output', ../activations.h:23->../layer.h:157) [37]  (0.435 ns)
	'store' operation 0 bit ('store_ln23', ../activations.h:23->../layer.h:157) of variable 'output', ../activations.h:23->../layer.h:157 on local variable 'output', ../activations.h:20->../layer.h:157 [40]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
