## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Mon Jun 14 ¿ÀÀü 7:16:23 Korea Standard Time 2021
##
vlib work
vlog  "../src/final_one.v"
vlog  "dp_sram_coregen.v"
vlog  "../src/final_top.v"
vlog  "../src/final_TB.v"
vlog  "C:/Xilinx/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -lib work Testbench glbl
do {Testbench.udo}
view wave
add wave *
add wave /glbl/GSR
run -all
