

================================================================
== Vitis HLS Report for 'fxp_sqrt_top'
================================================================
* Date:           Thu Mar 27 22:44:42 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        fxp_sqrt_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.924 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58  |fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1  |       32|       32|  0.320 us|  0.320 us|   30|   30|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%q_1_loc = alloca i64 1"   --->   Operation 4 'alloca' 'q_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_v_loc = alloca i64 1"   --->   Operation 5 'alloca' 'p_v_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%s_5_loc = alloca i64 1"   --->   Operation 6 'alloca' 's_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%s = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %in_val" [../fxp_sqrt.h:94->../fxp_sqrt_top.cpp:22]   --->   Operation 7 'read' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%s_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i24.i4, i24 %s, i4 0" [../fxp_sqrt.h:95->../fxp_sqrt_top.cpp:22]   --->   Operation 8 'bitconcatenate' 's_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (1.61ns)   --->   "%call_ln95 = call void @fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1, i28 %s_1, i31 %s_5_loc, i28 %p_v_loc, i29 %q_1_loc" [../fxp_sqrt.h:95->../fxp_sqrt_top.cpp:22]   --->   Operation 9 'call' 'call_ln95' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 10 [1/2] (3.61ns)   --->   "%call_ln95 = call void @fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1, i28 %s_1, i31 %s_5_loc, i28 %p_v_loc, i29 %q_1_loc" [../fxp_sqrt.h:95->../fxp_sqrt_top.cpp:22]   --->   Operation 10 'call' 'call_ln95' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i28 0"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../fxp_sqrt_top.cpp:20]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_val"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_val, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%s_5_loc_load = load i31 %s_5_loc"   --->   Operation 15 'load' 's_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%p_v_loc_load = load i28 %p_v_loc"   --->   Operation 16 'load' 'p_v_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%q_1_loc_load = load i29 %q_1_loc"   --->   Operation 17 'load' 'q_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (2.66ns)   --->   "%icmp_ln117 = icmp_sgt  i31 %s_5_loc_load, i31 0" [../fxp_sqrt.h:117->../fxp_sqrt_top.cpp:22]   --->   Operation 18 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (2.59ns)   --->   "%add_ln118 = add i29 %q_1_loc_load, i29 1" [../fxp_sqrt.h:118->../fxp_sqrt_top.cpp:22]   --->   Operation 19 'add' 'add_ln118' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %add_ln118, i32 1, i32 28" [../fxp_sqrt.h:120->../fxp_sqrt_top.cpp:22]   --->   Operation 20 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.38ns)   --->   "%result = select i1 %icmp_ln117, i28 %tmp, i28 %p_v_loc_load" [../fxp_sqrt.h:117->../fxp_sqrt_top.cpp:22]   --->   Operation 21 'select' 'result' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i28 %result" [../fxp_sqrt_top.cpp:23]   --->   Operation 22 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
q_1_loc            (alloca        ) [ 0111]
p_v_loc            (alloca        ) [ 0111]
s_5_loc            (alloca        ) [ 0111]
s                  (read          ) [ 0000]
s_1                (bitconcatenate) [ 0010]
call_ln95          (call          ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
spectopmodule_ln20 (spectopmodule ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
s_5_loc_load       (load          ) [ 0000]
p_v_loc_load       (load          ) [ 0000]
q_1_loc_load       (load          ) [ 0000]
icmp_ln117         (icmp          ) [ 0000]
add_ln118          (add           ) [ 0000]
tmp                (partselect    ) [ 0000]
result             (select        ) [ 0000]
ret_ln23           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i24.i4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="q_1_loc_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_1_loc/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_v_loc_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_v_loc/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="s_5_loc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_5_loc/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="s_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="24" slack="0"/>
<pin id="54" dir="0" index="1" bw="24" slack="0"/>
<pin id="55" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="28" slack="0"/>
<pin id="61" dir="0" index="2" bw="31" slack="0"/>
<pin id="62" dir="0" index="3" bw="28" slack="0"/>
<pin id="63" dir="0" index="4" bw="29" slack="0"/>
<pin id="64" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="s_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="28" slack="0"/>
<pin id="68" dir="0" index="1" bw="24" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="s_1/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="s_5_loc_load_load_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="31" slack="2"/>
<pin id="77" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_5_loc_load/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_v_loc_load_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="28" slack="2"/>
<pin id="80" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_v_loc_load/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="q_1_loc_load_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="29" slack="2"/>
<pin id="83" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_1_loc_load/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln117_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="31" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln118_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="29" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="28" slack="0"/>
<pin id="98" dir="0" index="1" bw="29" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="0" index="3" bw="6" slack="0"/>
<pin id="101" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="result_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="28" slack="0"/>
<pin id="109" dir="0" index="2" bw="28" slack="0"/>
<pin id="110" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="q_1_loc_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="29" slack="0"/>
<pin id="116" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="q_1_loc "/>
</bind>
</comp>

<comp id="120" class="1005" name="p_v_loc_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="28" slack="0"/>
<pin id="122" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="p_v_loc "/>
</bind>
</comp>

<comp id="126" class="1005" name="s_5_loc_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="0"/>
<pin id="128" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="s_5_loc "/>
</bind>
</comp>

<comp id="132" class="1005" name="s_1_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="28" slack="1"/>
<pin id="134" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="s_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="52" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="74"><net_src comp="66" pin="3"/><net_sink comp="58" pin=1"/></net>

<net id="88"><net_src comp="75" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="81" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="90" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="111"><net_src comp="84" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="96" pin="4"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="78" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="40" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="58" pin=4"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="123"><net_src comp="44" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="58" pin=3"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="129"><net_src comp="48" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="135"><net_src comp="66" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="58" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fxp_sqrt_top : in_val | {1 }
  - Chain level:
	State 1
		call_ln95 : 1
	State 2
	State 3
		icmp_ln117 : 1
		add_ln118 : 1
		tmp : 2
		result : 3
		ret_ln23 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                 |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|
|   call   | grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 |   213   |   366   |
|----------|--------------------------------------------------|---------|---------|
|   icmp   |                 icmp_ln117_fu_84                 |    0    |    38   |
|----------|--------------------------------------------------|---------|---------|
|    add   |                  add_ln118_fu_90                 |    0    |    36   |
|----------|--------------------------------------------------|---------|---------|
|  select  |                   result_fu_106                  |    0    |    28   |
|----------|--------------------------------------------------|---------|---------|
|   read   |                   s_read_fu_52                   |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|bitconcatenate|                     s_1_fu_66                    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|partselect|                     tmp_fu_96                    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   Total  |                                                  |   213   |   468   |
|----------|--------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|p_v_loc_reg_120|   28   |
|q_1_loc_reg_114|   29   |
|  s_1_reg_132  |   28   |
|s_5_loc_reg_126|   31   |
+---------------+--------+
|     Total     |   116  |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58 |  p1  |   2  |  28  |   56   ||    0    ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                      |      |      |      |   56   ||   1.61  ||    0    ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   213  |   468  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   116  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   329  |   477  |
+-----------+--------+--------+--------+
