
---------- Begin Simulation Statistics ----------
final_tick                                28248130000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    349                       # Simulator instruction rate (inst/s)
host_mem_usage                               10722136                       # Number of bytes of host memory used
host_op_rate                                      357                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 48573.55                       # Real time elapsed on the host
host_tick_rate                                 431456                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16944580                       # Number of instructions simulated
sim_ops                                      17346224                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020957                       # Number of seconds simulated
sim_ticks                                 20957370000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.731614                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  838074                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               857526                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1066                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7144                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            865782                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8215                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9777                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1562                       # Number of indirect misses.
system.cpu.branchPred.lookups                  936487                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26612                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1266                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5764103                       # Number of instructions committed
system.cpu.committedOps                       5851918                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.167988                       # CPI: cycles per instruction
system.cpu.discardedOps                         17153                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3187919                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            168615                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1591971                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5596492                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315658                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      999                       # number of quiesce instructions executed
system.cpu.numCycles                         18260609                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       999                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4029002     68.85%     68.85% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2443      0.04%     68.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                 188132      3.21%     72.11% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1632341     27.89%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5851918                       # Class of committed instruction
system.cpu.quiesceCycles                     15271183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12664117                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1904                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9251                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1520420                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              478510                       # Transaction distribution
system.membus.trans_dist::ReadResp             487598                       # Transaction distribution
system.membus.trans_dist::WriteReq             282585                       # Transaction distribution
system.membus.trans_dist::WriteResp            282585                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          627                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8610                       # Transaction distribution
system.membus.trans_dist::ReadExReq               332                       # Transaction distribution
system.membus.trans_dist::ReadExResp              333                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           693                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       750877                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        750877                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        25002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        25002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1504776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1525268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1501754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1501754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3052024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       537280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       537280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       104384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       137128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     48055788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     48055788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48730196                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2272679                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000843                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029031                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2270762     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                    1917      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2272679                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3815418989                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20743125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            24526515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4266750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17115725                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2928488952                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           43400000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       985089                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       985089                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2957312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2957312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3107842                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49487756                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5213791125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4174178520                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2692353000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3127110                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2345332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3127110                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8599552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3127110                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2345332                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5472442                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3127110                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5472442                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5472442                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14071995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2345332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5472442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7817775                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2345332                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       806399                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3151731                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2345332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7817775                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       806399                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      10969506                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       477469                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       477469                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       273408                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       273408                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        20520                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1478656                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1501754                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       656360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     48055788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       925873                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       925873    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       925873                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2155295250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2660740000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1534375735                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31271099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1565646835                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     31271099                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     31318815                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     62589915                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1565646835                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62589915                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1628236749                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30539776                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48496640                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       954368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5443584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     28143989                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1513521210                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    800540144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2342205344                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    856828123                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1457233231                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2314061354                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     28143989                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2370349333                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2257773375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4656266698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       537344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       538816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       537344                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       537344                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         8396                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         8419                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     25639858                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        70238                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       25710096                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     25639858                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     25639858                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     25639858                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        70238                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      25710096                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30539776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30621868                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17538304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       477184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              478472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          628                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             274036                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        47716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1457233231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       806399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3062980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1461150326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1917798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31271099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    800540144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3127110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            836856151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1917798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31318815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2257773375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3127110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       806399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3062980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2298006477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     10260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    739281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000374088250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          462                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          462                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              864466                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             291689                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      478471                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     274036                       # Number of write requests accepted
system.mem_ctrls.readBursts                    478471                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   274036                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17128                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15431697005                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2392120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27990327005                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32255.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58505.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       401                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   446310                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  255115                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                478470                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               274036                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  422793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    815                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        51039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.528204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   870.992057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.977350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1157      2.27%      2.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1221      2.39%      4.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          852      1.67%      6.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          670      1.31%      7.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          771      1.51%      9.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          782      1.53%     10.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          922      1.81%     12.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          735      1.44%     13.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43929     86.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        51039                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1035.573593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1020.830689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           203     43.94%     43.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           67     14.50%     58.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.22%     58.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     39.39%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.22%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.22%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.22%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      1.08%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           462                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     593.166667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    236.598642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    484.569640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            143     30.95%     30.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      3.46%     34.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            22      4.76%     39.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      1.73%     40.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.87%     41.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.87%     42.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.43%     43.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.65%     43.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.43%     44.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.22%     44.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.22%     44.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.22%     44.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           21      4.55%     49.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          234     50.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           462                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30619136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17538752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30621804                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17538304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1461.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       836.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1461.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    836.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20957148125                       # Total gap between requests
system.mem_ctrls.avgGap                      27849.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30536768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 47715.910918211586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1457089701.618094205856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 806398.894517775858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3059925.935363072902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1984981.894197602058                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31271099.379359148443                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 800494336.837112665176                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3127109.937935914844                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       477184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          628                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1392260                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27927333795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19082050                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42518900                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15301036875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   8224207125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 360461072625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3225468875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     69613.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58525.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72007.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42434.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24364708.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    803145.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1375049.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3149871.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10929084585                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1133580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8894841415                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1998                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           999                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9554423.423423                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2498540.393371                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          999    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2225375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11971750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             999                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18703261000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9544869000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2878280                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2878280                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2878280                       # number of overall hits
system.cpu.icache.overall_hits::total         2878280                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8396                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8396                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8396                       # number of overall misses
system.cpu.icache.overall_misses::total          8396                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    366668125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    366668125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    366668125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    366668125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2886676                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2886676                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2886676                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2886676                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002909                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002909                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43671.763340                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43671.763340                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43671.763340                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43671.763340                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         8396                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8396                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8396                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8396                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    353957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    353957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    353957000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    353957000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002909                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002909                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002909                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002909                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42157.813244                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42157.813244                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42157.813244                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42157.813244                       # average overall mshr miss latency
system.cpu.icache.replacements                   8211                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2878280                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2878280                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8396                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8396                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    366668125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    366668125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2886676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2886676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43671.763340                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43671.763340                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    353957000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    353957000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002909                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002909                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42157.813244                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42157.813244                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.250516                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2360777                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8211                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            287.513945                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.250516                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.846192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.846192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5781747                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5781747                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       309182                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           309182                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       309182                       # number of overall hits
system.cpu.dcache.overall_hits::total          309182                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1325                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1325                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1325                       # number of overall misses
system.cpu.dcache.overall_misses::total          1325                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     99259375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     99259375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     99259375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     99259375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       310507                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       310507                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       310507                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       310507                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004267                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004267                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004267                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004267                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74912.735849                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74912.735849                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74912.735849                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74912.735849                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          627                       # number of writebacks
system.cpu.dcache.writebacks::total               627                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          300                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1025                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1025                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1025                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1025                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     76585750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76585750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     76585750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76585750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22664500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22664500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003301                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003301                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003301                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003301                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74717.804878                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74717.804878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74717.804878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74717.804878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2218.095518                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2218.095518                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1026                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       188979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          188979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          747                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57110375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57110375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       189726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       189726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76452.978581                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76452.978581                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1041                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1041                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53004000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53004000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22664500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22664500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76484.848485                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76484.848485                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21771.853987                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21771.853987                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       120203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         120203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42149000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42149000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       120781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       120781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72922.145329                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72922.145329                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9177                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9177                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23581750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23581750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002749                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002749                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71029.367470                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71029.367470                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       750877                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       750877                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7851295125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7851295125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10456.166756                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10456.166756                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       112220                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       112220                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       638657                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       638657                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7555811114                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7555811114                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11830.781020                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11830.781020                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.914229                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               23107                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1027                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.499513                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.914229                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          139                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7250070                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7250070                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28248130000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28248322500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    349                       # Simulator instruction rate (inst/s)
host_mem_usage                               10722136                       # Number of bytes of host memory used
host_op_rate                                      357                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 48573.65                       # Real time elapsed on the host
host_tick_rate                                 431460                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16944589                       # Number of instructions simulated
sim_ops                                      17346239                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020958                       # Number of seconds simulated
sim_ticks                                 20957562500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.731391                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  838076                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               857530                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1067                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7146                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            865782                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8215                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9777                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1562                       # Number of indirect misses.
system.cpu.branchPred.lookups                  936494                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26615                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1266                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5764112                       # Number of instructions committed
system.cpu.committedOps                       5851933                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.168036                       # CPI: cycles per instruction
system.cpu.discardedOps                         17160                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3187938                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            168615                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1591974                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5596740                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315653                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      999                       # number of quiesce instructions executed
system.cpu.numCycles                         18260917                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       999                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4029010     68.85%     68.85% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2443      0.04%     68.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                 188138      3.21%     72.11% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1632341     27.89%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5851933                       # Class of committed instruction
system.cpu.quiesceCycles                     15271183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12664177                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1904                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1520425                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              478510                       # Transaction distribution
system.membus.trans_dist::ReadResp             487601                       # Transaction distribution
system.membus.trans_dist::WriteReq             282585                       # Transaction distribution
system.membus.trans_dist::WriteResp            282585                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          629                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8611                       # Transaction distribution
system.membus.trans_dist::ReadExReq               332                       # Transaction distribution
system.membus.trans_dist::ReadExResp              333                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           695                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       750877                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        750877                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        25004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        25004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1504782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1525274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1501754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1501754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3052032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       537344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       537344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       104640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       137384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     48055788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     48055788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48730516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2272681                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000843                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029031                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2270764     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                    1917      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2272681                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3815432989                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20743125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            24527890                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4266750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17127225                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2928488952                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           43405000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       985089                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       985089                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2957312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2957312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3107842                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49487756                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5213791125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4174178520                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2692353000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3127081                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2345311                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3127081                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8599473                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3127081                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2345311                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5472392                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3127081                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5472392                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5472392                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14071865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2345311                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5472392                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7817703                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2345311                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       806391                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3151702                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2345311                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7817703                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       806391                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      10969405                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       477469                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       477469                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       273408                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       273408                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        20520                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1478656                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1501754                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       656360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     48055788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       925873                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       925873    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       925873                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2155295250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2660740000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1534361642                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31270812                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1565632454                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     31270812                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     31318528                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     62589340                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1565632454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62589340                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1628221793                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30539776                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48496640                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       954368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5443584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     28143731                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1513507308                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    800532791                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2342183830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    856820253                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1457219846                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2314040099                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     28143731                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2370327561                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2257752637                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4656223929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       537344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       538816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       537344                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       537344                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         8396                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         8419                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     25639623                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        70237                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       25709860                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     25639623                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     25639623                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     25639623                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        70237                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      25709860                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30539776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30621996                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17538432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       477184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              478474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          630                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             274038                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        47715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1457219846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       806391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3069059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1461143012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1923888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31270812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    800532791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3127081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            836854572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1923888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31318528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2257752637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3127081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       806391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3069059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2297997584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     10260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    739281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000374088250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          462                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          462                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              864472                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             291689                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      478473                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     274038                       # Number of write requests accepted
system.mem_ctrls.readBursts                    478473                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   274038                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17128                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15431697005                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2392130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27990379505                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32255.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58505.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       401                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   446312                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  255115                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                478472                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               274038                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  422793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    815                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        51039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.528204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   870.992057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.977350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1157      2.27%      2.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1221      2.39%      4.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          852      1.67%      6.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          670      1.31%      7.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          771      1.51%      9.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          782      1.53%     10.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          922      1.81%     12.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          735      1.44%     13.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43929     86.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        51039                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1035.573593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1020.830689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           203     43.94%     43.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           67     14.50%     58.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.22%     58.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     39.39%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.22%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.22%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.22%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      1.08%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           462                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     593.166667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    236.598642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    484.569640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            143     30.95%     30.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      3.46%     34.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            22      4.76%     39.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      1.73%     40.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.87%     41.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.87%     42.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.43%     43.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.65%     43.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.43%     44.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.22%     44.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.22%     44.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.22%     44.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           21      4.55%     49.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          234     50.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           462                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30619264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17538752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30621932                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17538432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1461.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       836.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1461.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    836.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20957591875                       # Total gap between requests
system.mem_ctrls.avgGap                      27850.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30536768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 47715.472636667553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1457076317.916265487671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 806391.487559681642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3066005.409741710406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1984963.661685370142                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31270812.147166449577                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 800486984.113729834557                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3127081.214716644958                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       477184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          630                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1392260                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27927333795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19082050                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42571400                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15301036875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   8224207125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 360461072625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3225468875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     69613.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58525.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72007.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42401.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24287360.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    803145.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1375049.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3149871.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10929084585                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1133580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8895033915                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1998                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           999                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9554423.423423                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2498540.393371                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          999    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2225375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11971750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             999                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18703453500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9544869000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2878295                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2878295                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2878295                       # number of overall hits
system.cpu.icache.overall_hits::total         2878295                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8396                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8396                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8396                       # number of overall misses
system.cpu.icache.overall_misses::total          8396                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    366711250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    366711250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    366711250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    366711250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2886691                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2886691                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2886691                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2886691                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002909                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002909                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43676.899714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43676.899714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43676.899714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43676.899714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         8396                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8396                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8396                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8396                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    353998500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    353998500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    353998500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    353998500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002909                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002909                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002909                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002909                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42162.756074                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42162.756074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42162.756074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42162.756074                       # average overall mshr miss latency
system.cpu.icache.replacements                   8212                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2878295                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2878295                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8396                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8396                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    366711250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    366711250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2886691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2886691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43676.899714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43676.899714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    353998500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    353998500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002909                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002909                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42162.756074                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42162.756074                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.250523                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6077383                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8646                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            702.912676                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.250523                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.846192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.846192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5781778                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5781778                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       309186                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           309186                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       309186                       # number of overall hits
system.cpu.dcache.overall_hits::total          309186                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1327                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1327                       # number of overall misses
system.cpu.dcache.overall_misses::total          1327                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     99379375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     99379375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     99379375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     99379375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       310513                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       310513                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       310513                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       310513                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004274                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004274                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004274                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004274                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74890.259985                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74890.259985                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74890.259985                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74890.259985                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          629                       # number of writebacks
system.cpu.dcache.writebacks::total               629                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          300                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     76703000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76703000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     76703000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76703000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22664500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22664500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003307                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003307                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003307                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003307                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74686.465433                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74686.465433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74686.465433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74686.465433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2218.095518                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2218.095518                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1028                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       188983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          188983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57230375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57230375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       189732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       189732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76409.045394                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76409.045394                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1041                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1041                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53121250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53121250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22664500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22664500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76433.453237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76433.453237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21771.853987                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21771.853987                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       120203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         120203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42149000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42149000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       120781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       120781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72922.145329                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72922.145329                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9177                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9177                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23581750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23581750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002749                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002749                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71029.367470                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71029.367470                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       750877                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       750877                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7851295125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7851295125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10456.166756                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10456.166756                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       112220                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       112220                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       638657                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       638657                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7555811114                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7555811114                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11830.781020                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11830.781020                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.914220                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              313465                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1540                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            203.548701                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.914220                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          343                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          139                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7250096                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7250096                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28248322500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
