Loading plugins phase: Elapsed time ==> 0s.299ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-VGA-Colors.cydsn\RPPSOC-VGA-Colors.cyprj -d CY8C5267AXI-LP051 -s C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-VGA-Colors.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (PixelClock's accuracy range '24 MHz +/- 1%, (23.76 MHz - 24.24 MHz)' is not within the specified tolerance range '25.175 MHz +/- 1%, (24.923 MHz - 25.427 MHz)'.).
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-VGA-Colors.cydsn\RPPSOC-VGA-Colors.cydwr (PixelClock)
 * C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-VGA-Colors.cydsn\TopDesign\TopDesign.cysch (Instance:PixelClock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.013ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.105ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RPPSOC-VGA-Colors.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-VGA-Colors.cydsn\RPPSOC-VGA-Colors.cyprj -dcpsoc3 RPPSOC-VGA-Colors.v -verilog
======================================================================

======================================================================
Compiling:  RPPSOC-VGA-Colors.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-VGA-Colors.cydsn\RPPSOC-VGA-Colors.cyprj -dcpsoc3 RPPSOC-VGA-Colors.v -verilog
======================================================================

======================================================================
Compiling:  RPPSOC-VGA-Colors.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-VGA-Colors.cydsn\RPPSOC-VGA-Colors.cyprj -dcpsoc3 -verilog RPPSOC-VGA-Colors.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Nov 08 16:15:07 2016


======================================================================
Compiling:  RPPSOC-VGA-Colors.v
Program  :   vpp
Options  :    -yv2 -q10 RPPSOC-VGA-Colors.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Nov 08 16:15:07 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xnor_v1_0\xnor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RPPSOC-VGA-Colors.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
RPPSOC-VGA-Colors.v (line 2705, col 52):  Note: Substituting module 'cmp_vv_vv' for '>='.
RPPSOC-VGA-Colors.v (line 2853, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
RPPSOC-VGA-Colors.v (line 2927, col 52):  Note: Substituting module 'cmp_vv_vv' for '<='.
RPPSOC-VGA-Colors.v (line 3756, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
RPPSOC-VGA-Colors.v (line 3901, col 51):  Note: Substituting module 'cmp_vv_vv' for '>='.
RPPSOC-VGA-Colors.v (line 3910, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
RPPSOC-VGA-Colors.v (line 3914, col 54):  Note: Substituting module 'cmp_vv_vv' for '>='.
RPPSOC-VGA-Colors.v (line 3918, col 53):  Note: Substituting module 'cmp_vv_vv' for '>='.
RPPSOC-VGA-Colors.v (line 3923, col 53):  Note: Substituting module 'cmp_vv_vv' for '<='.

vlogfe:  No errors.


======================================================================
Compiling:  RPPSOC-VGA-Colors.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-VGA-Colors.cydsn\RPPSOC-VGA-Colors.cyprj -dcpsoc3 -verilog RPPSOC-VGA-Colors.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Nov 08 16:15:07 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-VGA-Colors.cydsn\codegentemp\RPPSOC-VGA-Colors.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-VGA-Colors.cydsn\codegentemp\RPPSOC-VGA-Colors.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xnor_v1_0\xnor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  RPPSOC-VGA-Colors.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-VGA-Colors.cydsn\RPPSOC-VGA-Colors.cyprj -dcpsoc3 -verilog RPPSOC-VGA-Colors.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Nov 08 16:15:07 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-VGA-Colors.cydsn\codegentemp\RPPSOC-VGA-Colors.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-VGA-Colors.cydsn\codegentemp\RPPSOC-VGA-Colors.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xnor_v1_0\xnor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\VerticalCounter_1:MODULE_1:b_31\
	\VerticalCounter_1:MODULE_1:b_30\
	\VerticalCounter_1:MODULE_1:b_29\
	\VerticalCounter_1:MODULE_1:b_28\
	\VerticalCounter_1:MODULE_1:b_27\
	\VerticalCounter_1:MODULE_1:b_26\
	\VerticalCounter_1:MODULE_1:b_25\
	\VerticalCounter_1:MODULE_1:b_24\
	\VerticalCounter_1:MODULE_1:b_23\
	\VerticalCounter_1:MODULE_1:b_22\
	\VerticalCounter_1:MODULE_1:b_21\
	\VerticalCounter_1:MODULE_1:b_20\
	\VerticalCounter_1:MODULE_1:b_19\
	\VerticalCounter_1:MODULE_1:b_18\
	\VerticalCounter_1:MODULE_1:b_17\
	\VerticalCounter_1:MODULE_1:b_16\
	\VerticalCounter_1:MODULE_1:b_15\
	\VerticalCounter_1:MODULE_1:b_14\
	\VerticalCounter_1:MODULE_1:b_13\
	\VerticalCounter_1:MODULE_1:b_12\
	\VerticalCounter_1:MODULE_1:b_11\
	\VerticalCounter_1:MODULE_1:b_10\
	\VerticalCounter_1:MODULE_1:b_9\
	\VerticalCounter_1:MODULE_1:b_8\
	\VerticalCounter_1:MODULE_1:b_7\
	\VerticalCounter_1:MODULE_1:b_6\
	\VerticalCounter_1:MODULE_1:b_5\
	\VerticalCounter_1:MODULE_1:b_4\
	\VerticalCounter_1:MODULE_1:b_3\
	\VerticalCounter_1:MODULE_1:b_2\
	\VerticalCounter_1:MODULE_1:b_1\
	\VerticalCounter_1:MODULE_1:b_0\
	\VerticalCounter_1:MODULE_1:g2:a0:a_31\
	\VerticalCounter_1:MODULE_1:g2:a0:a_30\
	\VerticalCounter_1:MODULE_1:g2:a0:a_29\
	\VerticalCounter_1:MODULE_1:g2:a0:a_28\
	\VerticalCounter_1:MODULE_1:g2:a0:a_27\
	\VerticalCounter_1:MODULE_1:g2:a0:a_26\
	\VerticalCounter_1:MODULE_1:g2:a0:a_25\
	\VerticalCounter_1:MODULE_1:g2:a0:a_24\
	\VerticalCounter_1:MODULE_1:g2:a0:b_31\
	\VerticalCounter_1:MODULE_1:g2:a0:b_30\
	\VerticalCounter_1:MODULE_1:g2:a0:b_29\
	\VerticalCounter_1:MODULE_1:g2:a0:b_28\
	\VerticalCounter_1:MODULE_1:g2:a0:b_27\
	\VerticalCounter_1:MODULE_1:g2:a0:b_26\
	\VerticalCounter_1:MODULE_1:g2:a0:b_25\
	\VerticalCounter_1:MODULE_1:g2:a0:b_24\
	\VerticalCounter_1:MODULE_1:g2:a0:b_23\
	\VerticalCounter_1:MODULE_1:g2:a0:b_22\
	\VerticalCounter_1:MODULE_1:g2:a0:b_21\
	\VerticalCounter_1:MODULE_1:g2:a0:b_20\
	\VerticalCounter_1:MODULE_1:g2:a0:b_19\
	\VerticalCounter_1:MODULE_1:g2:a0:b_18\
	\VerticalCounter_1:MODULE_1:g2:a0:b_17\
	\VerticalCounter_1:MODULE_1:g2:a0:b_16\
	\VerticalCounter_1:MODULE_1:g2:a0:b_15\
	\VerticalCounter_1:MODULE_1:g2:a0:b_14\
	\VerticalCounter_1:MODULE_1:g2:a0:b_13\
	\VerticalCounter_1:MODULE_1:g2:a0:b_12\
	\VerticalCounter_1:MODULE_1:g2:a0:b_11\
	\VerticalCounter_1:MODULE_1:g2:a0:b_10\
	\VerticalCounter_1:MODULE_1:g2:a0:b_9\
	\VerticalCounter_1:MODULE_1:g2:a0:b_8\
	\VerticalCounter_1:MODULE_1:g2:a0:b_7\
	\VerticalCounter_1:MODULE_1:g2:a0:b_6\
	\VerticalCounter_1:MODULE_1:g2:a0:b_5\
	\VerticalCounter_1:MODULE_1:g2:a0:b_4\
	\VerticalCounter_1:MODULE_1:g2:a0:b_3\
	\VerticalCounter_1:MODULE_1:g2:a0:b_2\
	\VerticalCounter_1:MODULE_1:g2:a0:b_1\
	\VerticalCounter_1:MODULE_1:g2:a0:b_0\
	\VerticalCounter_1:MODULE_1:g2:a0:s_31\
	\VerticalCounter_1:MODULE_1:g2:a0:s_30\
	\VerticalCounter_1:MODULE_1:g2:a0:s_29\
	\VerticalCounter_1:MODULE_1:g2:a0:s_28\
	\VerticalCounter_1:MODULE_1:g2:a0:s_27\
	\VerticalCounter_1:MODULE_1:g2:a0:s_26\
	\VerticalCounter_1:MODULE_1:g2:a0:s_25\
	\VerticalCounter_1:MODULE_1:g2:a0:s_24\
	\VerticalCounter_1:MODULE_1:g2:a0:s_23\
	\VerticalCounter_1:MODULE_1:g2:a0:s_22\
	\VerticalCounter_1:MODULE_1:g2:a0:s_21\
	\VerticalCounter_1:MODULE_1:g2:a0:s_20\
	\VerticalCounter_1:MODULE_1:g2:a0:s_19\
	\VerticalCounter_1:MODULE_1:g2:a0:s_18\
	\VerticalCounter_1:MODULE_1:g2:a0:s_17\
	\VerticalCounter_1:MODULE_1:g2:a0:s_16\
	\VerticalCounter_1:MODULE_1:g2:a0:s_15\
	\VerticalCounter_1:MODULE_1:g2:a0:s_14\
	\VerticalCounter_1:MODULE_1:g2:a0:s_13\
	\VerticalCounter_1:MODULE_1:g2:a0:s_12\
	\VerticalCounter_1:MODULE_1:g2:a0:s_11\
	\VerticalCounter_1:MODULE_1:g2:a0:s_10\
	\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CharacterCounter:MODULE_2:b_31\
	\CharacterCounter:MODULE_2:b_30\
	\CharacterCounter:MODULE_2:b_29\
	\CharacterCounter:MODULE_2:b_28\
	\CharacterCounter:MODULE_2:b_27\
	\CharacterCounter:MODULE_2:b_26\
	\CharacterCounter:MODULE_2:b_25\
	\CharacterCounter:MODULE_2:b_24\
	\CharacterCounter:MODULE_2:b_23\
	\CharacterCounter:MODULE_2:b_22\
	\CharacterCounter:MODULE_2:b_21\
	\CharacterCounter:MODULE_2:b_20\
	\CharacterCounter:MODULE_2:b_19\
	\CharacterCounter:MODULE_2:b_18\
	\CharacterCounter:MODULE_2:b_17\
	\CharacterCounter:MODULE_2:b_16\
	\CharacterCounter:MODULE_2:b_15\
	\CharacterCounter:MODULE_2:b_14\
	\CharacterCounter:MODULE_2:b_13\
	\CharacterCounter:MODULE_2:b_12\
	\CharacterCounter:MODULE_2:b_11\
	\CharacterCounter:MODULE_2:b_10\
	\CharacterCounter:MODULE_2:b_9\
	\CharacterCounter:MODULE_2:b_8\
	\CharacterCounter:MODULE_2:b_7\
	\CharacterCounter:MODULE_2:b_6\
	\CharacterCounter:MODULE_2:b_5\
	\CharacterCounter:MODULE_2:b_4\
	\CharacterCounter:MODULE_2:b_3\
	\CharacterCounter:MODULE_2:b_2\
	\CharacterCounter:MODULE_2:b_1\
	\CharacterCounter:MODULE_2:b_0\
	\CharacterCounter:MODULE_2:g2:a0:a_31\
	\CharacterCounter:MODULE_2:g2:a0:a_30\
	\CharacterCounter:MODULE_2:g2:a0:a_29\
	\CharacterCounter:MODULE_2:g2:a0:a_28\
	\CharacterCounter:MODULE_2:g2:a0:a_27\
	\CharacterCounter:MODULE_2:g2:a0:a_26\
	\CharacterCounter:MODULE_2:g2:a0:a_25\
	\CharacterCounter:MODULE_2:g2:a0:a_24\
	\CharacterCounter:MODULE_2:g2:a0:b_31\
	\CharacterCounter:MODULE_2:g2:a0:b_30\
	\CharacterCounter:MODULE_2:g2:a0:b_29\
	\CharacterCounter:MODULE_2:g2:a0:b_28\
	\CharacterCounter:MODULE_2:g2:a0:b_27\
	\CharacterCounter:MODULE_2:g2:a0:b_26\
	\CharacterCounter:MODULE_2:g2:a0:b_25\
	\CharacterCounter:MODULE_2:g2:a0:b_24\
	\CharacterCounter:MODULE_2:g2:a0:b_23\
	\CharacterCounter:MODULE_2:g2:a0:b_22\
	\CharacterCounter:MODULE_2:g2:a0:b_21\
	\CharacterCounter:MODULE_2:g2:a0:b_20\
	\CharacterCounter:MODULE_2:g2:a0:b_19\
	\CharacterCounter:MODULE_2:g2:a0:b_18\
	\CharacterCounter:MODULE_2:g2:a0:b_17\
	\CharacterCounter:MODULE_2:g2:a0:b_16\
	\CharacterCounter:MODULE_2:g2:a0:b_15\
	\CharacterCounter:MODULE_2:g2:a0:b_14\
	\CharacterCounter:MODULE_2:g2:a0:b_13\
	\CharacterCounter:MODULE_2:g2:a0:b_12\
	\CharacterCounter:MODULE_2:g2:a0:b_11\
	\CharacterCounter:MODULE_2:g2:a0:b_10\
	\CharacterCounter:MODULE_2:g2:a0:b_9\
	\CharacterCounter:MODULE_2:g2:a0:b_8\
	\CharacterCounter:MODULE_2:g2:a0:b_7\
	\CharacterCounter:MODULE_2:g2:a0:b_6\
	\CharacterCounter:MODULE_2:g2:a0:b_5\
	\CharacterCounter:MODULE_2:g2:a0:b_4\
	\CharacterCounter:MODULE_2:g2:a0:b_3\
	\CharacterCounter:MODULE_2:g2:a0:b_2\
	\CharacterCounter:MODULE_2:g2:a0:b_1\
	\CharacterCounter:MODULE_2:g2:a0:b_0\
	\CharacterCounter:MODULE_2:g2:a0:s_31\
	\CharacterCounter:MODULE_2:g2:a0:s_30\
	\CharacterCounter:MODULE_2:g2:a0:s_29\
	\CharacterCounter:MODULE_2:g2:a0:s_28\
	\CharacterCounter:MODULE_2:g2:a0:s_27\
	\CharacterCounter:MODULE_2:g2:a0:s_26\
	\CharacterCounter:MODULE_2:g2:a0:s_25\
	\CharacterCounter:MODULE_2:g2:a0:s_24\
	\CharacterCounter:MODULE_2:g2:a0:s_23\
	\CharacterCounter:MODULE_2:g2:a0:s_22\
	\CharacterCounter:MODULE_2:g2:a0:s_21\
	\CharacterCounter:MODULE_2:g2:a0:s_20\
	\CharacterCounter:MODULE_2:g2:a0:s_19\
	\CharacterCounter:MODULE_2:g2:a0:s_18\
	\CharacterCounter:MODULE_2:g2:a0:s_17\
	\CharacterCounter:MODULE_2:g2:a0:s_16\
	\CharacterCounter:MODULE_2:g2:a0:s_15\
	\CharacterCounter:MODULE_2:g2:a0:s_14\
	\CharacterCounter:MODULE_2:g2:a0:s_13\
	\CharacterCounter:MODULE_2:g2:a0:s_12\
	\CharacterCounter:MODULE_2:g2:a0:s_11\
	\CharacterCounter:MODULE_2:g2:a0:s_10\
	\CharacterCounter:MODULE_2:g2:a0:s_9\
	\CharacterCounter:MODULE_2:g2:a0:s_8\
	\CharacterCounter:MODULE_2:g2:a0:s_7\
	\CharacterCounter:MODULE_2:g2:a0:s_6\
	\CharacterCounter:MODULE_2:g2:a0:s_5\
	\CharacterCounter:MODULE_2:g2:a0:s_4\
	\CharacterCounter:MODULE_2:g2:a0:s_3\
	\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\demux_1:tmp__demux_1_0_reg\
	Net_804
	\HorizontalCounter_1:MODULE_3:b_31\
	\HorizontalCounter_1:MODULE_3:b_30\
	\HorizontalCounter_1:MODULE_3:b_29\
	\HorizontalCounter_1:MODULE_3:b_28\
	\HorizontalCounter_1:MODULE_3:b_27\
	\HorizontalCounter_1:MODULE_3:b_26\
	\HorizontalCounter_1:MODULE_3:b_25\
	\HorizontalCounter_1:MODULE_3:b_24\
	\HorizontalCounter_1:MODULE_3:b_23\
	\HorizontalCounter_1:MODULE_3:b_22\
	\HorizontalCounter_1:MODULE_3:b_21\
	\HorizontalCounter_1:MODULE_3:b_20\
	\HorizontalCounter_1:MODULE_3:b_19\
	\HorizontalCounter_1:MODULE_3:b_18\
	\HorizontalCounter_1:MODULE_3:b_17\
	\HorizontalCounter_1:MODULE_3:b_16\
	\HorizontalCounter_1:MODULE_3:b_15\
	\HorizontalCounter_1:MODULE_3:b_14\
	\HorizontalCounter_1:MODULE_3:b_13\
	\HorizontalCounter_1:MODULE_3:b_12\
	\HorizontalCounter_1:MODULE_3:b_11\
	\HorizontalCounter_1:MODULE_3:b_10\
	\HorizontalCounter_1:MODULE_3:b_9\
	\HorizontalCounter_1:MODULE_3:b_8\
	\HorizontalCounter_1:MODULE_3:b_7\
	\HorizontalCounter_1:MODULE_3:b_6\
	\HorizontalCounter_1:MODULE_3:b_5\
	\HorizontalCounter_1:MODULE_3:b_4\
	\HorizontalCounter_1:MODULE_3:b_3\
	\HorizontalCounter_1:MODULE_3:b_2\
	\HorizontalCounter_1:MODULE_3:b_1\
	\HorizontalCounter_1:MODULE_3:b_0\
	\HorizontalCounter_1:MODULE_3:g2:a0:a_31\
	\HorizontalCounter_1:MODULE_3:g2:a0:a_30\
	\HorizontalCounter_1:MODULE_3:g2:a0:a_29\
	\HorizontalCounter_1:MODULE_3:g2:a0:a_28\
	\HorizontalCounter_1:MODULE_3:g2:a0:a_27\
	\HorizontalCounter_1:MODULE_3:g2:a0:a_26\
	\HorizontalCounter_1:MODULE_3:g2:a0:a_25\
	\HorizontalCounter_1:MODULE_3:g2:a0:a_24\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_31\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_30\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_29\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_28\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_27\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_26\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_25\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_24\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_23\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_22\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_21\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_20\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_19\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_18\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_17\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_16\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_15\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_14\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_13\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_12\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_11\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_10\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_9\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_8\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_7\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_6\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_5\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_4\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_3\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_2\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_1\
	\HorizontalCounter_1:MODULE_3:g2:a0:b_0\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_31\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_30\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_29\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_28\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_27\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_26\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_25\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_24\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_23\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_22\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_21\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_20\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_19\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_18\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_17\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_16\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_15\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_14\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_13\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_12\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_11\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_10\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_9\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_8\
	\HorizontalCounter_1:MODULE_3:g2:a0:s_7\
	\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\MODULE_4:g1:a0:gx:u0:xnor_array_9\
	\MODULE_4:g1:a0:gx:u0:aeqb_0\
	\MODULE_4:g1:a0:gx:u0:aeqb_1\
	\MODULE_4:g1:a0:gx:u0:eq_8\
	\MODULE_4:g1:a0:gx:u0:eq_9\
	\MODULE_4:g1:a0:gx:u0:eqi_1\
	\MODULE_4:g1:a0:gx:u0:aeqb_2\
	\MODULE_4:g1:a0:gx:u0:agbi_0\
	\MODULE_4:g1:a0:xeq\
	\MODULE_4:g1:a0:xneq\
	\MODULE_4:g1:a0:xlt\
	\MODULE_4:g1:a0:xlte\
	\MODULE_4:g1:a0:xgt\
	\MODULE_4:lt\
	\MODULE_4:eq\
	\MODULE_4:gt\
	\MODULE_4:lte\
	\MODULE_4:neq\
	\MODULE_5:g1:a0:gx:u0:albi_1\
	\MODULE_5:g1:a0:gx:u0:agbi_1\
	\MODULE_5:g1:a0:gx:u0:lt_0\
	\MODULE_5:g1:a0:gx:u0:gt_0\
	\MODULE_5:g1:a0:gx:u0:lt_1\
	\MODULE_5:g1:a0:gx:u0:gt_1\
	\MODULE_5:g1:a0:gx:u0:lt_2\
	\MODULE_5:g1:a0:gx:u0:gt_2\
	\MODULE_5:g1:a0:gx:u0:lti_0\
	\MODULE_5:g1:a0:gx:u0:gti_0\
	\MODULE_5:g1:a0:gx:u0:albi_0\
	\MODULE_5:g1:a0:gx:u0:agbi_0\
	\MODULE_5:g1:a0:xneq\
	\MODULE_5:g1:a0:xlt\
	\MODULE_5:g1:a0:xlte\
	\MODULE_5:g1:a0:xgt\
	\MODULE_5:g1:a0:xgte\
	\MODULE_5:lt\
	\MODULE_5:gt\
	\MODULE_5:gte\
	\MODULE_5:lte\
	\MODULE_5:neq\
	\MODULE_6:g1:a0:gx:u0:xnor_array_9\
	\MODULE_6:g1:a0:gx:u0:aeqb_0\
	\MODULE_6:g1:a0:gx:u0:aeqb_1\
	\MODULE_6:g1:a0:gx:u0:eq_8\
	\MODULE_6:g1:a0:gx:u0:eq_9\
	\MODULE_6:g1:a0:gx:u0:eqi_1\
	\MODULE_6:g1:a0:gx:u0:aeqb_2\
	\MODULE_6:g1:a0:gx:u0:albi_0\
	\MODULE_6:g1:a0:xeq\
	\MODULE_6:g1:a0:xneq\
	\MODULE_6:g1:a0:xlt\
	\MODULE_6:g1:a0:xgt\
	\MODULE_6:g1:a0:xgte\
	\MODULE_6:lt\
	\MODULE_6:eq\
	\MODULE_6:gt\
	\MODULE_6:gte\
	\MODULE_6:neq\
	\MODULE_7:g1:a0:gx:u0:albi_4\
	\MODULE_7:g1:a0:gx:u0:agbi_4\
	\MODULE_7:g1:a0:gx:u0:albi_3\
	\MODULE_7:g1:a0:gx:u0:agbi_3\
	\MODULE_7:g1:a0:gx:u0:albi_2\
	\MODULE_7:g1:a0:gx:u0:agbi_2\
	\MODULE_7:g1:a0:gx:u0:albi_1\
	\MODULE_7:g1:a0:gx:u0:agbi_1\
	\MODULE_7:g1:a0:gx:u0:albi_0\
	\MODULE_7:g1:a0:gx:u0:agbi_0\
	\MODULE_7:g1:a0:xneq\
	\MODULE_7:g1:a0:xlt\
	\MODULE_7:g1:a0:xlte\
	\MODULE_7:g1:a0:xgt\
	\MODULE_7:g1:a0:xgte\
	\MODULE_7:lt\
	\MODULE_7:gt\
	\MODULE_7:gte\
	\MODULE_7:lte\
	\MODULE_7:neq\
	\MODULE_8:g1:a0:gx:u0:xnor_array_9\
	\MODULE_8:g1:a0:gx:u0:aeqb_0\
	\MODULE_8:g1:a0:gx:u0:aeqb_1\
	\MODULE_8:g1:a0:gx:u0:eq_8\
	\MODULE_8:g1:a0:gx:u0:eq_9\
	\MODULE_8:g1:a0:gx:u0:eqi_1\
	\MODULE_8:g1:a0:gx:u0:aeqb_2\
	\MODULE_8:g1:a0:gx:u0:agbi_0\
	\MODULE_8:g1:a0:xeq\
	\MODULE_8:g1:a0:xneq\
	\MODULE_8:g1:a0:xlt\
	\MODULE_8:g1:a0:xlte\
	\MODULE_8:g1:a0:xgt\
	\MODULE_8:lt\
	\MODULE_8:eq\
	\MODULE_8:gt\
	\MODULE_8:lte\
	\MODULE_8:neq\
	\MODULE_9:g1:a0:gx:u0:albi_3\
	\MODULE_9:g1:a0:gx:u0:agbi_3\
	\MODULE_9:g1:a0:gx:u0:lt_6\
	\MODULE_9:g1:a0:gx:u0:gt_6\
	\MODULE_9:g1:a0:gx:u0:lti_2\
	\MODULE_9:g1:a0:gx:u0:gti_2\
	\MODULE_9:g1:a0:gx:u0:albi_2\
	\MODULE_9:g1:a0:gx:u0:agbi_2\
	\MODULE_9:g1:a0:gx:u0:albi_1\
	\MODULE_9:g1:a0:gx:u0:agbi_1\
	\MODULE_9:g1:a0:gx:u0:albi_0\
	\MODULE_9:g1:a0:gx:u0:agbi_0\
	\MODULE_9:g1:a0:xneq\
	\MODULE_9:g1:a0:xlt\
	\MODULE_9:g1:a0:xlte\
	\MODULE_9:g1:a0:xgt\
	\MODULE_9:g1:a0:xgte\
	\MODULE_9:lt\
	\MODULE_9:gt\
	\MODULE_9:gte\
	\MODULE_9:lte\
	\MODULE_9:neq\
	\MODULE_10:g1:a0:gx:u0:xnor_array_6\
	\MODULE_10:g1:a0:gx:u0:xnor_array_3\
	\MODULE_10:g1:a0:gx:u0:xnor_array_0\
	\MODULE_10:g1:a0:gx:u0:aeqb_0\
	\MODULE_10:g1:a0:gx:u0:eq_0\
	\MODULE_10:g1:a0:gx:u0:eq_1\
	\MODULE_10:g1:a0:gx:u0:eq_2\
	\MODULE_10:g1:a0:gx:u0:eq_3\
	\MODULE_10:g1:a0:gx:u0:eq_4\
	\MODULE_10:g1:a0:gx:u0:eq_5\
	\MODULE_10:g1:a0:gx:u0:eq_6\
	\MODULE_10:g1:a0:gx:u0:eqi_0\
	\MODULE_10:g1:a0:gx:u0:aeqb_1\
	\MODULE_10:g1:a0:gx:u0:agbi_0\
	\MODULE_10:g1:a0:xeq\
	\MODULE_10:g1:a0:xneq\
	\MODULE_10:g1:a0:xlt\
	\MODULE_10:g1:a0:xlte\
	\MODULE_10:g1:a0:xgt\
	\MODULE_10:lt\
	\MODULE_10:eq\
	\MODULE_10:gt\
	\MODULE_10:lte\
	\MODULE_10:neq\
	\MODULE_11:g1:a0:gx:u0:xnor_array_6\
	\MODULE_11:g1:a0:gx:u0:xnor_array_3\
	\MODULE_11:g1:a0:gx:u0:xnor_array_0\
	\MODULE_11:g1:a0:gx:u0:aeqb_0\
	\MODULE_11:g1:a0:gx:u0:eq_0\
	\MODULE_11:g1:a0:gx:u0:eq_1\
	\MODULE_11:g1:a0:gx:u0:eq_2\
	\MODULE_11:g1:a0:gx:u0:eq_3\
	\MODULE_11:g1:a0:gx:u0:eq_4\
	\MODULE_11:g1:a0:gx:u0:eq_5\
	\MODULE_11:g1:a0:gx:u0:eq_6\
	\MODULE_11:g1:a0:gx:u0:eqi_0\
	\MODULE_11:g1:a0:gx:u0:aeqb_1\
	\MODULE_11:g1:a0:gx:u0:agbi_0\
	\MODULE_11:g1:a0:xeq\
	\MODULE_11:g1:a0:xneq\
	\MODULE_11:g1:a0:xlt\
	\MODULE_11:g1:a0:xlte\
	\MODULE_11:g1:a0:xgt\
	\MODULE_11:lt\
	\MODULE_11:eq\
	\MODULE_11:gt\
	\MODULE_11:lte\
	\MODULE_11:neq\
	\MODULE_12:g1:a0:gx:u0:xnor_array_6\
	\MODULE_12:g1:a0:gx:u0:xnor_array_3\
	\MODULE_12:g1:a0:gx:u0:xnor_array_0\
	\MODULE_12:g1:a0:gx:u0:aeqb_0\
	\MODULE_12:g1:a0:gx:u0:eq_0\
	\MODULE_12:g1:a0:gx:u0:eq_1\
	\MODULE_12:g1:a0:gx:u0:eq_2\
	\MODULE_12:g1:a0:gx:u0:eq_3\
	\MODULE_12:g1:a0:gx:u0:eq_4\
	\MODULE_12:g1:a0:gx:u0:eq_5\
	\MODULE_12:g1:a0:gx:u0:eq_6\
	\MODULE_12:g1:a0:gx:u0:eqi_0\
	\MODULE_12:g1:a0:gx:u0:aeqb_1\
	\MODULE_12:g1:a0:gx:u0:albi_0\
	\MODULE_12:g1:a0:xeq\
	\MODULE_12:g1:a0:xneq\
	\MODULE_12:g1:a0:xlt\
	\MODULE_12:g1:a0:xgt\
	\MODULE_12:g1:a0:xgte\
	\MODULE_12:lt\
	\MODULE_12:eq\
	\MODULE_12:gt\
	\MODULE_12:gte\
	\MODULE_12:neq\

    Synthesized names
	\VerticalCounter_1:add_vi_vv_MODGEN_1_31\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_30\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_29\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_28\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_27\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_26\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_25\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_24\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_23\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_22\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_21\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_20\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_19\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_18\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_17\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_16\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_15\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_14\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_13\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_12\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_11\
	\VerticalCounter_1:add_vi_vv_MODGEN_1_10\
	\CharacterCounter:add_vi_vv_MODGEN_5_31\
	\CharacterCounter:add_vi_vv_MODGEN_5_30\
	\CharacterCounter:add_vi_vv_MODGEN_5_29\
	\CharacterCounter:add_vi_vv_MODGEN_5_28\
	\CharacterCounter:add_vi_vv_MODGEN_5_27\
	\CharacterCounter:add_vi_vv_MODGEN_5_26\
	\CharacterCounter:add_vi_vv_MODGEN_5_25\
	\CharacterCounter:add_vi_vv_MODGEN_5_24\
	\CharacterCounter:add_vi_vv_MODGEN_5_23\
	\CharacterCounter:add_vi_vv_MODGEN_5_22\
	\CharacterCounter:add_vi_vv_MODGEN_5_21\
	\CharacterCounter:add_vi_vv_MODGEN_5_20\
	\CharacterCounter:add_vi_vv_MODGEN_5_19\
	\CharacterCounter:add_vi_vv_MODGEN_5_18\
	\CharacterCounter:add_vi_vv_MODGEN_5_17\
	\CharacterCounter:add_vi_vv_MODGEN_5_16\
	\CharacterCounter:add_vi_vv_MODGEN_5_15\
	\CharacterCounter:add_vi_vv_MODGEN_5_14\
	\CharacterCounter:add_vi_vv_MODGEN_5_13\
	\CharacterCounter:add_vi_vv_MODGEN_5_12\
	\CharacterCounter:add_vi_vv_MODGEN_5_11\
	\CharacterCounter:add_vi_vv_MODGEN_5_10\
	\CharacterCounter:add_vi_vv_MODGEN_5_9\
	\CharacterCounter:add_vi_vv_MODGEN_5_8\
	\CharacterCounter:add_vi_vv_MODGEN_5_7\
	\CharacterCounter:add_vi_vv_MODGEN_5_6\
	\CharacterCounter:add_vi_vv_MODGEN_5_5\
	\CharacterCounter:add_vi_vv_MODGEN_5_4\
	\CharacterCounter:add_vi_vv_MODGEN_5_3\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_31\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_30\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_29\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_28\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_27\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_26\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_25\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_24\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_23\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_22\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_21\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_20\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_19\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_18\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_17\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_16\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_15\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_14\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_13\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_12\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_11\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_10\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_9\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_8\
	\HorizontalCounter_1:add_vi_vv_MODGEN_8_7\

Deleted 505 User equations/components.
Deleted 76 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_18_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__COMP_SYNC_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_16_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_238 to zero
Aliasing tmpOE__BLANK_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_760 to zero
Aliasing tmpOE__GRN_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__HSYNC_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__VSYNC_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__BLUE_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RED_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_4_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_235 to zero
Aliasing tmpOE__P3_6_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_243 to zero
Aliasing tmpOE__P3_8_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_242 to zero
Aliasing tmpOE__P3_10_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_241 to zero
Aliasing tmpOE__P3_12_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_240 to zero
Aliasing tmpOE__P3_14_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_239 to zero
Aliasing tmpOE__P4_3_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_99 to zero
Aliasing tmpOE__P4_5_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_100 to zero
Aliasing tmpOE__P4_7_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_101 to zero
Aliasing tmpOE__P4_9_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_102 to zero
Aliasing tmpOE__P4_11_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_103 to zero
Aliasing tmpOE__P4_13_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_104 to zero
Aliasing tmpOE__P4_15_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_105 to zero
Aliasing tmpOE__P4_4_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_135 to zero
Aliasing tmpOE__P4_6_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_136 to zero
Aliasing tmpOE__P4_8_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_134 to zero
Aliasing tmpOE__P4_10_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_133 to zero
Aliasing tmpOE__P4_12_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_132 to zero
Aliasing tmpOE__P4_14_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_131 to zero
Aliasing tmpOE__P4_16_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_130 to zero
Aliasing tmpOE__P4_18_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_129 to zero
Aliasing tmpOE__P4_17_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_137 to zero
Aliasing Net_791_9 to tmpOE__LED5_4_net_0
Aliasing Net_791_8 to zero
Aliasing Net_791_7 to zero
Aliasing Net_791_6 to zero
Aliasing Net_791_5 to zero
Aliasing Net_791_4 to zero
Aliasing Net_791_3 to tmpOE__LED5_4_net_0
Aliasing Net_791_2 to tmpOE__LED5_4_net_0
Aliasing Net_791_1 to zero
Aliasing Net_791_0 to tmpOE__LED5_4_net_0
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_17_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_27_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_657_2 to tmpOE__LED5_4_net_0
Aliasing Net_657_1 to tmpOE__LED5_4_net_0
Aliasing Net_657_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_22_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_23_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_24_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_795_9 to zero
Aliasing Net_795_8 to tmpOE__LED5_4_net_0
Aliasing Net_795_7 to tmpOE__LED5_4_net_0
Aliasing Net_795_6 to tmpOE__LED5_4_net_0
Aliasing Net_795_5 to tmpOE__LED5_4_net_0
Aliasing Net_795_4 to zero
Aliasing Net_795_3 to tmpOE__LED5_4_net_0
Aliasing Net_795_2 to tmpOE__LED5_4_net_0
Aliasing Net_795_1 to zero
Aliasing Net_795_0 to zero
Aliasing tmpOE__RP_GPIO_25_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_5_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_444 to zero
Aliasing Net_442 to tmpOE__LED5_4_net_0
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_23\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_22\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_21\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_20\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_19\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_18\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_17\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_16\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_15\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_14\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_13\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_12\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_11\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_10\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_9\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_8\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_7\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_6\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_5\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_4\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:a_3\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_6_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_12_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_793_9 to zero
Aliasing Net_793_8 to tmpOE__LED5_4_net_0
Aliasing Net_793_7 to tmpOE__LED5_4_net_0
Aliasing Net_793_6 to tmpOE__LED5_4_net_0
Aliasing Net_793_5 to tmpOE__LED5_4_net_0
Aliasing Net_793_4 to zero
Aliasing Net_793_3 to tmpOE__LED5_4_net_0
Aliasing Net_793_2 to zero
Aliasing Net_793_1 to tmpOE__LED5_4_net_0
Aliasing Net_793_0 to zero
Aliasing tmpOE__RP_GPIO_13_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_19_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_16_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_26_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_20_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_21_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_790_9 to zero
Aliasing Net_790_8 to tmpOE__LED5_4_net_0
Aliasing Net_790_7 to tmpOE__LED5_4_net_0
Aliasing Net_790_6 to tmpOE__LED5_4_net_0
Aliasing Net_790_5 to tmpOE__LED5_4_net_0
Aliasing Net_790_4 to zero
Aliasing Net_790_3 to zero
Aliasing Net_790_2 to zero
Aliasing Net_790_1 to zero
Aliasing Net_790_0 to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_23\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_22\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_21\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_20\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_19\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_18\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_17\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_16\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_15\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_14\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_13\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_12\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_11\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_10\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_9\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_8\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:a_7\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED5_4_net_0
Aliasing Net_770_6 to tmpOE__LED5_4_net_0
Aliasing Net_770_5 to tmpOE__LED5_4_net_0
Aliasing Net_770_4 to zero
Aliasing Net_770_3 to zero
Aliasing Net_770_2 to tmpOE__LED5_4_net_0
Aliasing Net_770_1 to zero
Aliasing Net_770_0 to zero
Aliasing Net_772_6 to tmpOE__LED5_4_net_0
Aliasing Net_772_5 to zero
Aliasing Net_772_4 to tmpOE__LED5_4_net_0
Aliasing Net_772_3 to zero
Aliasing Net_772_2 to zero
Aliasing Net_772_1 to zero
Aliasing Net_772_0 to zero
Aliasing Net_774_6 to tmpOE__LED5_4_net_0
Aliasing Net_774_5 to zero
Aliasing Net_774_4 to tmpOE__LED5_4_net_0
Aliasing Net_774_3 to zero
Aliasing Net_774_2 to zero
Aliasing Net_774_1 to tmpOE__LED5_4_net_0
Aliasing Net_774_0 to zero
Aliasing Net_776_6 to tmpOE__LED5_4_net_0
Aliasing Net_776_5 to zero
Aliasing Net_776_4 to tmpOE__LED5_4_net_0
Aliasing Net_776_3 to tmpOE__LED5_4_net_0
Aliasing Net_776_2 to zero
Aliasing Net_776_1 to tmpOE__LED5_4_net_0
Aliasing Net_776_0 to zero
Aliasing MODIN4_9 to \VerticalCounter_1:MODIN1_9\
Aliasing MODIN4_8 to \VerticalCounter_1:MODIN1_8\
Aliasing MODIN4_7 to \VerticalCounter_1:MODIN1_7\
Aliasing MODIN4_6 to \VerticalCounter_1:MODIN1_6\
Aliasing MODIN4_5 to \VerticalCounter_1:MODIN1_5\
Aliasing MODIN4_4 to \VerticalCounter_1:MODIN1_4\
Aliasing MODIN4_3 to \VerticalCounter_1:MODIN1_3\
Aliasing MODIN4_2 to \VerticalCounter_1:MODIN1_2\
Aliasing MODIN4_1 to \VerticalCounter_1:MODIN1_1\
Aliasing MODIN4_0 to \VerticalCounter_1:MODIN1_0\
Aliasing \MODULE_4:g1:a0:gx:u0:albi_4\ to zero
Aliasing \MODULE_4:g1:a0:gx:u0:agbi_4\ to zero
Aliasing MODIN6_2 to \CharacterCounter:MODIN2_2\
Aliasing MODIN6_1 to \CharacterCounter:MODIN2_1\
Aliasing MODIN6_0 to \CharacterCounter:MODIN2_0\
Aliasing \MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED5_4_net_0
Aliasing MODIN8_9 to \VerticalCounter_1:MODIN1_9\
Aliasing MODIN8_8 to \VerticalCounter_1:MODIN1_8\
Aliasing MODIN8_7 to \VerticalCounter_1:MODIN1_7\
Aliasing MODIN8_6 to \VerticalCounter_1:MODIN1_6\
Aliasing MODIN8_5 to \VerticalCounter_1:MODIN1_5\
Aliasing MODIN8_4 to \VerticalCounter_1:MODIN1_4\
Aliasing MODIN8_3 to \VerticalCounter_1:MODIN1_3\
Aliasing MODIN8_2 to \VerticalCounter_1:MODIN1_2\
Aliasing MODIN8_1 to \VerticalCounter_1:MODIN1_1\
Aliasing MODIN8_0 to \VerticalCounter_1:MODIN1_0\
Aliasing \MODULE_6:g1:a0:gx:u0:albi_4\ to zero
Aliasing \MODULE_6:g1:a0:gx:u0:agbi_4\ to zero
Aliasing MODIN10_9 to \VerticalCounter_1:MODIN1_9\
Aliasing MODIN10_8 to \VerticalCounter_1:MODIN1_8\
Aliasing MODIN10_7 to \VerticalCounter_1:MODIN1_7\
Aliasing MODIN10_6 to \VerticalCounter_1:MODIN1_6\
Aliasing MODIN10_5 to \VerticalCounter_1:MODIN1_5\
Aliasing MODIN10_4 to \VerticalCounter_1:MODIN1_4\
Aliasing MODIN10_3 to \VerticalCounter_1:MODIN1_3\
Aliasing MODIN10_2 to \VerticalCounter_1:MODIN1_2\
Aliasing MODIN10_1 to \VerticalCounter_1:MODIN1_1\
Aliasing MODIN10_0 to \VerticalCounter_1:MODIN1_0\
Aliasing \MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED5_4_net_0
Aliasing MODIN12_9 to \VerticalCounter_1:MODIN1_9\
Aliasing MODIN12_8 to \VerticalCounter_1:MODIN1_8\
Aliasing MODIN12_7 to \VerticalCounter_1:MODIN1_7\
Aliasing MODIN12_6 to \VerticalCounter_1:MODIN1_6\
Aliasing MODIN12_5 to \VerticalCounter_1:MODIN1_5\
Aliasing MODIN12_4 to \VerticalCounter_1:MODIN1_4\
Aliasing MODIN12_3 to \VerticalCounter_1:MODIN1_3\
Aliasing MODIN12_2 to \VerticalCounter_1:MODIN1_2\
Aliasing MODIN12_1 to \VerticalCounter_1:MODIN1_1\
Aliasing MODIN12_0 to \VerticalCounter_1:MODIN1_0\
Aliasing \MODULE_8:g1:a0:gx:u0:albi_4\ to zero
Aliasing \MODULE_8:g1:a0:gx:u0:agbi_4\ to zero
Aliasing MODIN14_6 to \HorizontalCounter_1:MODIN3_6\
Aliasing MODIN14_5 to \HorizontalCounter_1:MODIN3_5\
Aliasing MODIN14_4 to \HorizontalCounter_1:MODIN3_4\
Aliasing MODIN14_3 to \HorizontalCounter_1:MODIN3_3\
Aliasing MODIN14_2 to \HorizontalCounter_1:MODIN3_2\
Aliasing MODIN14_1 to \HorizontalCounter_1:MODIN3_1\
Aliasing MODIN14_0 to \HorizontalCounter_1:MODIN3_0\
Aliasing \MODULE_9:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED5_4_net_0
Aliasing MODIN16_6 to \HorizontalCounter_1:MODIN3_6\
Aliasing MODIN16_5 to \HorizontalCounter_1:MODIN3_5\
Aliasing MODIN16_4 to \HorizontalCounter_1:MODIN3_4\
Aliasing MODIN16_3 to \HorizontalCounter_1:MODIN3_3\
Aliasing MODIN16_2 to \HorizontalCounter_1:MODIN3_2\
Aliasing MODIN16_1 to \HorizontalCounter_1:MODIN3_1\
Aliasing MODIN16_0 to \HorizontalCounter_1:MODIN3_0\
Aliasing \MODULE_10:g1:a0:gx:u0:albi_3\ to zero
Aliasing \MODULE_10:g1:a0:gx:u0:agbi_3\ to zero
Aliasing MODIN18_6 to \HorizontalCounter_1:MODIN3_6\
Aliasing MODIN18_5 to \HorizontalCounter_1:MODIN3_5\
Aliasing MODIN18_4 to \HorizontalCounter_1:MODIN3_4\
Aliasing MODIN18_3 to \HorizontalCounter_1:MODIN3_3\
Aliasing MODIN18_2 to \HorizontalCounter_1:MODIN3_2\
Aliasing MODIN18_1 to \HorizontalCounter_1:MODIN3_1\
Aliasing MODIN18_0 to \HorizontalCounter_1:MODIN3_0\
Aliasing \MODULE_11:g1:a0:gx:u0:albi_3\ to zero
Aliasing \MODULE_11:g1:a0:gx:u0:agbi_3\ to zero
Aliasing MODIN20_6 to \HorizontalCounter_1:MODIN3_6\
Aliasing MODIN20_5 to \HorizontalCounter_1:MODIN3_5\
Aliasing MODIN20_4 to \HorizontalCounter_1:MODIN3_4\
Aliasing MODIN20_3 to \HorizontalCounter_1:MODIN3_3\
Aliasing MODIN20_2 to \HorizontalCounter_1:MODIN3_2\
Aliasing MODIN20_1 to \HorizontalCounter_1:MODIN3_1\
Aliasing MODIN20_0 to \HorizontalCounter_1:MODIN3_0\
Aliasing \MODULE_12:g1:a0:gx:u0:albi_3\ to zero
Aliasing \MODULE_12:g1:a0:gx:u0:agbi_3\ to zero
Removing Lhs of wire one[7] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_18_net_0[10] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__COMP_SYNC_net_0[16] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire Net_765[17] = cydff_4[816]
Removing Lhs of wire tmpOE__P3_16_net_0[23] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_238[24] = zero[6]
Removing Lhs of wire tmpOE__BLANK_net_0[30] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_760[31] = zero[6]
Removing Lhs of wire tmpOE__GRN_net_0[37] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire Net_755[38] = cydff_2[815]
Removing Lhs of wire tmpOE__HSYNC_net_0[44] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__VSYNC_net_0[51] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__BLUE_net_0[58] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire Net_758[59] = cydff_3[800]
Removing Lhs of wire tmpOE__RED_net_0[65] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire Net_749[66] = cydff_1[814]
Removing Lhs of wire tmpOE__P3_4_net_0[72] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_235[73] = zero[6]
Removing Lhs of wire tmpOE__P3_6_net_0[79] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_243[80] = zero[6]
Removing Lhs of wire tmpOE__P3_8_net_0[86] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_242[87] = zero[6]
Removing Lhs of wire tmpOE__P3_10_net_0[93] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_241[94] = zero[6]
Removing Lhs of wire tmpOE__P3_12_net_0[100] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_240[101] = zero[6]
Removing Lhs of wire tmpOE__P3_14_net_0[107] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_239[108] = zero[6]
Removing Lhs of wire tmpOE__P4_3_net_0[114] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_99[115] = zero[6]
Removing Lhs of wire tmpOE__P4_5_net_0[121] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_100[122] = zero[6]
Removing Lhs of wire tmpOE__P4_7_net_0[128] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_101[129] = zero[6]
Removing Lhs of wire tmpOE__P4_9_net_0[135] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_102[136] = zero[6]
Removing Lhs of wire tmpOE__P4_11_net_0[142] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_103[143] = zero[6]
Removing Lhs of wire tmpOE__P4_13_net_0[149] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_104[150] = zero[6]
Removing Lhs of wire tmpOE__P4_15_net_0[156] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_105[157] = zero[6]
Removing Lhs of wire tmpOE__P4_4_net_0[163] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_135[164] = zero[6]
Removing Lhs of wire tmpOE__P4_6_net_0[170] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_136[171] = zero[6]
Removing Lhs of wire tmpOE__P4_8_net_0[177] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_134[178] = zero[6]
Removing Lhs of wire tmpOE__P4_10_net_0[184] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_133[185] = zero[6]
Removing Lhs of wire tmpOE__P4_12_net_0[191] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_132[192] = zero[6]
Removing Lhs of wire tmpOE__P4_14_net_0[198] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_131[199] = zero[6]
Removing Lhs of wire tmpOE__P4_16_net_0[205] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_130[206] = zero[6]
Removing Lhs of wire tmpOE__P4_18_net_0[212] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_129[213] = zero[6]
Removing Lhs of wire tmpOE__P4_17_net_0[219] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_137[220] = zero[6]
Removing Lhs of wire Net_791_9[225] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_791_8[226] = zero[6]
Removing Lhs of wire Net_791_7[227] = zero[6]
Removing Lhs of wire Net_791_6[228] = zero[6]
Removing Lhs of wire Net_791_5[229] = zero[6]
Removing Lhs of wire Net_791_4[230] = zero[6]
Removing Lhs of wire Net_791_3[231] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_791_2[232] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_791_1[233] = zero[6]
Removing Lhs of wire Net_791_0[234] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire Net_788[237] = cmp_vv_vv_MODGEN_6[795]
Removing Rhs of wire Net_788[237] = \MODULE_7:g1:a0:xeq\[1597]
Removing Rhs of wire Net_788[237] = \MODULE_7:g1:a0:gx:u0:aeqb_2\[1550]
Removing Rhs of wire lineClear[238] = cmp_vv_vv_MODGEN_9[1029]
Removing Rhs of wire lineClear[238] = \MODULE_9:g1:a0:xeq\[1876]
Removing Rhs of wire lineClear[238] = \MODULE_9:g1:a0:gx:u0:aeqb_1\[1843]
Removing Lhs of wire \VerticalCounter_1:add_vi_vv_MODGEN_1_9\[239] = \VerticalCounter_1:MODULE_1:g2:a0:s_9\[408]
Removing Lhs of wire \VerticalCounter_1:add_vi_vv_MODGEN_1_8\[241] = \VerticalCounter_1:MODULE_1:g2:a0:s_8\[409]
Removing Lhs of wire \VerticalCounter_1:add_vi_vv_MODGEN_1_7\[243] = \VerticalCounter_1:MODULE_1:g2:a0:s_7\[410]
Removing Lhs of wire \VerticalCounter_1:add_vi_vv_MODGEN_1_6\[245] = \VerticalCounter_1:MODULE_1:g2:a0:s_6\[411]
Removing Lhs of wire \VerticalCounter_1:add_vi_vv_MODGEN_1_5\[247] = \VerticalCounter_1:MODULE_1:g2:a0:s_5\[412]
Removing Lhs of wire \VerticalCounter_1:add_vi_vv_MODGEN_1_4\[249] = \VerticalCounter_1:MODULE_1:g2:a0:s_4\[413]
Removing Lhs of wire \VerticalCounter_1:add_vi_vv_MODGEN_1_3\[251] = \VerticalCounter_1:MODULE_1:g2:a0:s_3\[414]
Removing Lhs of wire \VerticalCounter_1:add_vi_vv_MODGEN_1_2\[253] = \VerticalCounter_1:MODULE_1:g2:a0:s_2\[415]
Removing Lhs of wire \VerticalCounter_1:add_vi_vv_MODGEN_1_1\[255] = \VerticalCounter_1:MODULE_1:g2:a0:s_1\[416]
Removing Lhs of wire \VerticalCounter_1:add_vi_vv_MODGEN_1_0\[257] = \VerticalCounter_1:MODULE_1:g2:a0:s_0\[417]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_23\[298] = zero[6]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_22\[299] = zero[6]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_21\[300] = zero[6]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_20\[301] = zero[6]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_19\[302] = zero[6]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_18\[303] = zero[6]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_17\[304] = zero[6]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_16\[305] = zero[6]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_15\[306] = zero[6]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_14\[307] = zero[6]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_13\[308] = zero[6]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_12\[309] = zero[6]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_11\[310] = zero[6]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_10\[311] = zero[6]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_9\[312] = \VerticalCounter_1:MODIN1_9\[313]
Removing Lhs of wire \VerticalCounter_1:MODIN1_9\[313] = Net_787_9[236]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_8\[314] = \VerticalCounter_1:MODIN1_8\[315]
Removing Lhs of wire \VerticalCounter_1:MODIN1_8\[315] = Net_787_8[240]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_7\[316] = \VerticalCounter_1:MODIN1_7\[317]
Removing Lhs of wire \VerticalCounter_1:MODIN1_7\[317] = Net_787_7[242]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_6\[318] = \VerticalCounter_1:MODIN1_6\[319]
Removing Lhs of wire \VerticalCounter_1:MODIN1_6\[319] = Net_787_6[244]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_5\[320] = \VerticalCounter_1:MODIN1_5\[321]
Removing Lhs of wire \VerticalCounter_1:MODIN1_5\[321] = Net_787_5[246]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_4\[322] = \VerticalCounter_1:MODIN1_4\[323]
Removing Lhs of wire \VerticalCounter_1:MODIN1_4\[323] = Net_787_4[248]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_3\[324] = \VerticalCounter_1:MODIN1_3\[325]
Removing Lhs of wire \VerticalCounter_1:MODIN1_3\[325] = Net_787_3[250]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_2\[326] = \VerticalCounter_1:MODIN1_2\[327]
Removing Lhs of wire \VerticalCounter_1:MODIN1_2\[327] = Net_787_2[252]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_1\[328] = \VerticalCounter_1:MODIN1_1\[329]
Removing Lhs of wire \VerticalCounter_1:MODIN1_1\[329] = Net_787_1[254]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:a_0\[330] = \VerticalCounter_1:MODIN1_0\[331]
Removing Lhs of wire \VerticalCounter_1:MODIN1_0\[331] = Net_787_0[256]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[455] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[456] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_17_net_0[458] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire Net_792[463] = cmp_vv_vv_MODGEN_2[464]
Removing Rhs of wire Net_792[463] = \MODULE_4:g1:a0:xgte\[1220]
Removing Lhs of wire tmpOE__RP_GPIO_27_net_0[466] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_657_2[471] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_657_1[472] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_657_0[473] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_22_net_0[475] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire CharClk[480] = cmp_vv_vv_MODGEN_3[481]
Removing Rhs of wire CharClk[480] = \MODULE_5:g1:a0:xeq\[1271]
Removing Rhs of wire CharClk[480] = \MODULE_5:g1:a0:gx:u0:aeqb_1\[1258]
Removing Lhs of wire tmpOE__RP_GPIO_23_net_0[483] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire Net_794[488] = cmp_vv_vv_MODGEN_4[489]
Removing Rhs of wire Net_794[488] = \MODULE_6:g1:a0:xlte\[1437]
Removing Lhs of wire tmpOE__RP_GPIO_24_net_0[491] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_795_9[496] = zero[6]
Removing Lhs of wire Net_795_8[497] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_795_7[498] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_795_6[499] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_795_5[500] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_795_4[501] = zero[6]
Removing Lhs of wire Net_795_3[502] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_795_2[503] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_795_1[504] = zero[6]
Removing Lhs of wire Net_795_0[505] = zero[6]
Removing Lhs of wire tmpOE__RP_GPIO_25_net_0[507] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_5_net_0[513] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_444[519] = zero[6]
Removing Lhs of wire Net_442[520] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \CharacterCounter:add_vi_vv_MODGEN_5_2\[521] = \CharacterCounter:MODULE_2:g2:a0:s_2\[683]
Removing Lhs of wire \CharacterCounter:add_vi_vv_MODGEN_5_1\[523] = \CharacterCounter:MODULE_2:g2:a0:s_1\[684]
Removing Lhs of wire \CharacterCounter:add_vi_vv_MODGEN_5_0\[525] = \CharacterCounter:MODULE_2:g2:a0:s_0\[685]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_23\[566] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_22\[567] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_21\[568] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_20\[569] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_19\[570] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_18\[571] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_17\[572] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_16\[573] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_15\[574] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_14\[575] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_13\[576] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_12\[577] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_11\[578] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_10\[579] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_9\[580] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_8\[581] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_7\[582] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_6\[583] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_5\[584] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_4\[585] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_3\[586] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_2\[587] = \CharacterCounter:MODIN2_2\[588]
Removing Lhs of wire \CharacterCounter:MODIN2_2\[588] = Net_655_2[518]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_1\[589] = \CharacterCounter:MODIN2_1\[590]
Removing Lhs of wire \CharacterCounter:MODIN2_1\[590] = Net_655_1[522]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:a_0\[591] = \CharacterCounter:MODIN2_0\[592]
Removing Lhs of wire \CharacterCounter:MODIN2_0\[592] = Net_655_0[524]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[723] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[724] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_6_net_0[726] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_12_net_0[733] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_793_9[738] = zero[6]
Removing Lhs of wire Net_793_8[739] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_793_7[740] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_793_6[741] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_793_5[742] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_793_4[743] = zero[6]
Removing Lhs of wire Net_793_3[744] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_793_2[745] = zero[6]
Removing Lhs of wire Net_793_1[746] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_793_0[747] = zero[6]
Removing Lhs of wire tmpOE__RP_GPIO_13_net_0[749] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_19_net_0[756] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_16_net_0[762] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_26_net_0[768] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_20_net_0[774] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_21_net_0[780] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_790_9[785] = zero[6]
Removing Lhs of wire Net_790_8[786] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_790_7[787] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_790_6[788] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_790_5[789] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_790_4[790] = zero[6]
Removing Lhs of wire Net_790_3[791] = zero[6]
Removing Lhs of wire Net_790_2[792] = zero[6]
Removing Lhs of wire Net_790_1[793] = zero[6]
Removing Lhs of wire Net_790_0[794] = zero[6]
Removing Rhs of wire Net_757[801] = \demux_1:tmp__demux_1_3_reg\[808]
Removing Rhs of wire Net_748[810] = \demux_1:tmp__demux_1_1_reg\[806]
Removing Rhs of wire Net_780[811] = \demux_1:tmp__demux_1_2_reg\[807]
Removing Rhs of wire VBlank[812] = cmp_vv_vv_MODGEN_7[817]
Removing Rhs of wire VBlank[812] = \MODULE_8:g1:a0:xgte\[1765]
Removing Rhs of wire HorBlank[813] = cmp_vv_vv_MODGEN_10[1037]
Removing Rhs of wire HorBlank[813] = \MODULE_10:g1:a0:xgte\[1997]
Removing Lhs of wire \HorizontalCounter_1:add_vi_vv_MODGEN_8_6\[819] = \HorizontalCounter_1:MODULE_3:g2:a0:s_6\[983]
Removing Lhs of wire \HorizontalCounter_1:add_vi_vv_MODGEN_8_5\[820] = \HorizontalCounter_1:MODULE_3:g2:a0:s_5\[984]
Removing Lhs of wire \HorizontalCounter_1:add_vi_vv_MODGEN_8_4\[821] = \HorizontalCounter_1:MODULE_3:g2:a0:s_4\[985]
Removing Lhs of wire \HorizontalCounter_1:add_vi_vv_MODGEN_8_3\[823] = \HorizontalCounter_1:MODULE_3:g2:a0:s_3\[986]
Removing Lhs of wire \HorizontalCounter_1:add_vi_vv_MODGEN_8_2\[825] = \HorizontalCounter_1:MODULE_3:g2:a0:s_2\[987]
Removing Lhs of wire \HorizontalCounter_1:add_vi_vv_MODGEN_8_1\[827] = \HorizontalCounter_1:MODULE_3:g2:a0:s_1\[988]
Removing Lhs of wire \HorizontalCounter_1:add_vi_vv_MODGEN_8_0\[829] = \HorizontalCounter_1:MODULE_3:g2:a0:s_0\[989]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_23\[870] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_22\[871] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_21\[872] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_20\[873] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_19\[874] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_18\[875] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_17\[876] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_16\[877] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_15\[878] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_14\[879] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_13\[880] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_12\[881] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_11\[882] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_10\[883] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_9\[884] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_8\[885] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_7\[886] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_6\[887] = \HorizontalCounter_1:MODIN3_6\[888]
Removing Lhs of wire \HorizontalCounter_1:MODIN3_6\[888] = ColCount_6[818]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_5\[889] = \HorizontalCounter_1:MODIN3_5\[890]
Removing Lhs of wire \HorizontalCounter_1:MODIN3_5\[890] = ColCount_5[803]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_4\[891] = \HorizontalCounter_1:MODIN3_4\[892]
Removing Lhs of wire \HorizontalCounter_1:MODIN3_4\[892] = ColCount_4[804]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_3\[893] = \HorizontalCounter_1:MODIN3_3\[894]
Removing Lhs of wire \HorizontalCounter_1:MODIN3_3\[894] = ColCount_3[822]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_2\[895] = \HorizontalCounter_1:MODIN3_2\[896]
Removing Lhs of wire \HorizontalCounter_1:MODIN3_2\[896] = ColCount_2[824]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_1\[897] = \HorizontalCounter_1:MODIN3_1\[898]
Removing Lhs of wire \HorizontalCounter_1:MODIN3_1\[898] = ColCount_1[826]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:a_0\[899] = \HorizontalCounter_1:MODIN3_0\[900]
Removing Lhs of wire \HorizontalCounter_1:MODIN3_0\[900] = ColCount_0[828]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1027] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1028] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_770_6[1030] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_770_5[1031] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_770_4[1032] = zero[6]
Removing Lhs of wire Net_770_3[1033] = zero[6]
Removing Lhs of wire Net_770_2[1034] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_770_1[1035] = zero[6]
Removing Lhs of wire Net_770_0[1036] = zero[6]
Removing Lhs of wire Net_772_6[1038] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_772_5[1039] = zero[6]
Removing Lhs of wire Net_772_4[1040] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_772_3[1041] = zero[6]
Removing Lhs of wire Net_772_2[1042] = zero[6]
Removing Lhs of wire Net_772_1[1043] = zero[6]
Removing Lhs of wire Net_772_0[1044] = zero[6]
Removing Rhs of wire Net_773[1045] = cmp_vv_vv_MODGEN_11[1046]
Removing Rhs of wire Net_773[1045] = \MODULE_11:g1:a0:xgte\[2113]
Removing Rhs of wire Net_775[1047] = cmp_vv_vv_MODGEN_12[1048]
Removing Rhs of wire Net_775[1047] = \MODULE_12:g1:a0:xlte\[2227]
Removing Lhs of wire Net_774_6[1049] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_774_5[1050] = zero[6]
Removing Lhs of wire Net_774_4[1051] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_774_3[1052] = zero[6]
Removing Lhs of wire Net_774_2[1053] = zero[6]
Removing Lhs of wire Net_774_1[1054] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_774_0[1055] = zero[6]
Removing Lhs of wire Net_776_6[1056] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_776_5[1057] = zero[6]
Removing Lhs of wire Net_776_4[1058] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_776_3[1059] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_776_2[1060] = zero[6]
Removing Lhs of wire Net_776_1[1061] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_776_0[1062] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:newa_9\[1063] = Net_787_9[236]
Removing Lhs of wire MODIN4_9[1064] = Net_787_9[236]
Removing Lhs of wire \MODULE_4:g1:a0:newa_8\[1065] = Net_787_8[240]
Removing Lhs of wire MODIN4_8[1066] = Net_787_8[240]
Removing Lhs of wire \MODULE_4:g1:a0:newa_7\[1067] = Net_787_7[242]
Removing Lhs of wire MODIN4_7[1068] = Net_787_7[242]
Removing Lhs of wire \MODULE_4:g1:a0:newa_6\[1069] = Net_787_6[244]
Removing Lhs of wire MODIN4_6[1070] = Net_787_6[244]
Removing Lhs of wire \MODULE_4:g1:a0:newa_5\[1071] = Net_787_5[246]
Removing Lhs of wire MODIN4_5[1072] = Net_787_5[246]
Removing Lhs of wire \MODULE_4:g1:a0:newa_4\[1073] = Net_787_4[248]
Removing Lhs of wire MODIN4_4[1074] = Net_787_4[248]
Removing Lhs of wire \MODULE_4:g1:a0:newa_3\[1075] = Net_787_3[250]
Removing Lhs of wire MODIN4_3[1076] = Net_787_3[250]
Removing Lhs of wire \MODULE_4:g1:a0:newa_2\[1077] = Net_787_2[252]
Removing Lhs of wire MODIN4_2[1078] = Net_787_2[252]
Removing Lhs of wire \MODULE_4:g1:a0:newa_1\[1079] = Net_787_1[254]
Removing Lhs of wire MODIN4_1[1080] = Net_787_1[254]
Removing Lhs of wire \MODULE_4:g1:a0:newa_0\[1081] = Net_787_0[256]
Removing Lhs of wire MODIN4_0[1082] = Net_787_0[256]
Removing Lhs of wire \MODULE_4:g1:a0:newb_9\[1083] = MODIN5_9[1084]
Removing Lhs of wire MODIN5_9[1084] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:newb_8\[1085] = MODIN5_8[1086]
Removing Lhs of wire MODIN5_8[1086] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:newb_7\[1087] = MODIN5_7[1088]
Removing Lhs of wire MODIN5_7[1088] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:newb_6\[1089] = MODIN5_6[1090]
Removing Lhs of wire MODIN5_6[1090] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:newb_5\[1091] = MODIN5_5[1092]
Removing Lhs of wire MODIN5_5[1092] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:newb_4\[1093] = MODIN5_4[1094]
Removing Lhs of wire MODIN5_4[1094] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:newb_3\[1095] = MODIN5_3[1096]
Removing Lhs of wire MODIN5_3[1096] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:newb_2\[1097] = MODIN5_2[1098]
Removing Lhs of wire MODIN5_2[1098] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:newb_1\[1099] = MODIN5_1[1100]
Removing Lhs of wire MODIN5_1[1100] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:newb_0\[1101] = MODIN5_0[1102]
Removing Lhs of wire MODIN5_0[1102] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_9\[1103] = Net_787_9[236]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_8\[1104] = Net_787_8[240]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_7\[1105] = Net_787_7[242]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_6\[1106] = Net_787_6[244]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_5\[1107] = Net_787_5[246]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_4\[1108] = Net_787_4[248]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_3\[1109] = Net_787_3[250]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_2\[1110] = Net_787_2[252]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_1\[1111] = Net_787_1[254]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_0\[1112] = Net_787_0[256]
Removing Lhs of wire \MODULE_4:g1:a0:datab_9\[1113] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:datab_8\[1114] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:datab_7\[1115] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:datab_6\[1116] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:datab_5\[1117] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:datab_4\[1118] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:datab_3\[1119] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:datab_2\[1120] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:datab_1\[1121] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:datab_0\[1122] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_9\[1123] = Net_787_9[236]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_8\[1124] = Net_787_8[240]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_7\[1125] = Net_787_7[242]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_6\[1126] = Net_787_6[244]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_5\[1127] = Net_787_5[246]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_4\[1128] = Net_787_4[248]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_3\[1129] = Net_787_3[250]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_2\[1130] = Net_787_2[252]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_1\[1131] = Net_787_1[254]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_0\[1132] = Net_787_0[256]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_9\[1133] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_8\[1134] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_7\[1135] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_6\[1136] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_5\[1137] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_4\[1138] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_3\[1139] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_2\[1140] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_1\[1141] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_0\[1142] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eq_0\[1154] = \MODULE_4:g1:a0:gx:u0:xnor_array_0\[1152]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:albi_4\[1169] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:agbi_4\[1170] = zero[6]
Removing Lhs of wire \MODULE_5:g1:a0:newa_2\[1226] = Net_655_2[518]
Removing Lhs of wire MODIN6_2[1227] = Net_655_2[518]
Removing Lhs of wire \MODULE_5:g1:a0:newa_1\[1228] = Net_655_1[522]
Removing Lhs of wire MODIN6_1[1229] = Net_655_1[522]
Removing Lhs of wire \MODULE_5:g1:a0:newa_0\[1230] = Net_655_0[524]
Removing Lhs of wire MODIN6_0[1231] = Net_655_0[524]
Removing Lhs of wire \MODULE_5:g1:a0:newb_2\[1232] = MODIN7_2[1233]
Removing Lhs of wire MODIN7_2[1233] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:newb_1\[1234] = MODIN7_1[1235]
Removing Lhs of wire MODIN7_1[1235] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:newb_0\[1236] = MODIN7_0[1237]
Removing Lhs of wire MODIN7_0[1237] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_2\[1238] = Net_655_2[518]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_1\[1239] = Net_655_1[522]
Removing Lhs of wire \MODULE_5:g1:a0:dataa_0\[1240] = Net_655_0[524]
Removing Lhs of wire \MODULE_5:g1:a0:datab_2\[1241] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:datab_1\[1242] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:datab_0\[1243] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_2\[1244] = Net_655_2[518]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_1\[1245] = Net_655_1[522]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:a_0\[1246] = Net_655_0[524]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_2\[1247] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_1\[1248] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:b_0\[1249] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:aeqb_0\[1253] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:eq_0\[1254] = \MODULE_5:g1:a0:gx:u0:xnor_array_0\[1252]
Removing Lhs of wire \MODULE_5:g1:a0:gx:u0:eqi_0\[1257] = \MODULE_5:g1:a0:gx:u0:eq_2\[1256]
Removing Lhs of wire \MODULE_6:g1:a0:newa_9\[1282] = Net_787_9[236]
Removing Lhs of wire MODIN8_9[1283] = Net_787_9[236]
Removing Lhs of wire \MODULE_6:g1:a0:newa_8\[1284] = Net_787_8[240]
Removing Lhs of wire MODIN8_8[1285] = Net_787_8[240]
Removing Lhs of wire \MODULE_6:g1:a0:newa_7\[1286] = Net_787_7[242]
Removing Lhs of wire MODIN8_7[1287] = Net_787_7[242]
Removing Lhs of wire \MODULE_6:g1:a0:newa_6\[1288] = Net_787_6[244]
Removing Lhs of wire MODIN8_6[1289] = Net_787_6[244]
Removing Lhs of wire \MODULE_6:g1:a0:newa_5\[1290] = Net_787_5[246]
Removing Lhs of wire MODIN8_5[1291] = Net_787_5[246]
Removing Lhs of wire \MODULE_6:g1:a0:newa_4\[1292] = Net_787_4[248]
Removing Lhs of wire MODIN8_4[1293] = Net_787_4[248]
Removing Lhs of wire \MODULE_6:g1:a0:newa_3\[1294] = Net_787_3[250]
Removing Lhs of wire MODIN8_3[1295] = Net_787_3[250]
Removing Lhs of wire \MODULE_6:g1:a0:newa_2\[1296] = Net_787_2[252]
Removing Lhs of wire MODIN8_2[1297] = Net_787_2[252]
Removing Lhs of wire \MODULE_6:g1:a0:newa_1\[1298] = Net_787_1[254]
Removing Lhs of wire MODIN8_1[1299] = Net_787_1[254]
Removing Lhs of wire \MODULE_6:g1:a0:newa_0\[1300] = Net_787_0[256]
Removing Lhs of wire MODIN8_0[1301] = Net_787_0[256]
Removing Lhs of wire \MODULE_6:g1:a0:newb_9\[1302] = MODIN9_9[1303]
Removing Lhs of wire MODIN9_9[1303] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:newb_8\[1304] = MODIN9_8[1305]
Removing Lhs of wire MODIN9_8[1305] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newb_7\[1306] = MODIN9_7[1307]
Removing Lhs of wire MODIN9_7[1307] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newb_6\[1308] = MODIN9_6[1309]
Removing Lhs of wire MODIN9_6[1309] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newb_5\[1310] = MODIN9_5[1311]
Removing Lhs of wire MODIN9_5[1311] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newb_4\[1312] = MODIN9_4[1313]
Removing Lhs of wire MODIN9_4[1313] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:newb_3\[1314] = MODIN9_3[1315]
Removing Lhs of wire MODIN9_3[1315] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newb_2\[1316] = MODIN9_2[1317]
Removing Lhs of wire MODIN9_2[1317] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newb_1\[1318] = MODIN9_1[1319]
Removing Lhs of wire MODIN9_1[1319] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:newb_0\[1320] = MODIN9_0[1321]
Removing Lhs of wire MODIN9_0[1321] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_9\[1322] = Net_787_9[236]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_8\[1323] = Net_787_8[240]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_7\[1324] = Net_787_7[242]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_6\[1325] = Net_787_6[244]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_5\[1326] = Net_787_5[246]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_4\[1327] = Net_787_4[248]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_3\[1328] = Net_787_3[250]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_2\[1329] = Net_787_2[252]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_1\[1330] = Net_787_1[254]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_0\[1331] = Net_787_0[256]
Removing Lhs of wire \MODULE_6:g1:a0:datab_9\[1332] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:datab_8\[1333] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:datab_7\[1334] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:datab_6\[1335] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:datab_5\[1336] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:datab_4\[1337] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:datab_3\[1338] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:datab_2\[1339] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:datab_1\[1340] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:datab_0\[1341] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_9\[1342] = Net_787_9[236]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_8\[1343] = Net_787_8[240]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_7\[1344] = Net_787_7[242]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_6\[1345] = Net_787_6[244]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_5\[1346] = Net_787_5[246]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_4\[1347] = Net_787_4[248]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_3\[1348] = Net_787_3[250]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_2\[1349] = Net_787_2[252]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_1\[1350] = Net_787_1[254]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_0\[1351] = Net_787_0[256]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_9\[1352] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_8\[1353] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_7\[1354] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_6\[1355] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_5\[1356] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_4\[1357] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_3\[1358] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_2\[1359] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_1\[1360] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_0\[1361] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eq_0\[1373] = \MODULE_6:g1:a0:gx:u0:xnor_array_0\[1371]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:albi_4\[1388] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:agbi_4\[1389] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:newa_9\[1445] = Net_787_9[236]
Removing Lhs of wire MODIN10_9[1446] = Net_787_9[236]
Removing Lhs of wire \MODULE_7:g1:a0:newa_8\[1447] = Net_787_8[240]
Removing Lhs of wire MODIN10_8[1448] = Net_787_8[240]
Removing Lhs of wire \MODULE_7:g1:a0:newa_7\[1449] = Net_787_7[242]
Removing Lhs of wire MODIN10_7[1450] = Net_787_7[242]
Removing Lhs of wire \MODULE_7:g1:a0:newa_6\[1451] = Net_787_6[244]
Removing Lhs of wire MODIN10_6[1452] = Net_787_6[244]
Removing Lhs of wire \MODULE_7:g1:a0:newa_5\[1453] = Net_787_5[246]
Removing Lhs of wire MODIN10_5[1454] = Net_787_5[246]
Removing Lhs of wire \MODULE_7:g1:a0:newa_4\[1455] = Net_787_4[248]
Removing Lhs of wire MODIN10_4[1456] = Net_787_4[248]
Removing Lhs of wire \MODULE_7:g1:a0:newa_3\[1457] = Net_787_3[250]
Removing Lhs of wire MODIN10_3[1458] = Net_787_3[250]
Removing Lhs of wire \MODULE_7:g1:a0:newa_2\[1459] = Net_787_2[252]
Removing Lhs of wire MODIN10_2[1460] = Net_787_2[252]
Removing Lhs of wire \MODULE_7:g1:a0:newa_1\[1461] = Net_787_1[254]
Removing Lhs of wire MODIN10_1[1462] = Net_787_1[254]
Removing Lhs of wire \MODULE_7:g1:a0:newa_0\[1463] = Net_787_0[256]
Removing Lhs of wire MODIN10_0[1464] = Net_787_0[256]
Removing Lhs of wire \MODULE_7:g1:a0:newb_9\[1465] = MODIN11_9[1466]
Removing Lhs of wire MODIN11_9[1466] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newb_8\[1467] = MODIN11_8[1468]
Removing Lhs of wire MODIN11_8[1468] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:newb_7\[1469] = MODIN11_7[1470]
Removing Lhs of wire MODIN11_7[1470] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:newb_6\[1471] = MODIN11_6[1472]
Removing Lhs of wire MODIN11_6[1472] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:newb_5\[1473] = MODIN11_5[1474]
Removing Lhs of wire MODIN11_5[1474] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:newb_4\[1475] = MODIN11_4[1476]
Removing Lhs of wire MODIN11_4[1476] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:newb_3\[1477] = MODIN11_3[1478]
Removing Lhs of wire MODIN11_3[1478] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newb_2\[1479] = MODIN11_2[1480]
Removing Lhs of wire MODIN11_2[1480] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:newb_1\[1481] = MODIN11_1[1482]
Removing Lhs of wire MODIN11_1[1482] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:newb_0\[1483] = MODIN11_0[1484]
Removing Lhs of wire MODIN11_0[1484] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_9\[1485] = Net_787_9[236]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_8\[1486] = Net_787_8[240]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_7\[1487] = Net_787_7[242]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_6\[1488] = Net_787_6[244]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_5\[1489] = Net_787_5[246]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_4\[1490] = Net_787_4[248]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_3\[1491] = Net_787_3[250]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_2\[1492] = Net_787_2[252]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_1\[1493] = Net_787_1[254]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_0\[1494] = Net_787_0[256]
Removing Lhs of wire \MODULE_7:g1:a0:datab_9\[1495] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:datab_8\[1496] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:datab_7\[1497] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:datab_6\[1498] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:datab_5\[1499] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:datab_4\[1500] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:datab_3\[1501] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:datab_2\[1502] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:datab_1\[1503] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:datab_0\[1504] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_9\[1505] = Net_787_9[236]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_8\[1506] = Net_787_8[240]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_7\[1507] = Net_787_7[242]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_6\[1508] = Net_787_6[244]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_5\[1509] = Net_787_5[246]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_4\[1510] = Net_787_4[248]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_3\[1511] = Net_787_3[250]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_2\[1512] = Net_787_2[252]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_1\[1513] = Net_787_1[254]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_0\[1514] = Net_787_0[256]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_9\[1515] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_8\[1516] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_7\[1517] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_6\[1518] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_5\[1519] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_4\[1520] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_3\[1521] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_2\[1522] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_1\[1523] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_0\[1524] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:aeqb_0\[1535] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eq_0\[1536] = \MODULE_7:g1:a0:gx:u0:xnor_array_0\[1534]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eq_8\[1547] = \MODULE_7:g1:a0:gx:u0:xnor_array_8\[1526]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eqi_1\[1549] = \MODULE_7:g1:a0:gx:u0:eq_9\[1548]
Removing Lhs of wire \MODULE_8:g1:a0:newa_9\[1608] = Net_787_9[236]
Removing Lhs of wire MODIN12_9[1609] = Net_787_9[236]
Removing Lhs of wire \MODULE_8:g1:a0:newa_8\[1610] = Net_787_8[240]
Removing Lhs of wire MODIN12_8[1611] = Net_787_8[240]
Removing Lhs of wire \MODULE_8:g1:a0:newa_7\[1612] = Net_787_7[242]
Removing Lhs of wire MODIN12_7[1613] = Net_787_7[242]
Removing Lhs of wire \MODULE_8:g1:a0:newa_6\[1614] = Net_787_6[244]
Removing Lhs of wire MODIN12_6[1615] = Net_787_6[244]
Removing Lhs of wire \MODULE_8:g1:a0:newa_5\[1616] = Net_787_5[246]
Removing Lhs of wire MODIN12_5[1617] = Net_787_5[246]
Removing Lhs of wire \MODULE_8:g1:a0:newa_4\[1618] = Net_787_4[248]
Removing Lhs of wire MODIN12_4[1619] = Net_787_4[248]
Removing Lhs of wire \MODULE_8:g1:a0:newa_3\[1620] = Net_787_3[250]
Removing Lhs of wire MODIN12_3[1621] = Net_787_3[250]
Removing Lhs of wire \MODULE_8:g1:a0:newa_2\[1622] = Net_787_2[252]
Removing Lhs of wire MODIN12_2[1623] = Net_787_2[252]
Removing Lhs of wire \MODULE_8:g1:a0:newa_1\[1624] = Net_787_1[254]
Removing Lhs of wire MODIN12_1[1625] = Net_787_1[254]
Removing Lhs of wire \MODULE_8:g1:a0:newa_0\[1626] = Net_787_0[256]
Removing Lhs of wire MODIN12_0[1627] = Net_787_0[256]
Removing Lhs of wire \MODULE_8:g1:a0:newb_9\[1628] = MODIN13_9[1629]
Removing Lhs of wire MODIN13_9[1629] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:newb_8\[1630] = MODIN13_8[1631]
Removing Lhs of wire MODIN13_8[1631] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:newb_7\[1632] = MODIN13_7[1633]
Removing Lhs of wire MODIN13_7[1633] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:newb_6\[1634] = MODIN13_6[1635]
Removing Lhs of wire MODIN13_6[1635] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:newb_5\[1636] = MODIN13_5[1637]
Removing Lhs of wire MODIN13_5[1637] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:newb_4\[1638] = MODIN13_4[1639]
Removing Lhs of wire MODIN13_4[1639] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:newb_3\[1640] = MODIN13_3[1641]
Removing Lhs of wire MODIN13_3[1641] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:newb_2\[1642] = MODIN13_2[1643]
Removing Lhs of wire MODIN13_2[1643] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:newb_1\[1644] = MODIN13_1[1645]
Removing Lhs of wire MODIN13_1[1645] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:newb_0\[1646] = MODIN13_0[1647]
Removing Lhs of wire MODIN13_0[1647] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_9\[1648] = Net_787_9[236]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_8\[1649] = Net_787_8[240]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_7\[1650] = Net_787_7[242]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_6\[1651] = Net_787_6[244]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_5\[1652] = Net_787_5[246]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_4\[1653] = Net_787_4[248]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_3\[1654] = Net_787_3[250]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_2\[1655] = Net_787_2[252]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_1\[1656] = Net_787_1[254]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_0\[1657] = Net_787_0[256]
Removing Lhs of wire \MODULE_8:g1:a0:datab_9\[1658] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:datab_8\[1659] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:datab_7\[1660] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:datab_6\[1661] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:datab_5\[1662] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:datab_4\[1663] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:datab_3\[1664] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:datab_2\[1665] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:datab_1\[1666] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:datab_0\[1667] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_9\[1668] = Net_787_9[236]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_8\[1669] = Net_787_8[240]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_7\[1670] = Net_787_7[242]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_6\[1671] = Net_787_6[244]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_5\[1672] = Net_787_5[246]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_4\[1673] = Net_787_4[248]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_3\[1674] = Net_787_3[250]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_2\[1675] = Net_787_2[252]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_1\[1676] = Net_787_1[254]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_0\[1677] = Net_787_0[256]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_9\[1678] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_8\[1679] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_7\[1680] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_6\[1681] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_5\[1682] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_4\[1683] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_3\[1684] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_2\[1685] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_1\[1686] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_0\[1687] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:eq_0\[1699] = \MODULE_8:g1:a0:gx:u0:xnor_array_0\[1697]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:albi_4\[1714] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:agbi_4\[1715] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:newa_6\[1771] = ColCount_6[818]
Removing Lhs of wire MODIN14_6[1772] = ColCount_6[818]
Removing Lhs of wire \MODULE_9:g1:a0:newa_5\[1773] = ColCount_5[803]
Removing Lhs of wire MODIN14_5[1774] = ColCount_5[803]
Removing Lhs of wire \MODULE_9:g1:a0:newa_4\[1775] = ColCount_4[804]
Removing Lhs of wire MODIN14_4[1776] = ColCount_4[804]
Removing Lhs of wire \MODULE_9:g1:a0:newa_3\[1777] = ColCount_3[822]
Removing Lhs of wire MODIN14_3[1778] = ColCount_3[822]
Removing Lhs of wire \MODULE_9:g1:a0:newa_2\[1779] = ColCount_2[824]
Removing Lhs of wire MODIN14_2[1780] = ColCount_2[824]
Removing Lhs of wire \MODULE_9:g1:a0:newa_1\[1781] = ColCount_1[826]
Removing Lhs of wire MODIN14_1[1782] = ColCount_1[826]
Removing Lhs of wire \MODULE_9:g1:a0:newa_0\[1783] = ColCount_0[828]
Removing Lhs of wire MODIN14_0[1784] = ColCount_0[828]
Removing Lhs of wire \MODULE_9:g1:a0:newb_6\[1785] = MODIN15_6[1786]
Removing Lhs of wire MODIN15_6[1786] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:newb_5\[1787] = MODIN15_5[1788]
Removing Lhs of wire MODIN15_5[1788] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:newb_4\[1789] = MODIN15_4[1790]
Removing Lhs of wire MODIN15_4[1790] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:newb_3\[1791] = MODIN15_3[1792]
Removing Lhs of wire MODIN15_3[1792] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:newb_2\[1793] = MODIN15_2[1794]
Removing Lhs of wire MODIN15_2[1794] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:newb_1\[1795] = MODIN15_1[1796]
Removing Lhs of wire MODIN15_1[1796] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:newb_0\[1797] = MODIN15_0[1798]
Removing Lhs of wire MODIN15_0[1798] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_6\[1799] = ColCount_6[818]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_5\[1800] = ColCount_5[803]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_4\[1801] = ColCount_4[804]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_3\[1802] = ColCount_3[822]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_2\[1803] = ColCount_2[824]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_1\[1804] = ColCount_1[826]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_0\[1805] = ColCount_0[828]
Removing Lhs of wire \MODULE_9:g1:a0:datab_6\[1806] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:datab_5\[1807] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:datab_4\[1808] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:datab_3\[1809] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:datab_2\[1810] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:datab_1\[1811] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:datab_0\[1812] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_6\[1813] = ColCount_6[818]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_5\[1814] = ColCount_5[803]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_4\[1815] = ColCount_4[804]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_3\[1816] = ColCount_3[822]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_2\[1817] = ColCount_2[824]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_1\[1818] = ColCount_1[826]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_0\[1819] = ColCount_0[828]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_6\[1820] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_5\[1821] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_4\[1822] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_3\[1823] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_2\[1824] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_1\[1825] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_0\[1826] = zero[6]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:aeqb_0\[1834] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eq_0\[1835] = \MODULE_9:g1:a0:gx:u0:xnor_array_0\[1833]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eqi_0\[1842] = \MODULE_9:g1:a0:gx:u0:eq_6\[1841]
Removing Lhs of wire \MODULE_10:g1:a0:newa_6\[1887] = ColCount_6[818]
Removing Lhs of wire MODIN16_6[1888] = ColCount_6[818]
Removing Lhs of wire \MODULE_10:g1:a0:newa_5\[1889] = ColCount_5[803]
Removing Lhs of wire MODIN16_5[1890] = ColCount_5[803]
Removing Lhs of wire \MODULE_10:g1:a0:newa_4\[1891] = ColCount_4[804]
Removing Lhs of wire MODIN16_4[1892] = ColCount_4[804]
Removing Lhs of wire \MODULE_10:g1:a0:newa_3\[1893] = ColCount_3[822]
Removing Lhs of wire MODIN16_3[1894] = ColCount_3[822]
Removing Lhs of wire \MODULE_10:g1:a0:newa_2\[1895] = ColCount_2[824]
Removing Lhs of wire MODIN16_2[1896] = ColCount_2[824]
Removing Lhs of wire \MODULE_10:g1:a0:newa_1\[1897] = ColCount_1[826]
Removing Lhs of wire MODIN16_1[1898] = ColCount_1[826]
Removing Lhs of wire \MODULE_10:g1:a0:newa_0\[1899] = ColCount_0[828]
Removing Lhs of wire MODIN16_0[1900] = ColCount_0[828]
Removing Lhs of wire \MODULE_10:g1:a0:newb_6\[1901] = MODIN17_6[1902]
Removing Lhs of wire MODIN17_6[1902] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:newb_5\[1903] = MODIN17_5[1904]
Removing Lhs of wire MODIN17_5[1904] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:newb_4\[1905] = MODIN17_4[1906]
Removing Lhs of wire MODIN17_4[1906] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:newb_3\[1907] = MODIN17_3[1908]
Removing Lhs of wire MODIN17_3[1908] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:newb_2\[1909] = MODIN17_2[1910]
Removing Lhs of wire MODIN17_2[1910] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:newb_1\[1911] = MODIN17_1[1912]
Removing Lhs of wire MODIN17_1[1912] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:newb_0\[1913] = MODIN17_0[1914]
Removing Lhs of wire MODIN17_0[1914] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_6\[1915] = ColCount_6[818]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_5\[1916] = ColCount_5[803]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_4\[1917] = ColCount_4[804]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_3\[1918] = ColCount_3[822]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_2\[1919] = ColCount_2[824]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_1\[1920] = ColCount_1[826]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_0\[1921] = ColCount_0[828]
Removing Lhs of wire \MODULE_10:g1:a0:datab_6\[1922] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:datab_5\[1923] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:datab_4\[1924] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:datab_3\[1925] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:datab_2\[1926] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:datab_1\[1927] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:datab_0\[1928] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_6\[1929] = ColCount_6[818]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_5\[1930] = ColCount_5[803]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_4\[1931] = ColCount_4[804]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_3\[1932] = ColCount_3[822]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_2\[1933] = ColCount_2[824]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_1\[1934] = ColCount_1[826]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_0\[1935] = ColCount_0[828]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_6\[1936] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_5\[1937] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_4\[1938] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_3\[1939] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_2\[1940] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_1\[1941] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_0\[1942] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:albi_3\[1960] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:agbi_3\[1961] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:lti_2\[1964] = \MODULE_10:g1:a0:gx:u0:lt_6\[1962]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:gti_2\[1965] = \MODULE_10:g1:a0:gx:u0:gt_6\[1963]
Removing Lhs of wire \MODULE_11:g1:a0:newa_6\[2003] = ColCount_6[818]
Removing Lhs of wire MODIN18_6[2004] = ColCount_6[818]
Removing Lhs of wire \MODULE_11:g1:a0:newa_5\[2005] = ColCount_5[803]
Removing Lhs of wire MODIN18_5[2006] = ColCount_5[803]
Removing Lhs of wire \MODULE_11:g1:a0:newa_4\[2007] = ColCount_4[804]
Removing Lhs of wire MODIN18_4[2008] = ColCount_4[804]
Removing Lhs of wire \MODULE_11:g1:a0:newa_3\[2009] = ColCount_3[822]
Removing Lhs of wire MODIN18_3[2010] = ColCount_3[822]
Removing Lhs of wire \MODULE_11:g1:a0:newa_2\[2011] = ColCount_2[824]
Removing Lhs of wire MODIN18_2[2012] = ColCount_2[824]
Removing Lhs of wire \MODULE_11:g1:a0:newa_1\[2013] = ColCount_1[826]
Removing Lhs of wire MODIN18_1[2014] = ColCount_1[826]
Removing Lhs of wire \MODULE_11:g1:a0:newa_0\[2015] = ColCount_0[828]
Removing Lhs of wire MODIN18_0[2016] = ColCount_0[828]
Removing Lhs of wire \MODULE_11:g1:a0:newb_6\[2017] = MODIN19_6[2018]
Removing Lhs of wire MODIN19_6[2018] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:newb_5\[2019] = MODIN19_5[2020]
Removing Lhs of wire MODIN19_5[2020] = zero[6]
Removing Lhs of wire \MODULE_11:g1:a0:newb_4\[2021] = MODIN19_4[2022]
Removing Lhs of wire MODIN19_4[2022] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:newb_3\[2023] = MODIN19_3[2024]
Removing Lhs of wire MODIN19_3[2024] = zero[6]
Removing Lhs of wire \MODULE_11:g1:a0:newb_2\[2025] = MODIN19_2[2026]
Removing Lhs of wire MODIN19_2[2026] = zero[6]
Removing Lhs of wire \MODULE_11:g1:a0:newb_1\[2027] = MODIN19_1[2028]
Removing Lhs of wire MODIN19_1[2028] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:newb_0\[2029] = MODIN19_0[2030]
Removing Lhs of wire MODIN19_0[2030] = zero[6]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_6\[2031] = ColCount_6[818]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_5\[2032] = ColCount_5[803]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_4\[2033] = ColCount_4[804]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_3\[2034] = ColCount_3[822]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_2\[2035] = ColCount_2[824]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_1\[2036] = ColCount_1[826]
Removing Lhs of wire \MODULE_11:g1:a0:dataa_0\[2037] = ColCount_0[828]
Removing Lhs of wire \MODULE_11:g1:a0:datab_6\[2038] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:datab_5\[2039] = zero[6]
Removing Lhs of wire \MODULE_11:g1:a0:datab_4\[2040] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:datab_3\[2041] = zero[6]
Removing Lhs of wire \MODULE_11:g1:a0:datab_2\[2042] = zero[6]
Removing Lhs of wire \MODULE_11:g1:a0:datab_1\[2043] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:datab_0\[2044] = zero[6]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_6\[2045] = ColCount_6[818]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_5\[2046] = ColCount_5[803]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_4\[2047] = ColCount_4[804]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_3\[2048] = ColCount_3[822]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_2\[2049] = ColCount_2[824]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_1\[2050] = ColCount_1[826]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:a_0\[2051] = ColCount_0[828]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_6\[2052] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_5\[2053] = zero[6]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_4\[2054] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_3\[2055] = zero[6]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_2\[2056] = zero[6]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_1\[2057] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:b_0\[2058] = zero[6]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:albi_3\[2076] = zero[6]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:agbi_3\[2077] = zero[6]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:lti_2\[2080] = \MODULE_11:g1:a0:gx:u0:lt_6\[2078]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:gti_2\[2081] = \MODULE_11:g1:a0:gx:u0:gt_6\[2079]
Removing Lhs of wire \MODULE_12:g1:a0:newa_6\[2119] = ColCount_6[818]
Removing Lhs of wire MODIN20_6[2120] = ColCount_6[818]
Removing Lhs of wire \MODULE_12:g1:a0:newa_5\[2121] = ColCount_5[803]
Removing Lhs of wire MODIN20_5[2122] = ColCount_5[803]
Removing Lhs of wire \MODULE_12:g1:a0:newa_4\[2123] = ColCount_4[804]
Removing Lhs of wire MODIN20_4[2124] = ColCount_4[804]
Removing Lhs of wire \MODULE_12:g1:a0:newa_3\[2125] = ColCount_3[822]
Removing Lhs of wire MODIN20_3[2126] = ColCount_3[822]
Removing Lhs of wire \MODULE_12:g1:a0:newa_2\[2127] = ColCount_2[824]
Removing Lhs of wire MODIN20_2[2128] = ColCount_2[824]
Removing Lhs of wire \MODULE_12:g1:a0:newa_1\[2129] = ColCount_1[826]
Removing Lhs of wire MODIN20_1[2130] = ColCount_1[826]
Removing Lhs of wire \MODULE_12:g1:a0:newa_0\[2131] = ColCount_0[828]
Removing Lhs of wire MODIN20_0[2132] = ColCount_0[828]
Removing Lhs of wire \MODULE_12:g1:a0:newb_6\[2133] = MODIN21_6[2134]
Removing Lhs of wire MODIN21_6[2134] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:newb_5\[2135] = MODIN21_5[2136]
Removing Lhs of wire MODIN21_5[2136] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:newb_4\[2137] = MODIN21_4[2138]
Removing Lhs of wire MODIN21_4[2138] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:newb_3\[2139] = MODIN21_3[2140]
Removing Lhs of wire MODIN21_3[2140] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:newb_2\[2141] = MODIN21_2[2142]
Removing Lhs of wire MODIN21_2[2142] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:newb_1\[2143] = MODIN21_1[2144]
Removing Lhs of wire MODIN21_1[2144] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:newb_0\[2145] = MODIN21_0[2146]
Removing Lhs of wire MODIN21_0[2146] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_6\[2147] = ColCount_6[818]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_5\[2148] = ColCount_5[803]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_4\[2149] = ColCount_4[804]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_3\[2150] = ColCount_3[822]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_2\[2151] = ColCount_2[824]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_1\[2152] = ColCount_1[826]
Removing Lhs of wire \MODULE_12:g1:a0:dataa_0\[2153] = ColCount_0[828]
Removing Lhs of wire \MODULE_12:g1:a0:datab_6\[2154] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:datab_5\[2155] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:datab_4\[2156] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:datab_3\[2157] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:datab_2\[2158] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:datab_1\[2159] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:datab_0\[2160] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_6\[2161] = ColCount_6[818]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_5\[2162] = ColCount_5[803]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_4\[2163] = ColCount_4[804]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_3\[2164] = ColCount_3[822]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_2\[2165] = ColCount_2[824]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_1\[2166] = ColCount_1[826]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:a_0\[2167] = ColCount_0[828]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_6\[2168] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_5\[2169] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_4\[2170] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_3\[2171] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_2\[2172] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_1\[2173] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:b_0\[2174] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:albi_3\[2192] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:agbi_3\[2193] = zero[6]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:lti_2\[2196] = \MODULE_12:g1:a0:gx:u0:lt_6\[2194]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:gti_2\[2197] = \MODULE_12:g1:a0:gx:u0:gt_6\[2195]
Removing Lhs of wire cydff_3D[2248] = Net_757[801]
Removing Lhs of wire cydff_1D[2251] = Net_748[810]
Removing Lhs of wire cydff_2D[2252] = Net_780[811]
Removing Lhs of wire cydff_4D[2253] = Net_810[731]

------------------------------------------------------
Aliased 0 equations, 893 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED5_4_net_0' (cost = 0):
tmpOE__LED5_4_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:aeqb_1\ <= (\MODULE_7:g1:a0:gx:u0:eqi_0\);

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((Net_787_8 and \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:s_8\' (cost = 2):
\VerticalCounter_1:MODULE_1:g2:a0:s_8\ <= ((not \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_787_8)
	OR (not Net_787_8 and \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_787_0);

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\VerticalCounter_1:MODULE_1:g2:a0:s_0\ <= (not Net_787_0);

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((Net_787_9 and Net_787_8 and \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_655_0);

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:s_0\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:s_0\ <= (not Net_655_0);

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for 'CUBEtmp0' (cost = 32):
CUBEtmp0 <= ((not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and Net_600)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and Net_601)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_604 and not Net_605 and Net_602)
	OR (not Net_603 and not Net_604 and not Net_605 and Net_600 and Net_601 and Net_602)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_604 and not Net_605 and Net_603)
	OR (not Net_602 and not Net_604 and not Net_605 and Net_600 and Net_601 and Net_603)
	OR (not Net_601 and not Net_604 and not Net_605 and Net_600 and Net_602 and Net_603)
	OR (not Net_600 and not Net_604 and not Net_605 and Net_601 and Net_602 and Net_603)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_605 and Net_604)
	OR (not Net_602 and not Net_603 and not Net_605 and Net_600 and Net_601 and Net_604)
	OR (not Net_601 and not Net_603 and not Net_605 and Net_600 and Net_602 and Net_604)
	OR (not Net_600 and not Net_603 and not Net_605 and Net_601 and Net_602 and Net_604)
	OR (not Net_601 and not Net_602 and not Net_605 and Net_600 and Net_603 and Net_604)
	OR (not Net_600 and not Net_602 and not Net_605 and Net_601 and Net_603 and Net_604)
	OR (not Net_600 and not Net_601 and not Net_605 and Net_602 and Net_603 and Net_604)
	OR (not Net_605 and Net_600 and Net_601 and Net_602 and Net_603 and Net_604)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_604 and Net_605)
	OR (not Net_602 and not Net_603 and not Net_604 and Net_600 and Net_601 and Net_605)
	OR (not Net_601 and not Net_603 and not Net_604 and Net_600 and Net_602 and Net_605)
	OR (not Net_600 and not Net_603 and not Net_604 and Net_601 and Net_602 and Net_605)
	OR (not Net_601 and not Net_602 and not Net_604 and Net_600 and Net_603 and Net_605)
	OR (not Net_600 and not Net_602 and not Net_604 and Net_601 and Net_603 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_604 and Net_602 and Net_603 and Net_605)
	OR (not Net_604 and Net_600 and Net_601 and Net_602 and Net_603 and Net_605)
	OR (not Net_601 and not Net_602 and not Net_603 and Net_600 and Net_604 and Net_605)
	OR (not Net_600 and not Net_602 and not Net_603 and Net_601 and Net_604 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_603 and Net_602 and Net_604 and Net_605)
	OR (not Net_603 and Net_600 and Net_601 and Net_602 and Net_604 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_602 and Net_603 and Net_604 and Net_605)
	OR (not Net_602 and Net_600 and Net_601 and Net_603 and Net_604 and Net_605)
	OR (not Net_601 and Net_600 and Net_602 and Net_603 and Net_604 and Net_605)
	OR (not Net_600 and Net_601 and Net_602 and Net_603 and Net_604 and Net_605)
	OR Net_606);

Note:  Expanding virtual equation for 'CUBEtmp1' (cost = 32):
CUBEtmp1 <= ((not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and Net_609)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and Net_610)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_613 and not Net_614 and Net_611)
	OR (not Net_612 and not Net_613 and not Net_614 and Net_609 and Net_610 and Net_611)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_613 and not Net_614 and Net_612)
	OR (not Net_611 and not Net_613 and not Net_614 and Net_609 and Net_610 and Net_612)
	OR (not Net_610 and not Net_613 and not Net_614 and Net_609 and Net_611 and Net_612)
	OR (not Net_609 and not Net_613 and not Net_614 and Net_610 and Net_611 and Net_612)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_614 and Net_613)
	OR (not Net_611 and not Net_612 and not Net_614 and Net_609 and Net_610 and Net_613)
	OR (not Net_610 and not Net_612 and not Net_614 and Net_609 and Net_611 and Net_613)
	OR (not Net_609 and not Net_612 and not Net_614 and Net_610 and Net_611 and Net_613)
	OR (not Net_610 and not Net_611 and not Net_614 and Net_609 and Net_612 and Net_613)
	OR (not Net_609 and not Net_611 and not Net_614 and Net_610 and Net_612 and Net_613)
	OR (not Net_609 and not Net_610 and not Net_614 and Net_611 and Net_612 and Net_613)
	OR (not Net_614 and Net_609 and Net_610 and Net_611 and Net_612 and Net_613)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_613 and Net_614)
	OR (not Net_611 and not Net_612 and not Net_613 and Net_609 and Net_610 and Net_614)
	OR (not Net_610 and not Net_612 and not Net_613 and Net_609 and Net_611 and Net_614)
	OR (not Net_609 and not Net_612 and not Net_613 and Net_610 and Net_611 and Net_614)
	OR (not Net_610 and not Net_611 and not Net_613 and Net_609 and Net_612 and Net_614)
	OR (not Net_609 and not Net_611 and not Net_613 and Net_610 and Net_612 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_613 and Net_611 and Net_612 and Net_614)
	OR (not Net_613 and Net_609 and Net_610 and Net_611 and Net_612 and Net_614)
	OR (not Net_610 and not Net_611 and not Net_612 and Net_609 and Net_613 and Net_614)
	OR (not Net_609 and not Net_611 and not Net_612 and Net_610 and Net_613 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_612 and Net_611 and Net_613 and Net_614)
	OR (not Net_612 and Net_609 and Net_610 and Net_611 and Net_613 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_611 and Net_612 and Net_613 and Net_614)
	OR (not Net_611 and Net_609 and Net_610 and Net_612 and Net_613 and Net_614)
	OR (not Net_610 and Net_609 and Net_611 and Net_612 and Net_613 and Net_614)
	OR (not Net_609 and Net_610 and Net_611 and Net_612 and Net_613 and Net_614)
	OR Net_615);

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (ColCount_0);

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:s_0\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:s_0\ <= (not ColCount_0);

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_8\ <= (Net_787_8);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_7\ <= (Net_787_7);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_6\ <= (Net_787_6);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_5\ <= (Net_787_5);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_4\ <= (not Net_787_4);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_3\ <= (Net_787_3);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_2\ <= (not Net_787_2);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= (Net_787_1);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= (not Net_787_0);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:eq_1\ <= ((not Net_787_0 and Net_787_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:eq_2\ <= ((not Net_787_2 and not Net_787_0 and Net_787_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:eq_3\ <= ((not Net_787_2 and not Net_787_0 and Net_787_3 and Net_787_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:eq_4\ <= ((not Net_787_4 and not Net_787_2 and not Net_787_0 and Net_787_3 and Net_787_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:eq_5\ <= ((not Net_787_4 and not Net_787_2 and not Net_787_0 and Net_787_5 and Net_787_3 and Net_787_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:eq_6\ <= ((not Net_787_4 and not Net_787_2 and not Net_787_0 and Net_787_6 and Net_787_5 and Net_787_3 and Net_787_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:albi_3\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:albi_3\ <= (\MODULE_4:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:agbi_3\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:agbi_3\ <= (\MODULE_4:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:lt_6\ <= (not Net_787_6);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_7\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:lt_7\ <= (not Net_787_6
	OR not Net_787_7);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_7\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:gt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:albi_2\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:albi_2\ <= ((not \MODULE_4:g1:a0:gx:u0:gti_3\ and \MODULE_4:g1:a0:gx:u0:lti_2\)
	OR \MODULE_4:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:agbi_2\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:agbi_2\ <= ((not \MODULE_4:g1:a0:gx:u0:lti_3\ and \MODULE_4:g1:a0:gx:u0:gti_2\)
	OR \MODULE_4:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:lt_3\ <= (not Net_787_3);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_4\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:lt_4\ <= ((not Net_787_4 and not Net_787_3));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:gt_4\ <= (Net_787_4);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:albi_1\' (cost = 3):
\MODULE_4:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_4:g1:a0:gx:u0:gti_3\ and not \MODULE_4:g1:a0:gx:u0:gti_2\ and \MODULE_4:g1:a0:gx:u0:lti_1\)
	OR \MODULE_4:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_4:g1:a0:gx:u0:gti_3\ and \MODULE_4:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:agbi_1\' (cost = 3):
\MODULE_4:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and \MODULE_4:g1:a0:gx:u0:gti_1\)
	OR \MODULE_4:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and \MODULE_4:g1:a0:gx:u0:gti_2\));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:gt_0\ <= (Net_787_0);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_4:g1:a0:gx:u0:lt_1\ <= (not Net_787_1);

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_4:g1:a0:gx:u0:gt_1\ <= ((Net_787_1 and Net_787_0));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:xnor_array_2\ <= (Net_655_2);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:xnor_array_1\ <= (Net_655_1);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= (Net_655_0);

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_5:g1:a0:gx:u0:eq_1\ <= ((Net_655_1 and Net_655_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_8\ <= (Net_787_8);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_7\ <= (Net_787_7);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_6\ <= (Net_787_6);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_5\ <= (Net_787_5);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_4\ <= (not Net_787_4);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_3\ <= (Net_787_3);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_2\ <= (Net_787_2);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= (not Net_787_1);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= (not Net_787_0);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_1\ <= ((not Net_787_1 and not Net_787_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_2\ <= ((not Net_787_1 and not Net_787_0 and Net_787_2));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_3\ <= ((not Net_787_1 and not Net_787_0 and Net_787_3 and Net_787_2));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_4\ <= ((not Net_787_4 and not Net_787_1 and not Net_787_0 and Net_787_3 and Net_787_2));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_5\ <= ((not Net_787_4 and not Net_787_1 and not Net_787_0 and Net_787_5 and Net_787_3 and Net_787_2));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_6\ <= ((not Net_787_4 and not Net_787_1 and not Net_787_0 and Net_787_6 and Net_787_5 and Net_787_3 and Net_787_2));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:albi_3\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:albi_3\ <= (\MODULE_6:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:agbi_3\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:agbi_3\ <= (\MODULE_6:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:lt_6\ <= (not Net_787_6);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_7\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:lt_7\ <= (not Net_787_6
	OR not Net_787_7);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_7\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:albi_2\' (cost = 4):
\MODULE_6:g1:a0:gx:u0:albi_2\ <= ((not \MODULE_6:g1:a0:gx:u0:gti_3\ and \MODULE_6:g1:a0:gx:u0:lti_2\)
	OR \MODULE_6:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:agbi_2\' (cost = 4):
\MODULE_6:g1:a0:gx:u0:agbi_2\ <= ((not \MODULE_6:g1:a0:gx:u0:lti_3\ and \MODULE_6:g1:a0:gx:u0:gti_2\)
	OR \MODULE_6:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:lt_3\ <= (not Net_787_3);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_4\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:lt_4\ <= ((not Net_787_4 and not Net_787_3));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_4\ <= (Net_787_4);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:albi_1\' (cost = 3):
\MODULE_6:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and \MODULE_6:g1:a0:gx:u0:lti_1\)
	OR \MODULE_6:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and \MODULE_6:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:agbi_1\' (cost = 3):
\MODULE_6:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_6:g1:a0:gx:u0:lti_3\ and not \MODULE_6:g1:a0:gx:u0:lti_2\ and \MODULE_6:g1:a0:gx:u0:gti_1\)
	OR \MODULE_6:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_6:g1:a0:gx:u0:lti_3\ and \MODULE_6:g1:a0:gx:u0:gti_2\));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_0\ <= (Net_787_0);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:gt_1\ <= (Net_787_0
	OR Net_787_1);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_9\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_9\ <= (Net_787_9);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_8\ <= (not Net_787_8);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_7\ <= (not Net_787_7);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_6\ <= (not Net_787_6);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_5\ <= (not Net_787_5);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_4\ <= (not Net_787_4);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_3\ <= (Net_787_3);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_2\ <= (Net_787_2);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= (not Net_787_1);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= (Net_787_0);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not Net_787_1 and Net_787_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_2\ <= ((not Net_787_1 and Net_787_2 and Net_787_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_3\ <= ((not Net_787_1 and Net_787_3 and Net_787_2 and Net_787_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_4\ <= ((not Net_787_4 and not Net_787_1 and Net_787_3 and Net_787_2 and Net_787_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_5\ <= ((not Net_787_5 and not Net_787_4 and not Net_787_1 and Net_787_3 and Net_787_2 and Net_787_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_6\ <= ((not Net_787_6 and not Net_787_5 and not Net_787_4 and not Net_787_1 and Net_787_3 and Net_787_2 and Net_787_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_6\ <= (Net_787_6);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_7\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_7\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:gt_7\ <= (Net_787_6
	OR Net_787_7);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_3\ <= (not Net_787_3);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_4\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:lt_4\ <= ((not Net_787_4 and not Net_787_3));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_4\ <= (Net_787_4);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:lt_0\ <= (not Net_787_0);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_1\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:lt_1\ <= ((not Net_787_1 and not Net_787_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_1\' (cost = 0):
\MODULE_7:g1:a0:gx:u0:gt_1\ <= (Net_787_1);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_8\ <= (Net_787_8);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_7\ <= (Net_787_7);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_6\ <= (Net_787_6);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_5\ <= (Net_787_5);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_4\ <= (not Net_787_4);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_3\ <= (not Net_787_3);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_2\ <= (not Net_787_2);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= (not Net_787_1);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= (not Net_787_0);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:eq_1\ <= ((not Net_787_1 and not Net_787_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:eq_2\ <= ((not Net_787_2 and not Net_787_1 and not Net_787_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:eq_3\ <= ((not Net_787_3 and not Net_787_2 and not Net_787_1 and not Net_787_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:eq_4\ <= ((not Net_787_4 and not Net_787_3 and not Net_787_2 and not Net_787_1 and not Net_787_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:eq_5\ <= ((not Net_787_4 and not Net_787_3 and not Net_787_2 and not Net_787_1 and not Net_787_0 and Net_787_5));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_8:g1:a0:gx:u0:eq_6\ <= ((not Net_787_4 and not Net_787_3 and not Net_787_2 and not Net_787_1 and not Net_787_0 and Net_787_6 and Net_787_5));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:albi_3\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:albi_3\ <= (\MODULE_8:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:agbi_3\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:agbi_3\ <= (\MODULE_8:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:lt_6\ <= (not Net_787_6);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_7\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:lt_7\ <= (not Net_787_6
	OR not Net_787_7);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_7\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:gt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:albi_2\' (cost = 4):
\MODULE_8:g1:a0:gx:u0:albi_2\ <= ((not \MODULE_8:g1:a0:gx:u0:gti_3\ and \MODULE_8:g1:a0:gx:u0:lti_2\)
	OR \MODULE_8:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:agbi_2\' (cost = 4):
\MODULE_8:g1:a0:gx:u0:agbi_2\ <= ((not \MODULE_8:g1:a0:gx:u0:lti_3\ and \MODULE_8:g1:a0:gx:u0:gti_2\)
	OR \MODULE_8:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:gt_3\ <= (Net_787_3);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:lt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_4\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:gt_4\ <= (Net_787_3
	OR Net_787_4);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:albi_1\' (cost = 3):
\MODULE_8:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and \MODULE_8:g1:a0:gx:u0:lti_1\)
	OR \MODULE_8:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and \MODULE_8:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:agbi_1\' (cost = 3):
\MODULE_8:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_8:g1:a0:gx:u0:lti_3\ and not \MODULE_8:g1:a0:gx:u0:lti_2\ and \MODULE_8:g1:a0:gx:u0:gti_1\)
	OR \MODULE_8:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_8:g1:a0:gx:u0:lti_3\ and \MODULE_8:g1:a0:gx:u0:gti_2\));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:gt_0\ <= (Net_787_0);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_8:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:gt_1\ <= (Net_787_0
	OR Net_787_1);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_6\ <= (ColCount_6);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_5\ <= (ColCount_5);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_4\ <= (not ColCount_4);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_3\ <= (not ColCount_3);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_2\ <= (ColCount_2);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= (not ColCount_1);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= (not ColCount_0);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_1\ <= ((not ColCount_1 and not ColCount_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_2\ <= ((not ColCount_1 and not ColCount_0 and ColCount_2));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_3\ <= ((not ColCount_3 and not ColCount_1 and not ColCount_0 and ColCount_2));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_4\ <= ((not ColCount_4 and not ColCount_3 and not ColCount_1 and not ColCount_0 and ColCount_2));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_5\ <= ((not ColCount_4 and not ColCount_3 and not ColCount_1 and not ColCount_0 and ColCount_5 and ColCount_2));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_3\ <= (ColCount_3);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_4\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:gt_4\ <= (ColCount_3
	OR ColCount_4);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:gt_0\ <= (ColCount_0);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_9:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:gt_1\ <= (ColCount_0
	OR ColCount_1);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_5\ <= (not ColCount_5);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_4\ <= (ColCount_4);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_2\ <= (not ColCount_2);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= (not ColCount_1);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_6\ <= (not ColCount_6);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:albi_2\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:albi_2\ <= (not ColCount_6);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:agbi_2\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:agbi_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:gt_3\ <= (ColCount_3);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_4\ <= (not ColCount_4);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_4\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:gt_4\ <= ((ColCount_4 and ColCount_3));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:albi_1\' (cost = 2):
\MODULE_10:g1:a0:gx:u0:albi_1\ <= (\MODULE_10:g1:a0:gx:u0:lti_1\
	OR not ColCount_6);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:agbi_1\' (cost = 2):
\MODULE_10:g1:a0:gx:u0:agbi_1\ <= ((ColCount_6 and \MODULE_10:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:gt_0\ <= (ColCount_0);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_10:g1:a0:gx:u0:gt_1\ <= (ColCount_0
	OR ColCount_1);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_5\ <= (not ColCount_5);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_4\ <= (ColCount_4);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_2\ <= (not ColCount_2);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:xnor_array_1\ <= (ColCount_1);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:lt_6\ <= (not ColCount_6);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:albi_2\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:albi_2\ <= (not ColCount_6);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:agbi_2\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:agbi_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:gt_3\ <= (ColCount_3);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:lt_4\ <= (not ColCount_4);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_4\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:gt_4\ <= ((ColCount_4 and ColCount_3));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:albi_1\' (cost = 2):
\MODULE_11:g1:a0:gx:u0:albi_1\ <= (\MODULE_11:g1:a0:gx:u0:lti_1\
	OR not ColCount_6);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:agbi_1\' (cost = 2):
\MODULE_11:g1:a0:gx:u0:agbi_1\ <= ((ColCount_6 and \MODULE_11:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:gt_0\ <= (ColCount_0);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_11:g1:a0:gx:u0:lt_1\ <= (not ColCount_1);

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_11:g1:a0:gx:u0:gt_1\ <= ((ColCount_1 and ColCount_0));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_5\ <= (not ColCount_5);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_4\ <= (ColCount_4);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_2\ <= (not ColCount_2);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:xnor_array_1\ <= (ColCount_1);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_6\ <= (not ColCount_6);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:albi_2\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:albi_2\ <= (not ColCount_6);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:agbi_2\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:agbi_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_3\ <= (not ColCount_3);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_4\' (cost = 2):
\MODULE_12:g1:a0:gx:u0:lt_4\ <= (not ColCount_3
	OR not ColCount_4);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:albi_1\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:albi_1\ <= (\MODULE_12:g1:a0:gx:u0:lti_1\
	OR not ColCount_6);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:agbi_1\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:agbi_1\ <= ((ColCount_6 and \MODULE_12:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:gt_0\ <= (ColCount_0);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_12:g1:a0:gx:u0:lt_1\ <= (not ColCount_1);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_12:g1:a0:gx:u0:gt_1\ <= ((ColCount_1 and ColCount_0));


Substituting virtuals - pass 2:

Note:  Virtual signal Net_608 with ( cost: 256 or cost_inv: 128)  > 90 or with size: 128 > 102 has been made a (soft) node.
Net_608 <= ((not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and not Net_607)
	OR (not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_601)
	OR (not Net_601 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_602)
	OR (not Net_600 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_601 and Net_602)
	OR (not Net_601 and not Net_602 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_603)
	OR (not Net_600 and not Net_602 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_601 and Net_603)
	OR (not Net_600 and not Net_601 and not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_602 and Net_603)
	OR (not Net_604 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_603)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_604)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_605 and not Net_606 and not Net_607 and Net_601 and Net_604)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_605 and not Net_606 and not Net_607 and Net_602 and Net_604)
	OR (not Net_603 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_604)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_605 and not Net_606 and not Net_607 and Net_603 and Net_604)
	OR (not Net_602 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_603 and Net_604)
	OR (not Net_601 and not Net_605 and not Net_606 and not Net_607 and Net_600 and Net_602 and Net_603 and Net_604)
	OR (not Net_600 and not Net_605 and not Net_606 and not Net_607 and Net_601 and Net_602 and Net_603 and Net_604)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_606 and not Net_607 and Net_600 and Net_605)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_604 and not Net_606 and not Net_607 and Net_601 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_604 and not Net_606 and not Net_607 and Net_602 and Net_605)
	OR (not Net_603 and not Net_604 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_604 and not Net_606 and not Net_607 and Net_603 and Net_605)
	OR (not Net_602 and not Net_604 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_603 and Net_605)
	OR (not Net_601 and not Net_604 and not Net_606 and not Net_607 and Net_600 and Net_602 and Net_603 and Net_605)
	OR (not Net_600 and not Net_604 and not Net_606 and not Net_607 and Net_601 and Net_602 and Net_603 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_606 and not Net_607 and Net_604 and Net_605)
	OR (not Net_602 and not Net_603 and not Net_606 and not Net_607 and Net_600 and Net_601 and Net_604 and Net_605)
	OR (not Net_601 and not Net_603 and not Net_606 and not Net_607 and Net_600 and Net_602 and Net_604 and Net_605)
	OR (not Net_600 and not Net_603 and not Net_606 and not Net_607 and Net_601 and Net_602 and Net_604 and Net_605)
	OR (not Net_601 and not Net_602 and not Net_606 and not Net_607 and Net_600 and Net_603 and Net_604 and Net_605)
	OR (not Net_600 and not Net_602 and not Net_606 and not Net_607 and Net_601 and Net_603 and Net_604 and Net_605)
	OR (not Net_600 and not Net_601 and not Net_606 and not Net_607 and Net_602 and Net_603 and Net_604 and Net_605)
	OR (not Net_606 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_603 and Net_604 and Net_605)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_607 and Net_600 and Net_606)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_607 and Net_601 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_604 and not Net_605 and not Net_607 and Net_602 and Net_606)
	OR (not Net_603 and not Net_604 and not Net_605 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_604 and not Net_605 and not Net_607 and Net_603 and Net_606)
	OR (not Net_602 and not Net_604 and not Net_605 and not Net_607 and Net_600 and Net_601 and Net_603 and Net_606)
	OR (not Net_601 and not Net_604 and not Net_605 and not Net_607 and Net_600 and Net_602 and Net_603 and Net_606)
	OR (not Net_600 and not Net_604 and not Net_605 and not Net_607 and Net_601 and Net_602 and Net_603 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_605 and not Net_607 and Net_604 and Net_606)
	OR (not Net_602 and not Net_603 and not Net_605 and not Net_607 and Net_600 and Net_601 and Net_604 and Net_606)
	OR (not Net_601 and not Net_603 and not Net_605 and not Net_607 and Net_600 and Net_602 and Net_604 and Net_606)
	OR (not Net_600 and not Net_603 and not Net_605 and not Net_607 and Net_601 and Net_602 and Net_604 and Net_606)
	OR (not Net_601 and not Net_602 and not Net_605 and not Net_607 and Net_600 and Net_603 and Net_604 and Net_606)
	OR (not Net_600 and not Net_602 and not Net_605 and not Net_607 and Net_601 and Net_603 and Net_604 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_605 and not Net_607 and Net_602 and Net_603 and Net_604 and Net_606)
	OR (not Net_605 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_603 and Net_604 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_607 and Net_605 and Net_606)
	OR (not Net_602 and not Net_603 and not Net_604 and not Net_607 and Net_600 and Net_601 and Net_605 and Net_606)
	OR (not Net_601 and not Net_603 and not Net_604 and not Net_607 and Net_600 and Net_602 and Net_605 and Net_606)
	OR (not Net_600 and not Net_603 and not Net_604 and not Net_607 and Net_601 and Net_602 and Net_605 and Net_606)
	OR (not Net_601 and not Net_602 and not Net_604 and not Net_607 and Net_600 and Net_603 and Net_605 and Net_606)
	OR (not Net_600 and not Net_602 and not Net_604 and not Net_607 and Net_601 and Net_603 and Net_605 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_604 and not Net_607 and Net_602 and Net_603 and Net_605 and Net_606)
	OR (not Net_604 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_603 and Net_605 and Net_606)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_607 and Net_600 and Net_604 and Net_605 and Net_606)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_607 and Net_601 and Net_604 and Net_605 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_607 and Net_602 and Net_604 and Net_605 and Net_606)
	OR (not Net_603 and not Net_607 and Net_600 and Net_601 and Net_602 and Net_604 and Net_605 and Net_606)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_607 and Net_603 and Net_604 and Net_605 and Net_606)
	OR (not Net_602 and not Net_607 and Net_600 and Net_601 and Net_603 and Net_604 and Net_605 and Net_606)
	OR (not Net_601 and not Net_607 and Net_600 and Net_602 and Net_603 and Net_604 and Net_605 and Net_606)
	OR (not Net_600 and not Net_607 and Net_601 and Net_602 and Net_603 and Net_604 and Net_605 and Net_606)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and Net_600 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and Net_601 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_604 and not Net_605 and not Net_606 and Net_602 and Net_607)
	OR (not Net_603 and not Net_604 and not Net_605 and not Net_606 and Net_600 and Net_601 and Net_602 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_604 and not Net_605 and not Net_606 and Net_603 and Net_607)
	OR (not Net_602 and not Net_604 and not Net_605 and not Net_606 and Net_600 and Net_601 and Net_603 and Net_607)
	OR (not Net_601 and not Net_604 and not Net_605 and not Net_606 and Net_600 and Net_602 and Net_603 and Net_607)
	OR (not Net_600 and not Net_604 and not Net_605 and not Net_606 and Net_601 and Net_602 and Net_603 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_605 and not Net_606 and Net_604 and Net_607)
	OR (not Net_602 and not Net_603 and not Net_605 and not Net_606 and Net_600 and Net_601 and Net_604 and Net_607)
	OR (not Net_601 and not Net_603 and not Net_605 and not Net_606 and Net_600 and Net_602 and Net_604 and Net_607)
	OR (not Net_600 and not Net_603 and not Net_605 and not Net_606 and Net_601 and Net_602 and Net_604 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_605 and not Net_606 and Net_600 and Net_603 and Net_604 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_605 and not Net_606 and Net_601 and Net_603 and Net_604 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_605 and not Net_606 and Net_602 and Net_603 and Net_604 and Net_607)
	OR (not Net_605 and not Net_606 and Net_600 and Net_601 and Net_602 and Net_603 and Net_604 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_606 and Net_605 and Net_607)
	OR (not Net_602 and not Net_603 and not Net_604 and not Net_606 and Net_600 and Net_601 and Net_605 and Net_607)
	OR (not Net_601 and not Net_603 and not Net_604 and not Net_606 and Net_600 and Net_602 and Net_605 and Net_607)
	OR (not Net_600 and not Net_603 and not Net_604 and not Net_606 and Net_601 and Net_602 and Net_605 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_604 and not Net_606 and Net_600 and Net_603 and Net_605 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_604 and not Net_606 and Net_601 and Net_603 and Net_605 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_604 and not Net_606 and Net_602 and Net_603 and Net_605 and Net_607)
	OR (not Net_604 and not Net_606 and Net_600 and Net_601 and Net_602 and Net_603 and Net_605 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_606 and Net_600 and Net_604 and Net_605 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_606 and Net_601 and Net_604 and Net_605 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_606 and Net_602 and Net_604 and Net_605 and Net_607)
	OR (not Net_603 and not Net_606 and Net_600 and Net_601 and Net_602 and Net_604 and Net_605 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_606 and Net_603 and Net_604 and Net_605 and Net_607)
	OR (not Net_602 and not Net_606 and Net_600 and Net_601 and Net_603 and Net_604 and Net_605 and Net_607)
	OR (not Net_601 and not Net_606 and Net_600 and Net_602 and Net_603 and Net_604 and Net_605 and Net_607)
	OR (not Net_600 and not Net_606 and Net_601 and Net_602 and Net_603 and Net_604 and Net_605 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and not Net_604 and not Net_605 and Net_606 and Net_607)
	OR (not Net_602 and not Net_603 and not Net_604 and not Net_605 and Net_600 and Net_601 and Net_606 and Net_607)
	OR (not Net_601 and not Net_603 and not Net_604 and not Net_605 and Net_600 and Net_602 and Net_606 and Net_607)
	OR (not Net_600 and not Net_603 and not Net_604 and not Net_605 and Net_601 and Net_602 and Net_606 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_604 and not Net_605 and Net_600 and Net_603 and Net_606 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_604 and not Net_605 and Net_601 and Net_603 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_604 and not Net_605 and Net_602 and Net_603 and Net_606 and Net_607)
	OR (not Net_604 and not Net_605 and Net_600 and Net_601 and Net_602 and Net_603 and Net_606 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_605 and Net_600 and Net_604 and Net_606 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_605 and Net_601 and Net_604 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_605 and Net_602 and Net_604 and Net_606 and Net_607)
	OR (not Net_603 and not Net_605 and Net_600 and Net_601 and Net_602 and Net_604 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_605 and Net_603 and Net_604 and Net_606 and Net_607)
	OR (not Net_602 and not Net_605 and Net_600 and Net_601 and Net_603 and Net_604 and Net_606 and Net_607)
	OR (not Net_601 and not Net_605 and Net_600 and Net_602 and Net_603 and Net_604 and Net_606 and Net_607)
	OR (not Net_600 and not Net_605 and Net_601 and Net_602 and Net_603 and Net_604 and Net_606 and Net_607)
	OR (not Net_601 and not Net_602 and not Net_603 and not Net_604 and Net_600 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_602 and not Net_603 and not Net_604 and Net_601 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_603 and not Net_604 and Net_602 and Net_605 and Net_606 and Net_607)
	OR (not Net_603 and not Net_604 and Net_600 and Net_601 and Net_602 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_604 and Net_603 and Net_605 and Net_606 and Net_607)
	OR (not Net_602 and not Net_604 and Net_600 and Net_601 and Net_603 and Net_605 and Net_606 and Net_607)
	OR (not Net_601 and not Net_604 and Net_600 and Net_602 and Net_603 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_604 and Net_601 and Net_602 and Net_603 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and not Net_602 and not Net_603 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_602 and not Net_603 and Net_600 and Net_601 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_601 and not Net_603 and Net_600 and Net_602 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_603 and Net_601 and Net_602 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_601 and not Net_602 and Net_600 and Net_603 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_602 and Net_601 and Net_603 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (not Net_600 and not Net_601 and Net_602 and Net_603 and Net_604 and Net_605 and Net_606 and Net_607)
	OR (Net_600 and Net_601 and Net_602 and Net_603 and Net_604 and Net_605 and Net_606 and Net_607));

Note:  Virtual signal Net_619 with ( cost: 256 or cost_inv: 128)  > 90 or with size: 128 > 102 has been made a (soft) node.
Net_619 <= ((not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and not Net_616)
	OR (not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_610)
	OR (not Net_610 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_611)
	OR (not Net_609 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_610 and Net_611)
	OR (not Net_610 and not Net_611 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_612)
	OR (not Net_609 and not Net_611 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_610 and Net_612)
	OR (not Net_609 and not Net_610 and not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_611 and Net_612)
	OR (not Net_613 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_612)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_613)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_614 and not Net_615 and not Net_616 and Net_610 and Net_613)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_614 and not Net_615 and not Net_616 and Net_611 and Net_613)
	OR (not Net_612 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_613)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_614 and not Net_615 and not Net_616 and Net_612 and Net_613)
	OR (not Net_611 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_612 and Net_613)
	OR (not Net_610 and not Net_614 and not Net_615 and not Net_616 and Net_609 and Net_611 and Net_612 and Net_613)
	OR (not Net_609 and not Net_614 and not Net_615 and not Net_616 and Net_610 and Net_611 and Net_612 and Net_613)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_615 and not Net_616 and Net_609 and Net_614)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_613 and not Net_615 and not Net_616 and Net_610 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_613 and not Net_615 and not Net_616 and Net_611 and Net_614)
	OR (not Net_612 and not Net_613 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_613 and not Net_615 and not Net_616 and Net_612 and Net_614)
	OR (not Net_611 and not Net_613 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_612 and Net_614)
	OR (not Net_610 and not Net_613 and not Net_615 and not Net_616 and Net_609 and Net_611 and Net_612 and Net_614)
	OR (not Net_609 and not Net_613 and not Net_615 and not Net_616 and Net_610 and Net_611 and Net_612 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_615 and not Net_616 and Net_613 and Net_614)
	OR (not Net_611 and not Net_612 and not Net_615 and not Net_616 and Net_609 and Net_610 and Net_613 and Net_614)
	OR (not Net_610 and not Net_612 and not Net_615 and not Net_616 and Net_609 and Net_611 and Net_613 and Net_614)
	OR (not Net_609 and not Net_612 and not Net_615 and not Net_616 and Net_610 and Net_611 and Net_613 and Net_614)
	OR (not Net_610 and not Net_611 and not Net_615 and not Net_616 and Net_609 and Net_612 and Net_613 and Net_614)
	OR (not Net_609 and not Net_611 and not Net_615 and not Net_616 and Net_610 and Net_612 and Net_613 and Net_614)
	OR (not Net_609 and not Net_610 and not Net_615 and not Net_616 and Net_611 and Net_612 and Net_613 and Net_614)
	OR (not Net_615 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_612 and Net_613 and Net_614)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_616 and Net_609 and Net_615)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_616 and Net_610 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_613 and not Net_614 and not Net_616 and Net_611 and Net_615)
	OR (not Net_612 and not Net_613 and not Net_614 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_613 and not Net_614 and not Net_616 and Net_612 and Net_615)
	OR (not Net_611 and not Net_613 and not Net_614 and not Net_616 and Net_609 and Net_610 and Net_612 and Net_615)
	OR (not Net_610 and not Net_613 and not Net_614 and not Net_616 and Net_609 and Net_611 and Net_612 and Net_615)
	OR (not Net_609 and not Net_613 and not Net_614 and not Net_616 and Net_610 and Net_611 and Net_612 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_614 and not Net_616 and Net_613 and Net_615)
	OR (not Net_611 and not Net_612 and not Net_614 and not Net_616 and Net_609 and Net_610 and Net_613 and Net_615)
	OR (not Net_610 and not Net_612 and not Net_614 and not Net_616 and Net_609 and Net_611 and Net_613 and Net_615)
	OR (not Net_609 and not Net_612 and not Net_614 and not Net_616 and Net_610 and Net_611 and Net_613 and Net_615)
	OR (not Net_610 and not Net_611 and not Net_614 and not Net_616 and Net_609 and Net_612 and Net_613 and Net_615)
	OR (not Net_609 and not Net_611 and not Net_614 and not Net_616 and Net_610 and Net_612 and Net_613 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_614 and not Net_616 and Net_611 and Net_612 and Net_613 and Net_615)
	OR (not Net_614 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_612 and Net_613 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_616 and Net_614 and Net_615)
	OR (not Net_611 and not Net_612 and not Net_613 and not Net_616 and Net_609 and Net_610 and Net_614 and Net_615)
	OR (not Net_610 and not Net_612 and not Net_613 and not Net_616 and Net_609 and Net_611 and Net_614 and Net_615)
	OR (not Net_609 and not Net_612 and not Net_613 and not Net_616 and Net_610 and Net_611 and Net_614 and Net_615)
	OR (not Net_610 and not Net_611 and not Net_613 and not Net_616 and Net_609 and Net_612 and Net_614 and Net_615)
	OR (not Net_609 and not Net_611 and not Net_613 and not Net_616 and Net_610 and Net_612 and Net_614 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_613 and not Net_616 and Net_611 and Net_612 and Net_614 and Net_615)
	OR (not Net_613 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_612 and Net_614 and Net_615)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_616 and Net_609 and Net_613 and Net_614 and Net_615)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_616 and Net_610 and Net_613 and Net_614 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_616 and Net_611 and Net_613 and Net_614 and Net_615)
	OR (not Net_612 and not Net_616 and Net_609 and Net_610 and Net_611 and Net_613 and Net_614 and Net_615)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_616 and Net_612 and Net_613 and Net_614 and Net_615)
	OR (not Net_611 and not Net_616 and Net_609 and Net_610 and Net_612 and Net_613 and Net_614 and Net_615)
	OR (not Net_610 and not Net_616 and Net_609 and Net_611 and Net_612 and Net_613 and Net_614 and Net_615)
	OR (not Net_609 and not Net_616 and Net_610 and Net_611 and Net_612 and Net_613 and Net_614 and Net_615)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and Net_609 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and Net_610 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_613 and not Net_614 and not Net_615 and Net_611 and Net_616)
	OR (not Net_612 and not Net_613 and not Net_614 and not Net_615 and Net_609 and Net_610 and Net_611 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_613 and not Net_614 and not Net_615 and Net_612 and Net_616)
	OR (not Net_611 and not Net_613 and not Net_614 and not Net_615 and Net_609 and Net_610 and Net_612 and Net_616)
	OR (not Net_610 and not Net_613 and not Net_614 and not Net_615 and Net_609 and Net_611 and Net_612 and Net_616)
	OR (not Net_609 and not Net_613 and not Net_614 and not Net_615 and Net_610 and Net_611 and Net_612 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_614 and not Net_615 and Net_613 and Net_616)
	OR (not Net_611 and not Net_612 and not Net_614 and not Net_615 and Net_609 and Net_610 and Net_613 and Net_616)
	OR (not Net_610 and not Net_612 and not Net_614 and not Net_615 and Net_609 and Net_611 and Net_613 and Net_616)
	OR (not Net_609 and not Net_612 and not Net_614 and not Net_615 and Net_610 and Net_611 and Net_613 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_614 and not Net_615 and Net_609 and Net_612 and Net_613 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_614 and not Net_615 and Net_610 and Net_612 and Net_613 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_614 and not Net_615 and Net_611 and Net_612 and Net_613 and Net_616)
	OR (not Net_614 and not Net_615 and Net_609 and Net_610 and Net_611 and Net_612 and Net_613 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_615 and Net_614 and Net_616)
	OR (not Net_611 and not Net_612 and not Net_613 and not Net_615 and Net_609 and Net_610 and Net_614 and Net_616)
	OR (not Net_610 and not Net_612 and not Net_613 and not Net_615 and Net_609 and Net_611 and Net_614 and Net_616)
	OR (not Net_609 and not Net_612 and not Net_613 and not Net_615 and Net_610 and Net_611 and Net_614 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_613 and not Net_615 and Net_609 and Net_612 and Net_614 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_613 and not Net_615 and Net_610 and Net_612 and Net_614 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_613 and not Net_615 and Net_611 and Net_612 and Net_614 and Net_616)
	OR (not Net_613 and not Net_615 and Net_609 and Net_610 and Net_611 and Net_612 and Net_614 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_615 and Net_609 and Net_613 and Net_614 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_615 and Net_610 and Net_613 and Net_614 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_615 and Net_611 and Net_613 and Net_614 and Net_616)
	OR (not Net_612 and not Net_615 and Net_609 and Net_610 and Net_611 and Net_613 and Net_614 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_615 and Net_612 and Net_613 and Net_614 and Net_616)
	OR (not Net_611 and not Net_615 and Net_609 and Net_610 and Net_612 and Net_613 and Net_614 and Net_616)
	OR (not Net_610 and not Net_615 and Net_609 and Net_611 and Net_612 and Net_613 and Net_614 and Net_616)
	OR (not Net_609 and not Net_615 and Net_610 and Net_611 and Net_612 and Net_613 and Net_614 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and not Net_613 and not Net_614 and Net_615 and Net_616)
	OR (not Net_611 and not Net_612 and not Net_613 and not Net_614 and Net_609 and Net_610 and Net_615 and Net_616)
	OR (not Net_610 and not Net_612 and not Net_613 and not Net_614 and Net_609 and Net_611 and Net_615 and Net_616)
	OR (not Net_609 and not Net_612 and not Net_613 and not Net_614 and Net_610 and Net_611 and Net_615 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_613 and not Net_614 and Net_609 and Net_612 and Net_615 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_613 and not Net_614 and Net_610 and Net_612 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_613 and not Net_614 and Net_611 and Net_612 and Net_615 and Net_616)
	OR (not Net_613 and not Net_614 and Net_609 and Net_610 and Net_611 and Net_612 and Net_615 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_614 and Net_609 and Net_613 and Net_615 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_614 and Net_610 and Net_613 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_614 and Net_611 and Net_613 and Net_615 and Net_616)
	OR (not Net_612 and not Net_614 and Net_609 and Net_610 and Net_611 and Net_613 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_614 and Net_612 and Net_613 and Net_615 and Net_616)
	OR (not Net_611 and not Net_614 and Net_609 and Net_610 and Net_612 and Net_613 and Net_615 and Net_616)
	OR (not Net_610 and not Net_614 and Net_609 and Net_611 and Net_612 and Net_613 and Net_615 and Net_616)
	OR (not Net_609 and not Net_614 and Net_610 and Net_611 and Net_612 and Net_613 and Net_615 and Net_616)
	OR (not Net_610 and not Net_611 and not Net_612 and not Net_613 and Net_609 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_611 and not Net_612 and not Net_613 and Net_610 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_612 and not Net_613 and Net_611 and Net_614 and Net_615 and Net_616)
	OR (not Net_612 and not Net_613 and Net_609 and Net_610 and Net_611 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_613 and Net_612 and Net_614 and Net_615 and Net_616)
	OR (not Net_611 and not Net_613 and Net_609 and Net_610 and Net_612 and Net_614 and Net_615 and Net_616)
	OR (not Net_610 and not Net_613 and Net_609 and Net_611 and Net_612 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_613 and Net_610 and Net_611 and Net_612 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and not Net_611 and not Net_612 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_611 and not Net_612 and Net_609 and Net_610 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_610 and not Net_612 and Net_609 and Net_611 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_612 and Net_610 and Net_611 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_610 and not Net_611 and Net_609 and Net_612 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_611 and Net_610 and Net_612 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (not Net_609 and not Net_610 and Net_611 and Net_612 and Net_613 and Net_614 and Net_615 and Net_616)
	OR (Net_609 and Net_610 and Net_611 and Net_612 and Net_613 and Net_614 and Net_615 and Net_616));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_9\' (cost = 1):
\MODULE_7:g1:a0:gx:u0:eq_9\ <= ((not Net_787_8 and Net_787_9));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_9:g1:a0:gx:u0:eq_6\ <= ((not ColCount_4 and not ColCount_3 and not ColCount_1 and not ColCount_0 and ColCount_5 and ColCount_6 and ColCount_2));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:s_9\' (cost = 3):
\VerticalCounter_1:MODULE_1:g2:a0:s_9\ <= ((not Net_787_8 and Net_787_9)
	OR (not \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_787_9)
	OR (not Net_787_9 and Net_787_8 and \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_787_1 and Net_787_0));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\VerticalCounter_1:MODULE_1:g2:a0:s_1\ <= ((not Net_787_0 and Net_787_1)
	OR (not Net_787_1 and Net_787_0));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:albi_0\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:albi_0\ <= ((not \MODULE_4:g1:a0:gx:u0:gti_3\ and not \MODULE_4:g1:a0:gx:u0:gti_2\ and not \MODULE_4:g1:a0:gx:u0:gti_1\ and \MODULE_4:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_4:g1:a0:gx:u0:gti_3\ and \MODULE_4:g1:a0:gx:u0:lti_2\)
	OR \MODULE_4:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_4:g1:a0:gx:u0:gti_3\ and not \MODULE_4:g1:a0:gx:u0:gti_2\ and \MODULE_4:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for '\MODULE_5:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_5:g1:a0:gx:u0:eq_2\ <= ((Net_655_2 and Net_655_1 and Net_655_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:agbi_0\' (cost = 4):
\MODULE_6:g1:a0:gx:u0:agbi_0\ <= ((not \MODULE_6:g1:a0:gx:u0:lti_3\ and not \MODULE_6:g1:a0:gx:u0:lti_2\ and not \MODULE_6:g1:a0:gx:u0:lti_1\ and \MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (not \MODULE_6:g1:a0:gx:u0:lti_3\ and \MODULE_6:g1:a0:gx:u0:gti_2\)
	OR \MODULE_6:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_6:g1:a0:gx:u0:lti_3\ and not \MODULE_6:g1:a0:gx:u0:lti_2\ and \MODULE_6:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_655_1 and Net_655_0));

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:s_1\' (cost = 2):
\CharacterCounter:MODULE_2:g2:a0:s_1\ <= ((not Net_655_0 and Net_655_1)
	OR (not Net_655_1 and Net_655_0));

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_655_2 and Net_655_1 and Net_655_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:albi_0\' (cost = 4):
\MODULE_8:g1:a0:gx:u0:albi_0\ <= ((not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_8:g1:a0:gx:u0:gti_1\ and \MODULE_8:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and \MODULE_8:g1:a0:gx:u0:lti_2\)
	OR \MODULE_8:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and \MODULE_8:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:albi_0\' (cost = 2):
\MODULE_10:g1:a0:gx:u0:albi_0\ <= (not ColCount_6
	OR (not \MODULE_10:g1:a0:gx:u0:gti_1\ and \MODULE_10:g1:a0:gx:u0:lti_0\)
	OR \MODULE_10:g1:a0:gx:u0:lti_1\);

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((ColCount_1 and ColCount_0));

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:s_1\' (cost = 2):
\HorizontalCounter_1:MODULE_3:g2:a0:s_1\ <= ((not ColCount_0 and ColCount_1)
	OR (not ColCount_1 and ColCount_0));

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_11:g1:a0:gx:u0:albi_0\' (cost = 2):
\MODULE_11:g1:a0:gx:u0:albi_0\ <= (not ColCount_6
	OR (not \MODULE_11:g1:a0:gx:u0:gti_1\ and \MODULE_11:g1:a0:gx:u0:lti_0\)
	OR \MODULE_11:g1:a0:gx:u0:lti_1\);

Note:  Expanding virtual equation for '\MODULE_12:g1:a0:gx:u0:agbi_0\' (cost = 3):
\MODULE_12:g1:a0:gx:u0:agbi_0\ <= ((not \MODULE_12:g1:a0:gx:u0:lti_1\ and ColCount_6 and \MODULE_12:g1:a0:gx:u0:gti_0\)
	OR (ColCount_6 and \MODULE_12:g1:a0:gx:u0:gti_1\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_773' (cost = 2):
Net_773 <= ((not \MODULE_11:g1:a0:gx:u0:lti_1\ and not \MODULE_11:g1:a0:gx:u0:lti_0\ and ColCount_6)
	OR (not \MODULE_11:g1:a0:gx:u0:lti_1\ and ColCount_6 and \MODULE_11:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for 'Net_775' (cost = 6):
Net_775 <= ((not \MODULE_12:g1:a0:gx:u0:gti_1\ and not \MODULE_12:g1:a0:gx:u0:gti_0\)
	OR (not \MODULE_12:g1:a0:gx:u0:gti_1\ and \MODULE_12:g1:a0:gx:u0:lti_1\)
	OR not ColCount_6);

Note:  Expanding virtual equation for 'Net_792' (cost = 4):
Net_792 <= ((not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_4:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and \MODULE_4:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and \MODULE_4:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and \MODULE_4:g1:a0:gx:u0:gti_3\));

Note:  Expanding virtual equation for 'Net_794' (cost = 16):
Net_794 <= ((not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and \MODULE_6:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and \MODULE_6:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_6:g1:a0:gx:u0:gti_3\ and \MODULE_6:g1:a0:gx:u0:lti_3\));

Note:  Virtual signal Net_788 with ( cost: 720 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_788 <= ((not Net_787_8 and Net_787_9 and \MODULE_7:g1:a0:gx:u0:eqi_0\));

Note:  Virtual signal lineClear with ( cost: 91 or cost_inv: 7)  > 90 or with size: 1 > 102 has been made a (soft) node.
lineClear <= ((not ColCount_4 and not ColCount_3 and not ColCount_1 and not ColCount_0 and ColCount_5 and ColCount_6 and ColCount_2));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_787_2 and Net_787_1 and Net_787_0));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:s_2\' (cost = 3):
\VerticalCounter_1:MODULE_1:g2:a0:s_2\ <= ((not Net_787_1 and Net_787_2)
	OR (not Net_787_0 and Net_787_2)
	OR (not Net_787_2 and Net_787_1 and Net_787_0));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Virtual signal CharClk with ( cost: 196 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
CharClk <= ((Net_655_2 and Net_655_1 and Net_655_0));

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:s_2\' (cost = 3):
\CharacterCounter:MODULE_2:g2:a0:s_2\ <= ((not Net_655_1 and Net_655_2)
	OR (not Net_655_0 and Net_655_2)
	OR (not Net_655_2 and Net_655_1 and Net_655_0));

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'VBlank' (cost = 4):
VBlank <= ((not \MODULE_8:g1:a0:gx:u0:lti_3\ and not \MODULE_8:g1:a0:gx:u0:lti_2\ and not \MODULE_8:g1:a0:gx:u0:lti_1\ and not \MODULE_8:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_8:g1:a0:gx:u0:lti_3\ and not \MODULE_8:g1:a0:gx:u0:lti_2\ and not \MODULE_8:g1:a0:gx:u0:lti_1\ and \MODULE_8:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_8:g1:a0:gx:u0:lti_3\ and not \MODULE_8:g1:a0:gx:u0:lti_2\ and \MODULE_8:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_8:g1:a0:gx:u0:lti_3\ and \MODULE_8:g1:a0:gx:u0:gti_3\));

Note:  Expanding virtual equation for 'HorBlank' (cost = 12):
HorBlank <= ((not \MODULE_10:g1:a0:gx:u0:lti_1\ and not \MODULE_10:g1:a0:gx:u0:lti_0\ and ColCount_6)
	OR (not \MODULE_10:g1:a0:gx:u0:lti_1\ and ColCount_6 and \MODULE_10:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((ColCount_2 and ColCount_1 and ColCount_0));

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:s_2\' (cost = 3):
\HorizontalCounter_1:MODULE_3:g2:a0:s_2\ <= ((not ColCount_1 and ColCount_2)
	OR (not ColCount_0 and ColCount_2)
	OR (not ColCount_2 and ColCount_1 and ColCount_0));

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for 'HorSync' (cost = 9):
HorSync <= ((not \MODULE_11:g1:a0:gx:u0:lti_1\ and not \MODULE_11:g1:a0:gx:u0:lti_0\ and not \MODULE_12:g1:a0:gx:u0:gti_1\ and not \MODULE_12:g1:a0:gx:u0:gti_0\ and ColCount_6)
	OR (not \MODULE_11:g1:a0:gx:u0:lti_1\ and not \MODULE_11:g1:a0:gx:u0:lti_0\ and not \MODULE_12:g1:a0:gx:u0:gti_1\ and ColCount_6 and \MODULE_12:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_11:g1:a0:gx:u0:lti_1\ and not \MODULE_12:g1:a0:gx:u0:gti_1\ and not \MODULE_12:g1:a0:gx:u0:gti_0\ and ColCount_6 and \MODULE_11:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_11:g1:a0:gx:u0:lti_1\ and not \MODULE_12:g1:a0:gx:u0:gti_1\ and ColCount_6 and \MODULE_11:g1:a0:gx:u0:gti_1\ and \MODULE_12:g1:a0:gx:u0:lti_1\));

Note:  Virtual signal VertSync with ( cost: 112 or cost_inv: 8)  > 90 or with size: 16 > 102 has been made a (soft) node.
VertSync <= ((not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_4:g1:a0:gx:u0:lti_0\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_4:g1:a0:gx:u0:lti_0\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and \MODULE_6:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_4:g1:a0:gx:u0:lti_0\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and \MODULE_6:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_4:g1:a0:gx:u0:lti_0\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and \MODULE_6:g1:a0:gx:u0:lti_3\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_0\ and \MODULE_4:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and \MODULE_4:g1:a0:gx:u0:gti_1\ and \MODULE_6:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and \MODULE_4:g1:a0:gx:u0:gti_1\ and \MODULE_6:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_4:g1:a0:gx:u0:lti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and \MODULE_4:g1:a0:gx:u0:gti_1\ and \MODULE_6:g1:a0:gx:u0:lti_3\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_0\ and \MODULE_4:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and \MODULE_4:g1:a0:gx:u0:gti_2\ and \MODULE_6:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and \MODULE_4:g1:a0:gx:u0:gti_2\ and \MODULE_6:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_4:g1:a0:gx:u0:lti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and \MODULE_4:g1:a0:gx:u0:gti_2\ and \MODULE_6:g1:a0:gx:u0:lti_3\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and not \MODULE_6:g1:a0:gx:u0:gti_0\ and \MODULE_4:g1:a0:gx:u0:gti_3\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and not \MODULE_6:g1:a0:gx:u0:gti_1\ and \MODULE_4:g1:a0:gx:u0:gti_3\ and \MODULE_6:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_2\ and \MODULE_4:g1:a0:gx:u0:gti_3\ and \MODULE_6:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_4:g1:a0:gx:u0:lti_3\ and not \MODULE_6:g1:a0:gx:u0:gti_3\ and \MODULE_4:g1:a0:gx:u0:gti_3\ and \MODULE_6:g1:a0:gx:u0:lti_3\));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_787_3 and Net_787_2 and Net_787_1 and Net_787_0));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:s_3\' (cost = 4):
\VerticalCounter_1:MODULE_1:g2:a0:s_3\ <= ((not Net_787_2 and Net_787_3)
	OR (not Net_787_1 and Net_787_3)
	OR (not Net_787_0 and Net_787_3)
	OR (not Net_787_3 and Net_787_2 and Net_787_1 and Net_787_0));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Virtual signal Net_722 with ( cost: 108 or cost_inv: -1)  > 90 or with size: 12 > 102 has been made a (soft) node.
Net_722 <= ((not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_8:g1:a0:gx:u0:gti_1\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and \MODULE_8:g1:a0:gx:u0:lti_0\ and \MODULE_10:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_8:g1:a0:gx:u0:gti_1\ and \MODULE_8:g1:a0:gx:u0:lti_0\ and \MODULE_10:g1:a0:gx:u0:lti_1\)
	OR (not ColCount_6 and not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_8:g1:a0:gx:u0:gti_1\ and \MODULE_8:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and \MODULE_8:g1:a0:gx:u0:lti_1\ and \MODULE_10:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and \MODULE_8:g1:a0:gx:u0:lti_1\ and \MODULE_10:g1:a0:gx:u0:lti_1\)
	OR (not ColCount_6 and not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_8:g1:a0:gx:u0:gti_2\ and \MODULE_8:g1:a0:gx:u0:lti_1\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and not \MODULE_10:g1:a0:gx:u0:gti_1\ and \MODULE_8:g1:a0:gx:u0:lti_2\ and \MODULE_10:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_8:g1:a0:gx:u0:gti_3\ and \MODULE_8:g1:a0:gx:u0:lti_2\ and \MODULE_10:g1:a0:gx:u0:lti_1\)
	OR (not ColCount_6 and not \MODULE_8:g1:a0:gx:u0:gti_3\ and \MODULE_8:g1:a0:gx:u0:lti_2\)
	OR (not \MODULE_10:g1:a0:gx:u0:gti_1\ and \MODULE_8:g1:a0:gx:u0:lti_3\ and \MODULE_10:g1:a0:gx:u0:lti_0\)
	OR (\MODULE_8:g1:a0:gx:u0:lti_3\ and \MODULE_10:g1:a0:gx:u0:lti_1\)
	OR (not ColCount_6 and \MODULE_8:g1:a0:gx:u0:lti_3\));

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((ColCount_3 and ColCount_2 and ColCount_1 and ColCount_0));

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:s_3\' (cost = 4):
\HorizontalCounter_1:MODULE_3:g2:a0:s_3\ <= ((not ColCount_2 and ColCount_3)
	OR (not ColCount_1 and ColCount_3)
	OR (not ColCount_0 and ColCount_3)
	OR (not ColCount_3 and ColCount_2 and ColCount_1 and ColCount_0));

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_787_4 and Net_787_3 and Net_787_2 and Net_787_1 and Net_787_0));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:s_4\' (cost = 5):
\VerticalCounter_1:MODULE_1:g2:a0:s_4\ <= ((not Net_787_3 and Net_787_4)
	OR (not Net_787_2 and Net_787_4)
	OR (not Net_787_1 and Net_787_4)
	OR (not Net_787_0 and Net_787_4)
	OR (not Net_787_4 and Net_787_3 and Net_787_2 and Net_787_1 and Net_787_0));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((ColCount_4 and ColCount_3 and ColCount_2 and ColCount_1 and ColCount_0));

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:s_4\' (cost = 5):
\HorizontalCounter_1:MODULE_3:g2:a0:s_4\ <= ((not ColCount_3 and ColCount_4)
	OR (not ColCount_2 and ColCount_4)
	OR (not ColCount_1 and ColCount_4)
	OR (not ColCount_0 and ColCount_4)
	OR (not ColCount_4 and ColCount_3 and ColCount_2 and ColCount_1 and ColCount_0));

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_787_5 and Net_787_4 and Net_787_3 and Net_787_2 and Net_787_1 and Net_787_0));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:s_5\' (cost = 6):
\VerticalCounter_1:MODULE_1:g2:a0:s_5\ <= ((not Net_787_4 and Net_787_5)
	OR (not Net_787_3 and Net_787_5)
	OR (not Net_787_2 and Net_787_5)
	OR (not Net_787_1 and Net_787_5)
	OR (not Net_787_0 and Net_787_5)
	OR (not Net_787_5 and Net_787_4 and Net_787_3 and Net_787_2 and Net_787_1 and Net_787_0));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((ColCount_5 and ColCount_4 and ColCount_3 and ColCount_2 and ColCount_1 and ColCount_0));

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:s_5\' (cost = 6):
\HorizontalCounter_1:MODULE_3:g2:a0:s_5\ <= ((not ColCount_4 and ColCount_5)
	OR (not ColCount_3 and ColCount_5)
	OR (not ColCount_2 and ColCount_5)
	OR (not ColCount_1 and ColCount_5)
	OR (not ColCount_0 and ColCount_5)
	OR (not ColCount_5 and ColCount_4 and ColCount_3 and ColCount_2 and ColCount_1 and ColCount_0));

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((ColCount_5 and ColCount_4 and ColCount_6 and ColCount_3 and ColCount_2 and ColCount_1 and ColCount_0));


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_787_6 and Net_787_5 and Net_787_4 and Net_787_3 and Net_787_2 and Net_787_1 and Net_787_0));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:s_6\' (cost = 7):
\VerticalCounter_1:MODULE_1:g2:a0:s_6\ <= ((not Net_787_5 and Net_787_6)
	OR (not Net_787_4 and Net_787_6)
	OR (not Net_787_3 and Net_787_6)
	OR (not Net_787_2 and Net_787_6)
	OR (not Net_787_1 and Net_787_6)
	OR (not Net_787_0 and Net_787_6)
	OR (not Net_787_6 and Net_787_5 and Net_787_4 and Net_787_3 and Net_787_2 and Net_787_1 and Net_787_0));

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:s_6\' (cost = 7):
\HorizontalCounter_1:MODULE_3:g2:a0:s_6\ <= ((not ColCount_5 and ColCount_6)
	OR (not ColCount_4 and ColCount_6)
	OR (not ColCount_3 and ColCount_6)
	OR (not ColCount_2 and ColCount_6)
	OR (not ColCount_1 and ColCount_6)
	OR (not ColCount_0 and ColCount_6)
	OR (not ColCount_6 and ColCount_5 and ColCount_4 and ColCount_3 and ColCount_2 and ColCount_1 and ColCount_0));

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\VerticalCounter_1:MODULE_1:g2:a0:s_7\' (cost = 8):
\VerticalCounter_1:MODULE_1:g2:a0:s_7\ <= ((not Net_787_6 and Net_787_7)
	OR (not Net_787_5 and Net_787_7)
	OR (not Net_787_4 and Net_787_7)
	OR (not Net_787_3 and Net_787_7)
	OR (not Net_787_2 and Net_787_7)
	OR (not Net_787_1 and Net_787_7)
	OR (not Net_787_0 and Net_787_7)
	OR (not Net_787_7 and Net_787_6 and Net_787_5 and Net_787_4 and Net_787_3 and Net_787_2 and Net_787_1 and Net_787_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 309 signals.
	Turned 7 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \MODULE_4:g1:a0:gx:u0:lt_9\ to zero
Aliasing \MODULE_4:g1:a0:gx:u0:gt_8\ to zero
Aliasing \MODULE_6:g1:a0:gx:u0:lt_9\ to zero
Aliasing \MODULE_6:g1:a0:gx:u0:gt_9\ to \MODULE_4:g1:a0:gx:u0:gt_9\
Aliasing \MODULE_6:g1:a0:gx:u0:lt_8\ to \MODULE_4:g1:a0:gx:u0:lt_8\
Aliasing \MODULE_6:g1:a0:gx:u0:gt_8\ to zero
Aliasing \MODULE_6:g1:a0:gx:u0:lt_5\ to \MODULE_4:g1:a0:gx:u0:lt_5\
Aliasing \MODULE_6:g1:a0:gx:u0:gt_5\ to \MODULE_4:g1:a0:gx:u0:gt_5\
Aliasing \MODULE_7:g1:a0:gx:u0:gt_9\ to zero
Aliasing \MODULE_7:g1:a0:gx:u0:lt_8\ to zero
Aliasing \MODULE_8:g1:a0:gx:u0:lt_9\ to zero
Aliasing \MODULE_8:g1:a0:gx:u0:gt_9\ to \MODULE_4:g1:a0:gx:u0:gt_9\
Aliasing \MODULE_8:g1:a0:gx:u0:lt_8\ to \MODULE_4:g1:a0:gx:u0:lt_8\
Aliasing \MODULE_8:g1:a0:gx:u0:gt_8\ to zero
Aliasing \MODULE_8:g1:a0:gx:u0:lt_2\ to zero
Aliasing \MODULE_10:g1:a0:gx:u0:lt_2\ to zero
Aliasing \MODULE_11:g1:a0:gx:u0:lt_5\ to \MODULE_10:g1:a0:gx:u0:lt_5\
Aliasing \MODULE_11:g1:a0:gx:u0:gt_5\ to \MODULE_10:g1:a0:gx:u0:gt_5\
Aliasing \MODULE_12:g1:a0:gx:u0:lt_2\ to \MODULE_11:g1:a0:gx:u0:lt_2\
Aliasing \MODULE_12:g1:a0:gx:u0:gt_2\ to \MODULE_11:g1:a0:gx:u0:gt_2\
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[426] = zero[6]
Removing Lhs of wire \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[436] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[694] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[704] = zero[6]
Removing Lhs of wire \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[714] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[998] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1008] = zero[6]
Removing Lhs of wire \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1018] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:lt_9\[1171] = zero[6]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:gt_9\[1172] = Net_787_9[236]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:gt_8\[1184] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:lt_9\[1390] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:gt_9\[1391] = Net_787_9[236]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:lt_8\[1402] = \MODULE_4:g1:a0:gx:u0:lt_8\[1183]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:gt_8\[1403] = zero[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:lt_5\[1414] = \MODULE_4:g1:a0:gx:u0:lt_5\[1195]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:gt_5\[1415] = \MODULE_4:g1:a0:gx:u0:gt_5\[1196]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:gt_9\[1554] = zero[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:lt_8\[1565] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:lt_9\[1716] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:gt_9\[1717] = Net_787_9[236]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:lt_8\[1728] = \MODULE_4:g1:a0:gx:u0:lt_8\[1183]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:gt_8\[1729] = zero[6]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:lt_2\[1752] = zero[6]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:lt_2\[1984] = zero[6]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:lt_5\[2088] = \MODULE_10:g1:a0:gx:u0:lt_5\[1972]
Removing Lhs of wire \MODULE_11:g1:a0:gx:u0:gt_5\[2089] = \MODULE_10:g1:a0:gx:u0:gt_5\[1973]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:gt_5\[2205] = ColCount_5[803]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:lt_2\[2216] = \MODULE_11:g1:a0:gx:u0:lt_2\[2100]
Removing Lhs of wire \MODULE_12:g1:a0:gx:u0:gt_2\[2217] = \MODULE_11:g1:a0:gx:u0:gt_2\[2101]

------------------------------------------------------
Aliased 0 equations, 30 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-VGA-Colors.cydsn\RPPSOC-VGA-Colors.cyprj -dcpsoc3 RPPSOC-VGA-Colors.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.372ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Tuesday, 08 November 2016 16:15:08
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-VGA-Colors.cydsn\RPPSOC-VGA-Colors.cyprj -d CY8C5267AXI-LP051 RPPSOC-VGA-Colors.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \CharacterCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \HorizontalCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MODULE_4:g1:a0:gx:u0:eqi_0\ kept \MODULE_4:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_3\ kept zero
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_3\ kept Net_787_9
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_2\ kept \MODULE_4:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_2\ kept zero
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_1\ kept \MODULE_4:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_1\ kept \MODULE_4:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_4:g1:a0:gx:u0:lti_0\ kept \MODULE_4:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_4:g1:a0:gx:u0:gti_0\ kept \MODULE_4:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_6:g1:a0:gx:u0:eqi_0\ kept \MODULE_6:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_3\ kept zero
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_3\ kept Net_787_9
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_2\ kept \MODULE_4:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_2\ kept zero
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_1\ kept \MODULE_4:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_1\ kept \MODULE_4:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_0\ kept \MODULE_6:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_0\ kept \MODULE_6:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_7:g1:a0:gx:u0:eqi_0\ kept \MODULE_7:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_3\ kept \MODULE_7:g1:a0:gx:u0:lt_9\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_3\ kept zero
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_2\ kept zero
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_2\ kept \MODULE_7:g1:a0:gx:u0:gt_8\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_1\ kept \MODULE_7:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_1\ kept \MODULE_7:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_0\ kept \MODULE_7:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_0\ kept \MODULE_7:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_8:g1:a0:gx:u0:eqi_0\ kept \MODULE_8:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_8:g1:a0:gx:u0:lti_3\ kept zero
    Removed wire end \MODULE_8:g1:a0:gx:u0:gti_3\ kept Net_787_9
    Removed wire end \MODULE_8:g1:a0:gx:u0:lti_2\ kept \MODULE_4:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_8:g1:a0:gx:u0:gti_2\ kept zero
    Removed wire end \MODULE_8:g1:a0:gx:u0:lti_1\ kept \MODULE_8:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_8:g1:a0:gx:u0:gti_1\ kept \MODULE_8:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_8:g1:a0:gx:u0:lti_0\ kept zero
    Removed wire end \MODULE_8:g1:a0:gx:u0:gti_0\ kept \MODULE_8:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_9:g1:a0:gx:u0:lti_1\ kept \MODULE_9:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_9:g1:a0:gx:u0:gti_1\ kept \MODULE_9:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_9:g1:a0:gx:u0:lti_0\ kept \MODULE_9:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_9:g1:a0:gx:u0:gti_0\ kept \MODULE_9:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_10:g1:a0:gx:u0:lti_1\ kept \MODULE_10:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_10:g1:a0:gx:u0:gti_1\ kept \MODULE_10:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_10:g1:a0:gx:u0:lti_0\ kept zero
    Removed wire end \MODULE_10:g1:a0:gx:u0:gti_0\ kept \MODULE_10:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_11:g1:a0:gx:u0:lti_1\ kept \MODULE_10:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_11:g1:a0:gx:u0:gti_1\ kept \MODULE_10:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_11:g1:a0:gx:u0:lti_0\ kept \MODULE_11:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_11:g1:a0:gx:u0:gti_0\ kept \MODULE_11:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_12:g1:a0:gx:u0:lti_1\ kept \MODULE_12:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_12:g1:a0:gx:u0:gti_1\ kept ColCount_5
    Removed wire end \MODULE_12:g1:a0:gx:u0:lti_0\ kept \MODULE_11:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_12:g1:a0:gx:u0:gti_0\ kept \MODULE_11:g1:a0:gx:u0:gt_2\
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PixelClock'. Fanout=24, Signal=PixClk
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED5_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED5_4(0)__PA ,
            input => Net_620 ,
            pad => LED5_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_18(0)__PA ,
            fb => Net_600 ,
            pad => RP_GPIO_18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COMP_SYNC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COMP_SYNC(0)__PA ,
            input => Net_765 ,
            pad => COMP_SYNC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_16(0)__PA ,
            pad => P3_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BLANK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BLANK(0)__PA ,
            pad => BLANK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GRN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GRN(0)__PA ,
            input => Net_755 ,
            pad => GRN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HSYNC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HSYNC(0)__PA ,
            input => HorSync ,
            pad => HSYNC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VSYNC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VSYNC(0)__PA ,
            input => VertSync ,
            pad => VSYNC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BLUE(0)__PA ,
            input => Net_758 ,
            pad => BLUE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RED(0)__PA ,
            input => Net_749 ,
            pad => RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_4(0)__PA ,
            pad => P3_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_6(0)__PA ,
            pad => P3_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_8(0)__PA ,
            pad => P3_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_10(0)__PA ,
            pad => P3_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_12(0)__PA ,
            pad => P3_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_14(0)__PA ,
            pad => P3_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_3(0)__PA ,
            pad => P4_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_5(0)__PA ,
            pad => P4_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_7(0)__PA ,
            pad => P4_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_9(0)__PA ,
            pad => P4_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_11(0)__PA ,
            pad => P4_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_13(0)__PA ,
            pad => P4_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_15(0)__PA ,
            pad => P4_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_4(0)__PA ,
            pad => P4_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_6(0)__PA ,
            pad => P4_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_8(0)__PA ,
            pad => P4_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_10(0)__PA ,
            pad => P4_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_12(0)__PA ,
            pad => P4_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_14(0)__PA ,
            pad => P4_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_16(0)__PA ,
            pad => P4_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_18(0)__PA ,
            pad => P4_18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_17(0)__PA ,
            pad => P4_17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_17(0)__PA ,
            fb => Net_601 ,
            pad => RP_GPIO_17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_27(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_27(0)__PA ,
            fb => Net_602 ,
            pad => RP_GPIO_27(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_22(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_22(0)__PA ,
            fb => Net_603 ,
            pad => RP_GPIO_22(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_23(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_23(0)__PA ,
            fb => Net_604 ,
            pad => RP_GPIO_23(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_24(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_24(0)__PA ,
            fb => Net_605 ,
            pad => RP_GPIO_24(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_25(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_25(0)__PA ,
            fb => Net_606 ,
            pad => RP_GPIO_25(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_5(0)__PA ,
            fb => Net_607 ,
            pad => RP_GPIO_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_6(0)__PA ,
            fb => Net_609 ,
            pad => RP_GPIO_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_12(0)__PA ,
            fb => Net_610 ,
            pad => RP_GPIO_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_13(0)__PA ,
            fb => Net_611 ,
            pad => RP_GPIO_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_19(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_19(0)__PA ,
            fb => Net_612 ,
            pad => RP_GPIO_19(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_16(0)__PA ,
            fb => Net_613 ,
            pad => RP_GPIO_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_26(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_26(0)__PA ,
            fb => Net_614 ,
            pad => RP_GPIO_26(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_20(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_20(0)__PA ,
            fb => Net_615 ,
            pad => RP_GPIO_20(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_21(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_21(0)__PA ,
            fb => Net_616 ,
            pad => RP_GPIO_21(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_608_split, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split (fanout=1)

    MacroCell: Name=Net_619_split_7, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_7 (fanout=1)

    MacroCell: Name=Net_619_split_6, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_6 (fanout=1)

    MacroCell: Name=Net_619_split_5, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_5 (fanout=1)

    MacroCell: Name=Net_619_split_4, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_4 (fanout=1)

    MacroCell: Name=Net_619_split_3, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_3 (fanout=1)

    MacroCell: Name=Net_619_split_2, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_2 (fanout=1)

    MacroCell: Name=Net_619_split_1, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_1 (fanout=1)

    MacroCell: Name=Net_619_split, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split (fanout=1)

    MacroCell: Name=Net_608_split_17, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_608_split_4 * !Net_608_split_5 * !Net_608_split_6 * 
              !Net_608_split_7 * !Net_608_split_8 * !Net_608_split_9 * 
              !Net_608_split_10 * !Net_608_split_16
        );
        Output = Net_608_split_17 (fanout=1)

    MacroCell: Name=Net_608_split_16, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_608_split_11 * !Net_608_split_12 * !Net_608_split_13 * 
              !Net_608_split_14 * !Net_608_split_15
        );
        Output = Net_608_split_16 (fanout=1)

    MacroCell: Name=\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_787_7 * Net_787_6 * Net_787_5 * Net_787_4 * Net_787_3 * 
              Net_787_2 * Net_787_1 * Net_787_0
        );
        Output = \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=CharClk, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_655_2 * Net_655_1 * Net_655_0
        );
        Output = CharClk (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_608_split_15, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_15 (fanout=1)

    MacroCell: Name=Net_608_split_14, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_14 (fanout=1)

    MacroCell: Name=Net_608_split_13, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_13 (fanout=1)

    MacroCell: Name=Net_608_split_12, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_12 (fanout=1)

    MacroCell: Name=VertSync, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_787_9 * !\MODULE_4:g1:a0:gx:u0:lt_8\ * 
              !\MODULE_4:g1:a0:gx:u0:lt_5\ * !\MODULE_4:g1:a0:gx:u0:gt_5\ * 
              !\MODULE_4:g1:a0:gx:u0:lt_2\ * !\MODULE_6:g1:a0:gx:u0:gt_2\
        );
        Output = VertSync (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_788, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_787_9 * !Net_787_8 * \MODULE_7:g1:a0:gx:u0:eq_7\
        );
        Output = Net_788 (fanout=10)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_608, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_608_split * !Net_608_split_1 * !Net_608_split_2 * 
              !Net_608_split_3 * !Net_608_split_17
        );
        Output = Net_608 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_619, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_619_split * !Net_619_split_1 * !Net_619_split_2 * 
              !Net_619_split_3 * !Net_619_split_17
        );
        Output = Net_619 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_620, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_608 * !Net_619
            + Net_608 * Net_619
        );
        Output = Net_620 (fanout=1)

    MacroCell: Name=Net_608_split_11, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_11 (fanout=1)

    MacroCell: Name=Net_608_split_10, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_10 (fanout=1)

    MacroCell: Name=Net_608_split_9, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_9 (fanout=1)

    MacroCell: Name=Net_722, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              Net_787_9
            + Net_787_5 * !\MODULE_4:g1:a0:gx:u0:lt_8\
            + ColCount_6 * !\MODULE_10:g1:a0:gx:u0:lt_5\
        );
        Output = Net_722 (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_608_split_8, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_8 (fanout=1)

    MacroCell: Name=Net_608_split_7, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_7 (fanout=1)

    MacroCell: Name=Net_608_split_6, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_6 (fanout=1)

    MacroCell: Name=Net_608_split_5, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_5 (fanout=1)

    MacroCell: Name=Net_608_split_4, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_4 (fanout=1)

    MacroCell: Name=Net_608_split_3, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_3 (fanout=1)

    MacroCell: Name=Net_608_split_2, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_2 (fanout=1)

    MacroCell: Name=lineClear, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              ColCount_5 * !ColCount_4 * ColCount_6 * !ColCount_3 * 
              ColCount_2 * !ColCount_1 * !ColCount_0
        );
        Output = lineClear (fanout=17)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=HorSync, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !ColCount_5 * ColCount_6 * !\MODULE_10:g1:a0:gx:u0:lt_5\ * 
              \MODULE_10:g1:a0:gx:u0:gt_5\ * !\MODULE_11:g1:a0:gx:u0:gt_2\
            + !ColCount_5 * ColCount_6 * !\MODULE_10:g1:a0:gx:u0:lt_5\ * 
              \MODULE_10:g1:a0:gx:u0:gt_5\ * \MODULE_12:g1:a0:gx:u0:lt_5\
            + !ColCount_5 * ColCount_6 * !\MODULE_10:g1:a0:gx:u0:lt_5\ * 
              !\MODULE_11:g1:a0:gx:u0:lt_2\ * !\MODULE_11:g1:a0:gx:u0:gt_2\
            + !ColCount_5 * ColCount_6 * !\MODULE_10:g1:a0:gx:u0:lt_5\ * 
              !\MODULE_11:g1:a0:gx:u0:lt_2\ * \MODULE_12:g1:a0:gx:u0:lt_5\
        );
        Output = HorSync (fanout=1)

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:lt_8\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_787_8 * Net_787_7 * Net_787_6
        );
        Output = \MODULE_4:g1:a0:gx:u0:lt_8\ (fanout=2)

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_787_5
            + !Net_787_4 * !Net_787_3
        );
        Output = \MODULE_4:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_787_5 * Net_787_4
        );
        Output = \MODULE_4:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\MODULE_4:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_787_2 * !Net_787_1
        );
        Output = \MODULE_4:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\MODULE_6:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_787_2 * Net_787_1
            + Net_787_2 * Net_787_0
        );
        Output = \MODULE_6:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_7\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_787_7 * !Net_787_6 * !Net_787_5 * !Net_787_4 * Net_787_3 * 
              Net_787_2 * !Net_787_1 * Net_787_0
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_7\ (fanout=1)

    MacroCell: Name=Net_765_split, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !VertSync * !ColCount_5 * ColCount_6 * 
              !\MODULE_10:g1:a0:gx:u0:lt_5\ * \MODULE_10:g1:a0:gx:u0:gt_5\ * 
              !\MODULE_11:g1:a0:gx:u0:gt_2\
            + !VertSync * !ColCount_5 * ColCount_6 * 
              !\MODULE_10:g1:a0:gx:u0:lt_5\ * \MODULE_10:g1:a0:gx:u0:gt_5\ * 
              \MODULE_12:g1:a0:gx:u0:lt_5\
            + !VertSync * !ColCount_5 * ColCount_6 * 
              !\MODULE_10:g1:a0:gx:u0:lt_5\ * !\MODULE_11:g1:a0:gx:u0:lt_2\ * 
              !\MODULE_11:g1:a0:gx:u0:gt_2\
            + !VertSync * !ColCount_5 * ColCount_6 * 
              !\MODULE_10:g1:a0:gx:u0:lt_5\ * !\MODULE_11:g1:a0:gx:u0:lt_2\ * 
              \MODULE_12:g1:a0:gx:u0:lt_5\
            + VertSync * !ColCount_6
            + VertSync * \MODULE_10:g1:a0:gx:u0:lt_5\
            + VertSync * !\MODULE_10:g1:a0:gx:u0:gt_5\ * 
              \MODULE_11:g1:a0:gx:u0:lt_2\
            + VertSync * \MODULE_11:g1:a0:gx:u0:gt_2\ * 
              !\MODULE_12:g1:a0:gx:u0:lt_5\
        );
        Output = Net_765_split (fanout=1)

    MacroCell: Name=Net_619_split_17, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_619_split_4 * !Net_619_split_5 * !Net_619_split_6 * 
              !Net_619_split_7 * !Net_619_split_8 * !Net_619_split_9 * 
              !Net_619_split_10 * !Net_619_split_16
        );
        Output = Net_619_split_17 (fanout=1)

    MacroCell: Name=Net_619_split_16, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_619_split_11 * !Net_619_split_12 * !Net_619_split_13 * 
              !Net_619_split_14 * !Net_619_split_15
        );
        Output = Net_619_split_16 (fanout=1)

    MacroCell: Name=Net_619_split_15, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_15 (fanout=1)

    MacroCell: Name=Net_608_split_1, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_1 (fanout=1)

    MacroCell: Name=Net_619_split_14, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_14 (fanout=1)

    MacroCell: Name=Net_619_split_13, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_13 (fanout=1)

    MacroCell: Name=Net_619_split_12, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_12 (fanout=1)

    MacroCell: Name=Net_619_split_11, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_11 (fanout=1)

    MacroCell: Name=Net_619_split_10, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_10 (fanout=1)

    MacroCell: Name=Net_619_split_9, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_9 (fanout=1)

    MacroCell: Name=\MODULE_10:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !ColCount_5 * !ColCount_4
        );
        Output = \MODULE_10:g1:a0:gx:u0:lt_5\ (fanout=3)

    MacroCell: Name=\MODULE_10:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ColCount_5
            + ColCount_4 * ColCount_3
        );
        Output = \MODULE_10:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=Net_619_split_8, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_8 (fanout=1)

    MacroCell: Name=\MODULE_11:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !ColCount_2 * !ColCount_1
        );
        Output = \MODULE_11:g1:a0:gx:u0:lt_2\ (fanout=2)

    MacroCell: Name=\MODULE_11:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ColCount_2
            + ColCount_1 * ColCount_0
        );
        Output = \MODULE_11:g1:a0:gx:u0:gt_2\ (fanout=2)

    MacroCell: Name=\MODULE_12:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !ColCount_5 * !ColCount_4
            + !ColCount_5 * !ColCount_3
        );
        Output = \MODULE_12:g1:a0:gx:u0:lt_5\ (fanout=2)

    MacroCell: Name=Net_787_9, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_787_9 * Net_788
            + !Net_788 * lineClear * Net_787_8 * 
              \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_787_9 (fanout=4)

    MacroCell: Name=Net_787_8, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * lineClear * 
              \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_788 * Net_787_8
        );
        Output = Net_787_8 (fanout=4)

    MacroCell: Name=Net_787_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * lineClear * Net_787_6 * Net_787_5 * Net_787_4 * 
              Net_787_3 * Net_787_2 * Net_787_1 * Net_787_0
            + Net_788 * Net_787_7
        );
        Output = Net_787_7 (fanout=4)

    MacroCell: Name=Net_787_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * lineClear * Net_787_5 * Net_787_4 * Net_787_3 * 
              Net_787_2 * Net_787_1 * Net_787_0
            + Net_788 * Net_787_6
        );
        Output = Net_787_6 (fanout=5)

    MacroCell: Name=Net_787_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * lineClear * Net_787_4 * Net_787_3 * Net_787_2 * 
              Net_787_1 * Net_787_0
            + Net_788 * Net_787_5
        );
        Output = Net_787_5 (fanout=8)

    MacroCell: Name=Net_787_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * lineClear * Net_787_3 * Net_787_2 * Net_787_1 * 
              Net_787_0
            + Net_788 * Net_787_4
        );
        Output = Net_787_4 (fanout=8)

    MacroCell: Name=Net_787_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * lineClear * Net_787_2 * Net_787_1 * Net_787_0
            + Net_788 * Net_787_3
        );
        Output = Net_787_3 (fanout=8)

    MacroCell: Name=Net_787_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * lineClear * Net_787_1 * Net_787_0
            + Net_788 * Net_787_2
        );
        Output = Net_787_2 (fanout=10)

    MacroCell: Name=Net_787_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * lineClear * Net_787_0
            + Net_788 * Net_787_1
        );
        Output = Net_787_1 (fanout=11)

    MacroCell: Name=Net_787_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * !lineClear * Net_787_0
            + !Net_788 * lineClear * !Net_787_0
        );
        Output = Net_787_0 (fanout=11)

    MacroCell: Name=Net_655_2, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_655_1 * Net_655_0
        );
        Output = Net_655_2 (fanout=1)

    MacroCell: Name=Net_655_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_655_0
        );
        Output = Net_655_1 (fanout=2)

    MacroCell: Name=Net_655_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_655_0 (fanout=3)

    MacroCell: Name=Net_758, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              ColCount_5 * ColCount_4 * Net_722
        );
        Output = Net_758 (fanout=1)

    MacroCell: Name=ColCount_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !lineClear * CharClk * ColCount_4 * ColCount_3 * ColCount_2 * 
              ColCount_1 * ColCount_0
            + lineClear * ColCount_5
        );
        Output = ColCount_5 (fanout=12)

    MacroCell: Name=ColCount_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !lineClear * CharClk * ColCount_3 * ColCount_2 * ColCount_1 * 
              ColCount_0
            + lineClear * ColCount_4
        );
        Output = ColCount_4 (fanout=10)

    MacroCell: Name=Net_749, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !ColCount_5 * ColCount_4 * Net_722
        );
        Output = Net_749 (fanout=1)

    MacroCell: Name=Net_755, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              ColCount_5 * !ColCount_4 * Net_722
        );
        Output = Net_755 (fanout=1)

    MacroCell: Name=Net_765, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              VertSync * ColCount_5
            + Net_765_split
        );
        Output = Net_765 (fanout=1)

    MacroCell: Name=ColCount_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !lineClear * CharClk * ColCount_5 * ColCount_4 * ColCount_3 * 
              ColCount_2 * ColCount_1 * ColCount_0
            + lineClear * ColCount_6
        );
        Output = ColCount_6 (fanout=5)

    MacroCell: Name=ColCount_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !lineClear * CharClk * ColCount_2 * ColCount_1 * ColCount_0
            + lineClear * ColCount_3
        );
        Output = ColCount_3 (fanout=7)

    MacroCell: Name=ColCount_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !lineClear * CharClk * ColCount_1 * ColCount_0
            + lineClear * ColCount_2
        );
        Output = ColCount_2 (fanout=8)

    MacroCell: Name=ColCount_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !lineClear * CharClk * ColCount_0
            + lineClear * ColCount_1
        );
        Output = ColCount_1 (fanout=9)

    MacroCell: Name=ColCount_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !lineClear * !CharClk * ColCount_0
            + !lineClear * CharClk * !ColCount_0
        );
        Output = ColCount_0 (fanout=9)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   50 :   22 :   72 : 69.44 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   82 :  110 :  192 : 42.71 %
  Unique P-terms              :  340 :   44 :  384 : 88.54 %
  Total P-terms               :  341 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    0 :   24 :   24 :  0.00 %
Comparator                    :    0 :    2 :    2 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.130ms
Tech mapping phase: Elapsed time ==> 0s.209ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : BLANK(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : BLUE(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : COMP_SYNC(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : GRN(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : HSYNC(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : LED5_4(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : P3_10(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : P3_12(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : P3_14(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : P3_16(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : P3_4(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : P3_6(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : P3_8(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : P4_10(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : P4_11(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : P4_12(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : P4_13(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : P4_14(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : P4_15(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : P4_16(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : P4_17(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : P4_18(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : P4_3(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : P4_4(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : P4_5(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : P4_6(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : P4_7(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : P4_8(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : P4_9(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : RED(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RP_GPIO_12(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RP_GPIO_13(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RP_GPIO_16(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : RP_GPIO_17(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : RP_GPIO_18(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RP_GPIO_19(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : RP_GPIO_20(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : RP_GPIO_21(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : RP_GPIO_22(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : RP_GPIO_23(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : RP_GPIO_24(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : RP_GPIO_25(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : RP_GPIO_26(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : RP_GPIO_27(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : RP_GPIO_5(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RP_GPIO_6(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : VSYNC(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.438ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.56
                   Pterms :            7.08
               Macrocells :            1.71
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.137ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 872, final cost is 872 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      12.38 :       3.42
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_8, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_4, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_12, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_12 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_14, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_14 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_13, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_13 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_11, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_11 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_13, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_13 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=10, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_16, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_619_split_11 * !Net_619_split_12 * !Net_619_split_13 * 
              !Net_619_split_14 * !Net_619_split_15
        );
        Output = Net_619_split_16 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_608_split_16, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_608_split_11 * !Net_608_split_12 * !Net_608_split_13 * 
              !Net_608_split_14 * !Net_608_split_15
        );
        Output = Net_608_split_16 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_14, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_14 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_12, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_12 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_6, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_9, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_10, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_10 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_9, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_6, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_2, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_15, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + !Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_15 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_15, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_15 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_11, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_11 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_1, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_3, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_4, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_10, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_10 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_7, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MODULE_11:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !ColCount_2 * !ColCount_1
        );
        Output = \MODULE_11:g1:a0:gx:u0:lt_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_620, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_608 * !Net_619
            + Net_608 * Net_619
        );
        Output = Net_620 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_608_split_17, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_608_split_4 * !Net_608_split_5 * !Net_608_split_6 * 
              !Net_608_split_7 * !Net_608_split_8 * !Net_608_split_9 * 
              !Net_608_split_10 * !Net_608_split_16
        );
        Output = Net_608_split_17 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_5, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * !Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=ColCount_4, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !lineClear * CharClk * ColCount_3 * ColCount_2 * ColCount_1 * 
              ColCount_0
            + lineClear * ColCount_4
        );
        Output = ColCount_4 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=ColCount_3, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !lineClear * CharClk * ColCount_2 * ColCount_1 * ColCount_0
            + lineClear * ColCount_3
        );
        Output = ColCount_3 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MODULE_10:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ColCount_5
            + ColCount_4 * ColCount_3
        );
        Output = \MODULE_10:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=ColCount_5, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !lineClear * CharClk * ColCount_4 * ColCount_3 * ColCount_2 * 
              ColCount_1 * ColCount_0
            + lineClear * ColCount_5
        );
        Output = ColCount_5 (fanout=12)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=lineClear, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              ColCount_5 * !ColCount_4 * ColCount_6 * !ColCount_3 * 
              ColCount_2 * !ColCount_1 * !ColCount_0
        );
        Output = lineClear (fanout=17)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=HorSync, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !ColCount_5 * ColCount_6 * !\MODULE_10:g1:a0:gx:u0:lt_5\ * 
              \MODULE_10:g1:a0:gx:u0:gt_5\ * !\MODULE_11:g1:a0:gx:u0:gt_2\
            + !ColCount_5 * ColCount_6 * !\MODULE_10:g1:a0:gx:u0:lt_5\ * 
              \MODULE_10:g1:a0:gx:u0:gt_5\ * \MODULE_12:g1:a0:gx:u0:lt_5\
            + !ColCount_5 * ColCount_6 * !\MODULE_10:g1:a0:gx:u0:lt_5\ * 
              !\MODULE_11:g1:a0:gx:u0:lt_2\ * !\MODULE_11:g1:a0:gx:u0:gt_2\
            + !ColCount_5 * ColCount_6 * !\MODULE_10:g1:a0:gx:u0:lt_5\ * 
              !\MODULE_11:g1:a0:gx:u0:lt_2\ * \MODULE_12:g1:a0:gx:u0:lt_5\
        );
        Output = HorSync (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_3, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * !Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * Net_607
        );
        Output = Net_608_split_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_608_split_1, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * !Net_605 * 
              Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * !Net_604 * Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              !Net_606 * !Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * !Net_605 * 
              Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              !Net_606 * Net_607
            + Net_600 * Net_601 * Net_602 * !Net_603 * Net_604 * Net_605 * 
              Net_606 * !Net_607
        );
        Output = Net_608_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_608, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_608_split * !Net_608_split_1 * !Net_608_split_2 * 
              !Net_608_split_3 * !Net_608_split_17
        );
        Output = Net_608 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_758, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              ColCount_5 * ColCount_4 * Net_722
        );
        Output = Net_758 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_749, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !ColCount_5 * ColCount_4 * Net_722
        );
        Output = Net_749 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_2, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * !Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_788, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_787_9 * !Net_787_8 * \MODULE_7:g1:a0:gx:u0:eq_7\
        );
        Output = Net_788 (fanout=10)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=Net_619, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_619_split * !Net_619_split_1 * !Net_619_split_2 * 
              !Net_619_split_3 * !Net_619_split_17
        );
        Output = Net_619 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=11, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_17, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_619_split_4 * !Net_619_split_5 * !Net_619_split_6 * 
              !Net_619_split_7 * !Net_619_split_8 * !Net_619_split_9 * 
              !Net_619_split_10 * !Net_619_split_16
        );
        Output = Net_619_split_17 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_787_0, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * !lineClear * Net_787_0
            + !Net_788 * lineClear * !Net_787_0
        );
        Output = Net_787_0 (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_7, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * !Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=ColCount_1, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !lineClear * CharClk * ColCount_0
            + lineClear * ColCount_1
        );
        Output = ColCount_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_765, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              VertSync * ColCount_5
            + Net_765_split
        );
        Output = Net_765 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_655_2, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_655_1 * Net_655_0
        );
        Output = Net_655_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_655_1, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_655_0
        );
        Output = Net_655_1 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_11:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ColCount_2
            + ColCount_1 * ColCount_0
        );
        Output = \MODULE_11:g1:a0:gx:u0:gt_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=ColCount_2, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !lineClear * CharClk * ColCount_1 * ColCount_0
            + lineClear * ColCount_2
        );
        Output = ColCount_2 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=CharClk, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_655_2 * Net_655_1 * Net_655_0
        );
        Output = CharClk (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=ColCount_0, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !lineClear * !CharClk * ColCount_0
            + !lineClear * CharClk * !ColCount_0
        );
        Output = ColCount_0 (fanout=9)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=ColCount_6, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !lineClear * CharClk * ColCount_5 * ColCount_4 * ColCount_3 * 
              ColCount_2 * ColCount_1 * ColCount_0
            + lineClear * ColCount_6
        );
        Output = ColCount_6 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_12:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !ColCount_5 * !ColCount_4
            + !ColCount_5 * !ColCount_3
        );
        Output = \MODULE_12:g1:a0:gx:u0:lt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MODULE_10:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !ColCount_5 * !ColCount_4
        );
        Output = \MODULE_10:g1:a0:gx:u0:lt_5\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_755, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              ColCount_5 * !ColCount_4 * Net_722
        );
        Output = Net_755 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_765_split, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !VertSync * !ColCount_5 * ColCount_6 * 
              !\MODULE_10:g1:a0:gx:u0:lt_5\ * \MODULE_10:g1:a0:gx:u0:gt_5\ * 
              !\MODULE_11:g1:a0:gx:u0:gt_2\
            + !VertSync * !ColCount_5 * ColCount_6 * 
              !\MODULE_10:g1:a0:gx:u0:lt_5\ * \MODULE_10:g1:a0:gx:u0:gt_5\ * 
              \MODULE_12:g1:a0:gx:u0:lt_5\
            + !VertSync * !ColCount_5 * ColCount_6 * 
              !\MODULE_10:g1:a0:gx:u0:lt_5\ * !\MODULE_11:g1:a0:gx:u0:lt_2\ * 
              !\MODULE_11:g1:a0:gx:u0:gt_2\
            + !VertSync * !ColCount_5 * ColCount_6 * 
              !\MODULE_10:g1:a0:gx:u0:lt_5\ * !\MODULE_11:g1:a0:gx:u0:lt_2\ * 
              \MODULE_12:g1:a0:gx:u0:lt_5\
            + VertSync * !ColCount_6
            + VertSync * \MODULE_10:g1:a0:gx:u0:lt_5\
            + VertSync * !\MODULE_10:g1:a0:gx:u0:gt_5\ * 
              \MODULE_11:g1:a0:gx:u0:lt_2\
            + VertSync * \MODULE_11:g1:a0:gx:u0:gt_2\ * 
              !\MODULE_12:g1:a0:gx:u0:lt_5\
        );
        Output = Net_765_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_655_0, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_655_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_787_8, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * lineClear * 
              \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_788 * Net_787_8
        );
        Output = Net_787_8 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_722, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              Net_787_9
            + Net_787_5 * !\MODULE_4:g1:a0:gx:u0:lt_8\
            + ColCount_6 * !\MODULE_10:g1:a0:gx:u0:lt_5\
        );
        Output = Net_722 (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:lt_8\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_787_8 * Net_787_7 * Net_787_6
        );
        Output = \MODULE_4:g1:a0:gx:u0:lt_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=VertSync, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_787_9 * !\MODULE_4:g1:a0:gx:u0:lt_8\ * 
              !\MODULE_4:g1:a0:gx:u0:lt_5\ * !\MODULE_4:g1:a0:gx:u0:gt_5\ * 
              !\MODULE_4:g1:a0:gx:u0:lt_2\ * !\MODULE_6:g1:a0:gx:u0:gt_2\
        );
        Output = VertSync (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_787_2 * !Net_787_1
        );
        Output = \MODULE_4:g1:a0:gx:u0:lt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MODULE_6:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_787_2 * Net_787_1
            + Net_787_2 * Net_787_0
        );
        Output = \MODULE_6:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_787_7, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * lineClear * Net_787_6 * Net_787_5 * Net_787_4 * 
              Net_787_3 * Net_787_2 * Net_787_1 * Net_787_0
            + Net_788 * Net_787_7
        );
        Output = Net_787_7 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_787_6, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * lineClear * Net_787_5 * Net_787_4 * Net_787_3 * 
              Net_787_2 * Net_787_1 * Net_787_0
            + Net_788 * Net_787_6
        );
        Output = Net_787_6 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_787_3, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * lineClear * Net_787_2 * Net_787_1 * Net_787_0
            + Net_788 * Net_787_3
        );
        Output = Net_787_3 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_787_5 * Net_787_4
        );
        Output = \MODULE_4:g1:a0:gx:u0:gt_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_787_4, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * lineClear * Net_787_3 * Net_787_2 * Net_787_1 * 
              Net_787_0
            + Net_788 * Net_787_4
        );
        Output = Net_787_4 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_787_9, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_787_9 * Net_788
            + !Net_788 * lineClear * Net_787_8 * 
              \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_787_9 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_787_5, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * lineClear * Net_787_4 * Net_787_3 * Net_787_2 * 
              Net_787_1 * Net_787_0
            + Net_788 * Net_787_5
        );
        Output = Net_787_5 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MODULE_4:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_787_5
            + !Net_787_4 * !Net_787_3
        );
        Output = \MODULE_4:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_787_2, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * lineClear * Net_787_1 * Net_787_0
            + Net_788 * Net_787_2
        );
        Output = Net_787_2 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_7\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_787_7 * !Net_787_6 * !Net_787_5 * !Net_787_4 * Net_787_3 * 
              Net_787_2 * !Net_787_1 * Net_787_0
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_787_1, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PixClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_788 * lineClear * Net_787_0
            + Net_788 * Net_787_1
        );
        Output = Net_787_1 (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_787_7 * Net_787_6 * Net_787_5 * Net_787_4 * Net_787_3 * 
              Net_787_2 * Net_787_1 * Net_787_0
        );
        Output = \VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_8, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * !Net_613 * Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * !Net_614 * 
              Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              !Net_615 * Net_616
            + !Net_609 * Net_610 * Net_611 * Net_612 * Net_613 * Net_614 * 
              Net_615 * !Net_616
        );
        Output = Net_619_split_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_619_split_5, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * !Net_614 * 
              Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * !Net_613 * Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              !Net_615 * Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * !Net_614 * 
              Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              !Net_615 * !Net_616
            + Net_609 * !Net_610 * Net_611 * !Net_612 * Net_613 * Net_614 * 
              Net_615 * Net_616
        );
        Output = Net_619_split_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P4_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_7(0)__PA ,
        pad => P4_7(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P4_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_8(0)__PA ,
        pad => P4_8(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P4_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_9(0)__PA ,
        pad => P4_9(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P4_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_10(0)__PA ,
        pad => P4_10(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P4_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_11(0)__PA ,
        pad => P4_11(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P4_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_12(0)__PA ,
        pad => P4_12(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P4_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_13(0)__PA ,
        pad => P4_13(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P4_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_14(0)__PA ,
        pad => P4_14(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = RP_GPIO_27(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_27(0)__PA ,
        fb => Net_602 ,
        pad => RP_GPIO_27(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RP_GPIO_18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_18(0)__PA ,
        fb => Net_600 ,
        pad => RP_GPIO_18(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RP_GPIO_17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_17(0)__PA ,
        fb => Net_601 ,
        pad => RP_GPIO_17(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = RP_GPIO_21(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_21(0)__PA ,
        fb => Net_616 ,
        pad => RP_GPIO_21(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RP_GPIO_26(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_26(0)__PA ,
        fb => Net_614 ,
        pad => RP_GPIO_26(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RP_GPIO_20(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_20(0)__PA ,
        fb => Net_615 ,
        pad => RP_GPIO_20(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RP_GPIO_19(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_19(0)__PA ,
        fb => Net_612 ,
        pad => RP_GPIO_19(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RP_GPIO_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_16(0)__PA ,
        fb => Net_613 ,
        pad => RP_GPIO_16(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RP_GPIO_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_13(0)__PA ,
        fb => Net_611 ,
        pad => RP_GPIO_13(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RP_GPIO_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_12(0)__PA ,
        fb => Net_610 ,
        pad => RP_GPIO_12(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RP_GPIO_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_6(0)__PA ,
        fb => Net_609 ,
        pad => RP_GPIO_6(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = BLANK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BLANK(0)__PA ,
        pad => BLANK(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P3_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_6(0)__PA ,
        pad => P3_6(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = GRN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GRN(0)__PA ,
        input => Net_755 ,
        pad => GRN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P3_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_8(0)__PA ,
        pad => P3_8(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HSYNC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HSYNC(0)__PA ,
        input => HorSync ,
        pad => HSYNC(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P3_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_10(0)__PA ,
        pad => P3_10(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = VSYNC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VSYNC(0)__PA ,
        input => VertSync ,
        pad => VSYNC(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P3_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_12(0)__PA ,
        pad => P3_12(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = P4_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_5(0)__PA ,
        pad => P4_5(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P4_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_6(0)__PA ,
        pad => P4_6(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P4_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_15(0)__PA ,
        pad => P4_15(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P4_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_16(0)__PA ,
        pad => P4_16(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P4_17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_17(0)__PA ,
        pad => P4_17(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P4_18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_18(0)__PA ,
        pad => P4_18(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = RP_GPIO_25(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_25(0)__PA ,
        fb => Net_606 ,
        pad => RP_GPIO_25(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RP_GPIO_24(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_24(0)__PA ,
        fb => Net_605 ,
        pad => RP_GPIO_24(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RP_GPIO_23(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_23(0)__PA ,
        fb => Net_604 ,
        pad => RP_GPIO_23(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RP_GPIO_22(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_22(0)__PA ,
        fb => Net_603 ,
        pad => RP_GPIO_22(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED5_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED5_4(0)__PA ,
        input => Net_620 ,
        pad => LED5_4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RP_GPIO_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_5(0)__PA ,
        fb => Net_607 ,
        pad => RP_GPIO_5(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BLUE(0)__PA ,
        input => Net_758 ,
        pad => BLUE(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P3_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_14(0)__PA ,
        pad => P3_14(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P4_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_3(0)__PA ,
        pad => P4_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P4_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_4(0)__PA ,
        pad => P4_4(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = COMP_SYNC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COMP_SYNC(0)__PA ,
        input => Net_765 ,
        pad => COMP_SYNC(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P3_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_4(0)__PA ,
        pad => P3_4(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RED(0)__PA ,
        input => Net_749 ,
        pad => RED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P3_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_16(0)__PA ,
        pad => P3_16(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => PixClk ,
            dclk_0 => PixClk_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+-------------
   0 |   0 |     * |      NONE |         CMOS_OUT |       P4_7(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       P4_8(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |       P4_9(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      P4_10(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      P4_11(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |      P4_12(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |      P4_13(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |      P4_14(0) | 
-----+-----+-------+-----------+------------------+---------------+-------------
   1 |   5 |     * |      NONE |      RES_PULL_UP | RP_GPIO_27(0) | FB(Net_602)
     |   6 |     * |      NONE |      RES_PULL_UP | RP_GPIO_18(0) | FB(Net_600)
     |   7 |     * |      NONE |      RES_PULL_UP | RP_GPIO_17(0) | FB(Net_601)
-----+-----+-------+-----------+------------------+---------------+-------------
   2 |   0 |     * |      NONE |      RES_PULL_UP | RP_GPIO_21(0) | FB(Net_616)
     |   1 |     * |      NONE |      RES_PULL_UP | RP_GPIO_26(0) | FB(Net_614)
     |   2 |     * |      NONE |      RES_PULL_UP | RP_GPIO_20(0) | FB(Net_615)
     |   3 |     * |      NONE |      RES_PULL_UP | RP_GPIO_19(0) | FB(Net_612)
     |   4 |     * |      NONE |      RES_PULL_UP | RP_GPIO_16(0) | FB(Net_613)
     |   5 |     * |      NONE |      RES_PULL_UP | RP_GPIO_13(0) | FB(Net_611)
     |   6 |     * |      NONE |      RES_PULL_UP | RP_GPIO_12(0) | FB(Net_610)
     |   7 |     * |      NONE | RES_PULL_UP_DOWN |  RP_GPIO_6(0) | FB(Net_609)
-----+-----+-------+-----------+------------------+---------------+-------------
   3 |   0 |     * |      NONE |         CMOS_OUT |      BLANK(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       P3_6(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |        GRN(0) | In(Net_755)
     |   3 |     * |      NONE |         CMOS_OUT |       P3_8(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      HSYNC(0) | In(HorSync)
     |   5 |     * |      NONE |         CMOS_OUT |      P3_10(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |      VSYNC(0) | In(VertSync)
     |   7 |     * |      NONE |         CMOS_OUT |      P3_12(0) | 
-----+-----+-------+-----------+------------------+---------------+-------------
   4 |   0 |     * |      NONE |         CMOS_OUT |       P4_5(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       P4_6(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |      P4_15(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      P4_16(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      P4_17(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |      P4_18(0) | 
-----+-----+-------+-----------+------------------+---------------+-------------
   5 |   0 |     * |      NONE |      RES_PULL_UP | RP_GPIO_25(0) | FB(Net_606)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | RP_GPIO_24(0) | FB(Net_605)
     |   2 |     * |      NONE |      RES_PULL_UP | RP_GPIO_23(0) | FB(Net_604)
     |   3 |     * |      NONE |      RES_PULL_UP | RP_GPIO_22(0) | FB(Net_603)
     |   4 |     * |      NONE |         CMOS_OUT |     LED5_4(0) | In(Net_620)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |  RP_GPIO_5(0) | FB(Net_607)
-----+-----+-------+-----------+------------------+---------------+-------------
  12 |   0 |     * |      NONE |         CMOS_OUT |       BLUE(0) | In(Net_758)
     |   1 |     * |      NONE |         CMOS_OUT |      P3_14(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |       P4_3(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |       P4_4(0) | 
-----+-----+-------+-----------+------------------+---------------+-------------
  15 |   0 |     * |      NONE |         CMOS_OUT |  COMP_SYNC(0) | In(Net_765)
     |   1 |     * |      NONE |         CMOS_OUT |       P3_4(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |        RED(0) | In(Net_749)
     |   3 |     * |      NONE |         CMOS_OUT |      P3_16(0) | 
--------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.008ms
Digital Placement phase: Elapsed time ==> 5s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.991ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.256ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.065ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RPPSOC-VGA-Colors_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.566ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.284ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.942ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.991ms
API generation phase: Elapsed time ==> 2s.263ms
Dependency generation phase: Elapsed time ==> 0s.022ms
Cleanup phase: Elapsed time ==> 0s.002ms
