<profile>

<section name = "Vivado HLS Report for 'matrix_vector'" level="0">
<item name = "Date">Wed Jun 21 14:49:29 2023
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">matrix_vector_proj</item>
<item name = "Solution">solution11</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xqzu5ev-ffrb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.880 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12, 12, 60.000 ns, 60.000 ns, 12, 12, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- data_loop">10, 10, 4, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 24, 0, 432, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 48, -</column>
<column name="Register">0, -, 1168, 64, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln11_1_fu_276_p2">*, 3, 0, 20, 32, 32</column>
<column name="mul_ln11_2_fu_280_p2">*, 3, 0, 20, 32, 32</column>
<column name="mul_ln11_3_fu_284_p2">*, 3, 0, 20, 32, 32</column>
<column name="mul_ln11_4_fu_288_p2">*, 3, 0, 20, 32, 32</column>
<column name="mul_ln11_5_fu_292_p2">*, 3, 0, 20, 32, 32</column>
<column name="mul_ln11_6_fu_296_p2">*, 3, 0, 20, 32, 32</column>
<column name="mul_ln11_7_fu_300_p2">*, 3, 0, 20, 32, 32</column>
<column name="mul_ln11_fu_272_p2">*, 3, 0, 20, 32, 32</column>
<column name="V_Out_d0">+, 0, 0, 32, 32, 32</column>
<column name="add_ln11_1_fu_308_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln11_2_fu_312_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln11_3_fu_318_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln11_4_fu_322_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln11_5_fu_326_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln11_fu_304_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_fu_254_p2">+, 0, 0, 12, 4, 1</column>
<column name="icmp_ln7_fu_248_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="i_0_reg_237">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="M_0_load_reg_433">32, 0, 32, 0</column>
<column name="M_1_load_reg_438">32, 0, 32, 0</column>
<column name="M_2_load_reg_443">32, 0, 32, 0</column>
<column name="M_3_load_reg_448">32, 0, 32, 0</column>
<column name="M_4_load_reg_453">32, 0, 32, 0</column>
<column name="M_5_load_reg_458">32, 0, 32, 0</column>
<column name="M_6_load_reg_463">32, 0, 32, 0</column>
<column name="M_7_load_reg_468">32, 0, 32, 0</column>
<column name="V_In_0_read_reg_353">32, 0, 32, 0</column>
<column name="V_In_0_read_reg_353_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="V_In_1_read_reg_363">32, 0, 32, 0</column>
<column name="V_In_1_read_reg_363_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="V_In_2_read_reg_373">32, 0, 32, 0</column>
<column name="V_In_2_read_reg_373_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="V_In_3_read_reg_383">32, 0, 32, 0</column>
<column name="V_In_3_read_reg_383_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="V_In_4_read_reg_393">32, 0, 32, 0</column>
<column name="V_In_4_read_reg_393_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="V_In_5_read_reg_403">32, 0, 32, 0</column>
<column name="V_In_5_read_reg_403_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="V_In_6_read_reg_413">32, 0, 32, 0</column>
<column name="V_In_6_read_reg_413_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="V_In_7_read_reg_423">32, 0, 32, 0</column>
<column name="V_In_7_read_reg_423_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="i_0_reg_237">4, 0, 4, 0</column>
<column name="icmp_ln7_reg_339">1, 0, 1, 0</column>
<column name="mul_ln11_1_reg_478">32, 0, 32, 0</column>
<column name="mul_ln11_2_reg_483">32, 0, 32, 0</column>
<column name="mul_ln11_3_reg_488">32, 0, 32, 0</column>
<column name="mul_ln11_4_reg_493">32, 0, 32, 0</column>
<column name="mul_ln11_5_reg_498">32, 0, 32, 0</column>
<column name="mul_ln11_6_reg_503">32, 0, 32, 0</column>
<column name="mul_ln11_7_reg_508">32, 0, 32, 0</column>
<column name="mul_ln11_reg_473">32, 0, 32, 0</column>
<column name="zext_ln11_reg_348">4, 0, 64, 60</column>
<column name="icmp_ln7_reg_339">64, 32, 1, 0</column>
<column name="zext_ln11_reg_348">64, 32, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="M_0_address0">out, 3, ap_memory, M_0, array</column>
<column name="M_0_ce0">out, 1, ap_memory, M_0, array</column>
<column name="M_0_q0">in, 32, ap_memory, M_0, array</column>
<column name="M_1_address0">out, 3, ap_memory, M_1, array</column>
<column name="M_1_ce0">out, 1, ap_memory, M_1, array</column>
<column name="M_1_q0">in, 32, ap_memory, M_1, array</column>
<column name="M_2_address0">out, 3, ap_memory, M_2, array</column>
<column name="M_2_ce0">out, 1, ap_memory, M_2, array</column>
<column name="M_2_q0">in, 32, ap_memory, M_2, array</column>
<column name="M_3_address0">out, 3, ap_memory, M_3, array</column>
<column name="M_3_ce0">out, 1, ap_memory, M_3, array</column>
<column name="M_3_q0">in, 32, ap_memory, M_3, array</column>
<column name="M_4_address0">out, 3, ap_memory, M_4, array</column>
<column name="M_4_ce0">out, 1, ap_memory, M_4, array</column>
<column name="M_4_q0">in, 32, ap_memory, M_4, array</column>
<column name="M_5_address0">out, 3, ap_memory, M_5, array</column>
<column name="M_5_ce0">out, 1, ap_memory, M_5, array</column>
<column name="M_5_q0">in, 32, ap_memory, M_5, array</column>
<column name="M_6_address0">out, 3, ap_memory, M_6, array</column>
<column name="M_6_ce0">out, 1, ap_memory, M_6, array</column>
<column name="M_6_q0">in, 32, ap_memory, M_6, array</column>
<column name="M_7_address0">out, 3, ap_memory, M_7, array</column>
<column name="M_7_ce0">out, 1, ap_memory, M_7, array</column>
<column name="M_7_q0">in, 32, ap_memory, M_7, array</column>
<column name="V_In_0">in, 32, ap_none, V_In_0, pointer</column>
<column name="V_In_1">in, 32, ap_none, V_In_1, pointer</column>
<column name="V_In_2">in, 32, ap_none, V_In_2, pointer</column>
<column name="V_In_3">in, 32, ap_none, V_In_3, pointer</column>
<column name="V_In_4">in, 32, ap_none, V_In_4, pointer</column>
<column name="V_In_5">in, 32, ap_none, V_In_5, pointer</column>
<column name="V_In_6">in, 32, ap_none, V_In_6, pointer</column>
<column name="V_In_7">in, 32, ap_none, V_In_7, pointer</column>
<column name="V_Out_address0">out, 3, ap_memory, V_Out, array</column>
<column name="V_Out_ce0">out, 1, ap_memory, V_Out, array</column>
<column name="V_Out_we0">out, 1, ap_memory, V_Out, array</column>
<column name="V_Out_d0">out, 32, ap_memory, V_Out, array</column>
</table>
</item>
</section>
</profile>
