 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : TopModule
Version: G-2012.06-SP2
Date   : Sat Dec 24 21:32:45 2016
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: b[0] (input port clocked by iclk)
  Endpoint: R0/reg_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  51.20      51.20
  clock network delay (ideal)              0.00      51.20
  input external delay                     1.00      52.20 r
  b[0] (in)                                0.00      52.20 r
  R0/reg_in[0] (register_N64_2)            0.00      52.20 r
  R0/reg_out_reg[0]/SE (SDFF_X1)           0.01      52.21 r
  data arrival time                                  52.21

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R0/reg_out_reg[0]/CK (SDFF_X1)           0.00      52.80 r
  library setup time                      -0.08      52.72
  data required time                                 52.72
  -----------------------------------------------------------
  data required time                                 52.72
  data arrival time                                 -52.21
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: b[1] (input port clocked by iclk)
  Endpoint: R0/reg_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  51.20      51.20
  clock network delay (ideal)              0.00      51.20
  input external delay                     1.00      52.20 r
  b[1] (in)                                0.00      52.20 r
  R0/reg_in[1] (register_N64_2)            0.00      52.20 r
  R0/reg_out_reg[1]/SE (SDFF_X1)           0.01      52.21 r
  data arrival time                                  52.21

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R0/reg_out_reg[1]/CK (SDFF_X1)           0.00      52.80 r
  library setup time                      -0.08      52.72
  data required time                                 52.72
  -----------------------------------------------------------
  data required time                                 52.72
  data arrival time                                 -52.21
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: b[2] (input port clocked by iclk)
  Endpoint: R0/reg_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  51.20      51.20
  clock network delay (ideal)              0.00      51.20
  input external delay                     1.00      52.20 r
  b[2] (in)                                0.00      52.20 r
  R0/reg_in[2] (register_N64_2)            0.00      52.20 r
  R0/reg_out_reg[2]/SE (SDFF_X1)           0.01      52.21 r
  data arrival time                                  52.21

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R0/reg_out_reg[2]/CK (SDFF_X1)           0.00      52.80 r
  library setup time                      -0.08      52.72
  data required time                                 52.72
  -----------------------------------------------------------
  data required time                                 52.72
  data arrival time                                 -52.21
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: b[3] (input port clocked by iclk)
  Endpoint: R0/reg_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  51.20      51.20
  clock network delay (ideal)              0.00      51.20
  input external delay                     1.00      52.20 r
  b[3] (in)                                0.00      52.20 r
  R0/reg_in[3] (register_N64_2)            0.00      52.20 r
  R0/reg_out_reg[3]/SE (SDFF_X1)           0.01      52.21 r
  data arrival time                                  52.21

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R0/reg_out_reg[3]/CK (SDFF_X1)           0.00      52.80 r
  library setup time                      -0.08      52.72
  data required time                                 52.72
  -----------------------------------------------------------
  data required time                                 52.72
  data arrival time                                 -52.21
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: b[4] (input port clocked by iclk)
  Endpoint: R0/reg_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  51.20      51.20
  clock network delay (ideal)              0.00      51.20
  input external delay                     1.00      52.20 r
  b[4] (in)                                0.00      52.20 r
  R0/reg_in[4] (register_N64_2)            0.00      52.20 r
  R0/reg_out_reg[4]/SE (SDFF_X1)           0.01      52.21 r
  data arrival time                                  52.21

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R0/reg_out_reg[4]/CK (SDFF_X1)           0.00      52.80 r
  library setup time                      -0.08      52.72
  data required time                                 52.72
  -----------------------------------------------------------
  data required time                                 52.72
  data arrival time                                 -52.21
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: b[5] (input port clocked by iclk)
  Endpoint: R0/reg_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  51.20      51.20
  clock network delay (ideal)              0.00      51.20
  input external delay                     1.00      52.20 r
  b[5] (in)                                0.00      52.20 r
  R0/reg_in[5] (register_N64_2)            0.00      52.20 r
  R0/reg_out_reg[5]/SE (SDFF_X1)           0.01      52.21 r
  data arrival time                                  52.21

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R0/reg_out_reg[5]/CK (SDFF_X1)           0.00      52.80 r
  library setup time                      -0.08      52.72
  data required time                                 52.72
  -----------------------------------------------------------
  data required time                                 52.72
  data arrival time                                 -52.21
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: b[6] (input port clocked by iclk)
  Endpoint: R0/reg_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  51.20      51.20
  clock network delay (ideal)              0.00      51.20
  input external delay                     1.00      52.20 r
  b[6] (in)                                0.00      52.20 r
  R0/reg_in[6] (register_N64_2)            0.00      52.20 r
  R0/reg_out_reg[6]/SE (SDFF_X1)           0.01      52.21 r
  data arrival time                                  52.21

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R0/reg_out_reg[6]/CK (SDFF_X1)           0.00      52.80 r
  library setup time                      -0.08      52.72
  data required time                                 52.72
  -----------------------------------------------------------
  data required time                                 52.72
  data arrival time                                 -52.21
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: b[7] (input port clocked by iclk)
  Endpoint: R0/reg_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  51.20      51.20
  clock network delay (ideal)              0.00      51.20
  input external delay                     1.00      52.20 r
  b[7] (in)                                0.00      52.20 r
  R0/reg_in[7] (register_N64_2)            0.00      52.20 r
  R0/reg_out_reg[7]/SE (SDFF_X1)           0.01      52.21 r
  data arrival time                                  52.21

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R0/reg_out_reg[7]/CK (SDFF_X1)           0.00      52.80 r
  library setup time                      -0.08      52.72
  data required time                                 52.72
  -----------------------------------------------------------
  data required time                                 52.72
  data arrival time                                 -52.21
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: b[8] (input port clocked by iclk)
  Endpoint: R0/reg_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  51.20      51.20
  clock network delay (ideal)              0.00      51.20
  input external delay                     1.00      52.20 r
  b[8] (in)                                0.00      52.20 r
  R0/reg_in[8] (register_N64_2)            0.00      52.20 r
  R0/reg_out_reg[8]/SE (SDFF_X1)           0.01      52.21 r
  data arrival time                                  52.21

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R0/reg_out_reg[8]/CK (SDFF_X1)           0.00      52.80 r
  library setup time                      -0.08      52.72
  data required time                                 52.72
  -----------------------------------------------------------
  data required time                                 52.72
  data arrival time                                 -52.21
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: b[9] (input port clocked by iclk)
  Endpoint: R0/reg_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock iclk (rise edge)                  51.20      51.20
  clock network delay (ideal)              0.00      51.20
  input external delay                     1.00      52.20 r
  b[9] (in)                                0.00      52.20 r
  R0/reg_in[9] (register_N64_2)            0.00      52.20 r
  R0/reg_out_reg[9]/SE (SDFF_X1)           0.01      52.21 r
  data arrival time                                  52.21

  clock clk (rise edge)                   52.80      52.80
  clock network delay (ideal)              0.00      52.80
  R0/reg_out_reg[9]/CK (SDFF_X1)           0.00      52.80 r
  library setup time                      -0.08      52.72
  data required time                                 52.72
  -----------------------------------------------------------
  data required time                                 52.72
  data arrival time                                 -52.21
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: R0/reg_out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/A_reg[30]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R0/reg_out_reg[32]/CK (SDFF_X1)                         0.00       0.00 r
  R0/reg_out_reg[32]/Q (SDFF_X1)                          0.08       0.08 r
  R0/reg_out[32] (register_N64_2)                         0.00       0.08 r
  M0/a[0] (boothMultiplier)                               0.00       0.08 r
  M0/U129/ZN (INV_X1)                                     0.04       0.12 f
  M0/A1/b[0] (carrySelectAdder_1)                         0.00       0.12 f
  M0/A1/CSL1/b[0] (carry_select_4bit_8)                   0.00       0.12 f
  M0/A1/CSL1/F5/b (fullAdder_60)                          0.00       0.12 f
  M0/A1/CSL1/F5/U4/Z (XOR2_X1)                            0.08       0.20 f
  M0/A1/CSL1/F5/U2/ZN (AOI22_X1)                          0.05       0.25 r
  M0/A1/CSL1/F5/U1/ZN (INV_X1)                            0.03       0.28 f
  M0/A1/CSL1/F5/cout (fullAdder_60)                       0.00       0.28 f
  M0/A1/CSL1/F6/cin (fullAdder_59)                        0.00       0.28 f
  M0/A1/CSL1/F6/U2/ZN (AOI22_X1)                          0.05       0.33 r
  M0/A1/CSL1/F6/U1/ZN (INV_X1)                            0.03       0.36 f
  M0/A1/CSL1/F6/cout (fullAdder_59)                       0.00       0.36 f
  M0/A1/CSL1/F7/cin (fullAdder_58)                        0.00       0.36 f
  M0/A1/CSL1/F7/U1/ZN (AOI22_X1)                          0.05       0.41 r
  M0/A1/CSL1/F7/U2/ZN (INV_X1)                            0.03       0.44 f
  M0/A1/CSL1/F7/cout (fullAdder_58)                       0.00       0.44 f
  M0/A1/CSL1/F8/cin (fullAdder_57)                        0.00       0.44 f
  M0/A1/CSL1/F8/U1/ZN (AOI22_X1)                          0.05       0.49 r
  M0/A1/CSL1/F8/U2/ZN (INV_X1)                            0.02       0.51 f
  M0/A1/CSL1/F8/cout (fullAdder_57)                       0.00       0.51 f
  M0/A1/CSL1/U12/ZN (AOI22_X1)                            0.04       0.56 r
  M0/A1/CSL1/U13/ZN (INV_X1)                              0.04       0.59 f
  M0/A1/CSL1/cout (carry_select_4bit_8)                   0.00       0.59 f
  M0/A1/CSL2/cin (carry_select_4bit_7)                    0.00       0.59 f
  M0/A1/CSL2/U13/ZN (AOI22_X1)                            0.06       0.65 r
  M0/A1/CSL2/U8/ZN (INV_X1)                               0.04       0.69 f
  M0/A1/CSL2/cout (carry_select_4bit_7)                   0.00       0.69 f
  M0/A1/CSL3/cin (carry_select_4bit_6)                    0.00       0.69 f
  M0/A1/CSL3/U13/ZN (INV_X1)                              0.05       0.74 r
  M0/A1/CSL3/U12/ZN (AOI22_X1)                            0.04       0.78 f
  M0/A1/CSL3/U7/ZN (INV_X1)                               0.04       0.82 r
  M0/A1/CSL3/cout (carry_select_4bit_6)                   0.00       0.82 r
  M0/A1/CSL4/cin (carry_select_4bit_5)                    0.00       0.82 r
  M0/A1/CSL4/U13/ZN (INV_X1)                              0.05       0.87 f
  M0/A1/CSL4/U12/ZN (AOI22_X1)                            0.05       0.92 r
  M0/A1/CSL4/U7/ZN (INV_X1)                               0.04       0.96 f
  M0/A1/CSL4/cout (carry_select_4bit_5)                   0.00       0.96 f
  M0/A1/CSL5/cin (carry_select_4bit_4)                    0.00       0.96 f
  M0/A1/CSL5/U13/ZN (INV_X1)                              0.05       1.00 r
  M0/A1/CSL5/U12/ZN (AOI22_X1)                            0.04       1.04 f
  M0/A1/CSL5/U7/ZN (INV_X1)                               0.04       1.09 r
  M0/A1/CSL5/cout (carry_select_4bit_4)                   0.00       1.09 r
  M0/A1/CSL6/cin (carry_select_4bit_3)                    0.00       1.09 r
  M0/A1/CSL6/U13/ZN (INV_X1)                              0.05       1.13 f
  M0/A1/CSL6/U12/ZN (AOI22_X1)                            0.05       1.18 r
  M0/A1/CSL6/U3/ZN (INV_X1)                               0.04       1.22 f
  M0/A1/CSL6/cout (carry_select_4bit_3)                   0.00       1.22 f
  M0/A1/CSL7/cin (carry_select_4bit_2)                    0.00       1.22 f
  M0/A1/CSL7/U13/ZN (INV_X1)                              0.05       1.27 r
  M0/A1/CSL7/U12/ZN (AOI22_X1)                            0.04       1.31 f
  M0/A1/CSL7/U7/ZN (INV_X1)                               0.04       1.35 r
  M0/A1/CSL7/cout (carry_select_4bit_2)                   0.00       1.35 r
  M0/A1/CSL8/cin (carry_select_4bit_1)                    0.00       1.35 r
  M0/A1/CSL8/U13/ZN (INV_X1)                              0.05       1.40 f
  M0/A1/CSL8/U12/ZN (AOI22_X1)                            0.05       1.45 r
  M0/A1/CSL8/U7/ZN (INV_X1)                               0.02       1.47 f
  M0/A1/CSL8/result[3] (carry_select_4bit_1)              0.00       1.47 f
  M0/A1/result[31] (carrySelectAdder_1)                   0.00       1.47 f
  M0/U123/ZN (AOI222_X1)                                  0.05       1.52 r
  M0/U128/ZN (INV_X1)                                     0.03       1.55 f
  M0/A_reg[30]/D (DFF_X1)                                 0.01       1.56 f
  data arrival time                                                  1.56

  clock iclk (rise edge)                                  1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  M0/A_reg[30]/CK (DFF_X1)                                0.00       1.60 r
  library setup time                                     -0.03       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: R0/reg_out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/A_reg[31]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R0/reg_out_reg[32]/CK (SDFF_X1)                         0.00       0.00 r
  R0/reg_out_reg[32]/Q (SDFF_X1)                          0.08       0.08 r
  R0/reg_out[32] (register_N64_2)                         0.00       0.08 r
  M0/a[0] (boothMultiplier)                               0.00       0.08 r
  M0/U129/ZN (INV_X1)                                     0.04       0.12 f
  M0/A1/b[0] (carrySelectAdder_1)                         0.00       0.12 f
  M0/A1/CSL1/b[0] (carry_select_4bit_8)                   0.00       0.12 f
  M0/A1/CSL1/F5/b (fullAdder_60)                          0.00       0.12 f
  M0/A1/CSL1/F5/U4/Z (XOR2_X1)                            0.08       0.20 f
  M0/A1/CSL1/F5/U2/ZN (AOI22_X1)                          0.05       0.25 r
  M0/A1/CSL1/F5/U1/ZN (INV_X1)                            0.03       0.28 f
  M0/A1/CSL1/F5/cout (fullAdder_60)                       0.00       0.28 f
  M0/A1/CSL1/F6/cin (fullAdder_59)                        0.00       0.28 f
  M0/A1/CSL1/F6/U2/ZN (AOI22_X1)                          0.05       0.33 r
  M0/A1/CSL1/F6/U1/ZN (INV_X1)                            0.03       0.36 f
  M0/A1/CSL1/F6/cout (fullAdder_59)                       0.00       0.36 f
  M0/A1/CSL1/F7/cin (fullAdder_58)                        0.00       0.36 f
  M0/A1/CSL1/F7/U1/ZN (AOI22_X1)                          0.05       0.41 r
  M0/A1/CSL1/F7/U2/ZN (INV_X1)                            0.03       0.44 f
  M0/A1/CSL1/F7/cout (fullAdder_58)                       0.00       0.44 f
  M0/A1/CSL1/F8/cin (fullAdder_57)                        0.00       0.44 f
  M0/A1/CSL1/F8/U1/ZN (AOI22_X1)                          0.05       0.49 r
  M0/A1/CSL1/F8/U2/ZN (INV_X1)                            0.02       0.51 f
  M0/A1/CSL1/F8/cout (fullAdder_57)                       0.00       0.51 f
  M0/A1/CSL1/U12/ZN (AOI22_X1)                            0.04       0.56 r
  M0/A1/CSL1/U13/ZN (INV_X1)                              0.04       0.59 f
  M0/A1/CSL1/cout (carry_select_4bit_8)                   0.00       0.59 f
  M0/A1/CSL2/cin (carry_select_4bit_7)                    0.00       0.59 f
  M0/A1/CSL2/U13/ZN (AOI22_X1)                            0.06       0.65 r
  M0/A1/CSL2/U8/ZN (INV_X1)                               0.04       0.69 f
  M0/A1/CSL2/cout (carry_select_4bit_7)                   0.00       0.69 f
  M0/A1/CSL3/cin (carry_select_4bit_6)                    0.00       0.69 f
  M0/A1/CSL3/U13/ZN (INV_X1)                              0.05       0.74 r
  M0/A1/CSL3/U12/ZN (AOI22_X1)                            0.04       0.78 f
  M0/A1/CSL3/U7/ZN (INV_X1)                               0.04       0.82 r
  M0/A1/CSL3/cout (carry_select_4bit_6)                   0.00       0.82 r
  M0/A1/CSL4/cin (carry_select_4bit_5)                    0.00       0.82 r
  M0/A1/CSL4/U13/ZN (INV_X1)                              0.05       0.87 f
  M0/A1/CSL4/U12/ZN (AOI22_X1)                            0.05       0.92 r
  M0/A1/CSL4/U7/ZN (INV_X1)                               0.04       0.96 f
  M0/A1/CSL4/cout (carry_select_4bit_5)                   0.00       0.96 f
  M0/A1/CSL5/cin (carry_select_4bit_4)                    0.00       0.96 f
  M0/A1/CSL5/U13/ZN (INV_X1)                              0.05       1.00 r
  M0/A1/CSL5/U12/ZN (AOI22_X1)                            0.04       1.04 f
  M0/A1/CSL5/U7/ZN (INV_X1)                               0.04       1.09 r
  M0/A1/CSL5/cout (carry_select_4bit_4)                   0.00       1.09 r
  M0/A1/CSL6/cin (carry_select_4bit_3)                    0.00       1.09 r
  M0/A1/CSL6/U13/ZN (INV_X1)                              0.05       1.13 f
  M0/A1/CSL6/U12/ZN (AOI22_X1)                            0.05       1.18 r
  M0/A1/CSL6/U3/ZN (INV_X1)                               0.04       1.22 f
  M0/A1/CSL6/cout (carry_select_4bit_3)                   0.00       1.22 f
  M0/A1/CSL7/cin (carry_select_4bit_2)                    0.00       1.22 f
  M0/A1/CSL7/U13/ZN (INV_X1)                              0.05       1.27 r
  M0/A1/CSL7/U12/ZN (AOI22_X1)                            0.04       1.31 f
  M0/A1/CSL7/U7/ZN (INV_X1)                               0.04       1.35 r
  M0/A1/CSL7/cout (carry_select_4bit_2)                   0.00       1.35 r
  M0/A1/CSL8/cin (carry_select_4bit_1)                    0.00       1.35 r
  M0/A1/CSL8/U13/ZN (INV_X1)                              0.05       1.40 f
  M0/A1/CSL8/U12/ZN (AOI22_X1)                            0.05       1.45 r
  M0/A1/CSL8/U7/ZN (INV_X1)                               0.02       1.47 f
  M0/A1/CSL8/result[3] (carry_select_4bit_1)              0.00       1.47 f
  M0/A1/result[31] (carrySelectAdder_1)                   0.00       1.47 f
  M0/U123/ZN (AOI222_X1)                                  0.05       1.52 r
  M0/U128/ZN (INV_X1)                                     0.03       1.55 f
  M0/A_reg[31]/D (DFF_X1)                                 0.01       1.56 f
  data arrival time                                                  1.56

  clock iclk (rise edge)                                  1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  M0/A_reg[31]/CK (DFF_X1)                                0.00       1.60 r
  library setup time                                     -0.03       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: R0/reg_out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/A_reg[29]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R0/reg_out_reg[32]/CK (SDFF_X1)                         0.00       0.00 r
  R0/reg_out_reg[32]/Q (SDFF_X1)                          0.08       0.08 r
  R0/reg_out[32] (register_N64_2)                         0.00       0.08 r
  M0/a[0] (boothMultiplier)                               0.00       0.08 r
  M0/U129/ZN (INV_X1)                                     0.04       0.12 f
  M0/A1/b[0] (carrySelectAdder_1)                         0.00       0.12 f
  M0/A1/CSL1/b[0] (carry_select_4bit_8)                   0.00       0.12 f
  M0/A1/CSL1/F5/b (fullAdder_60)                          0.00       0.12 f
  M0/A1/CSL1/F5/U4/Z (XOR2_X1)                            0.08       0.20 f
  M0/A1/CSL1/F5/U2/ZN (AOI22_X1)                          0.05       0.25 r
  M0/A1/CSL1/F5/U1/ZN (INV_X1)                            0.03       0.28 f
  M0/A1/CSL1/F5/cout (fullAdder_60)                       0.00       0.28 f
  M0/A1/CSL1/F6/cin (fullAdder_59)                        0.00       0.28 f
  M0/A1/CSL1/F6/U2/ZN (AOI22_X1)                          0.05       0.33 r
  M0/A1/CSL1/F6/U1/ZN (INV_X1)                            0.03       0.36 f
  M0/A1/CSL1/F6/cout (fullAdder_59)                       0.00       0.36 f
  M0/A1/CSL1/F7/cin (fullAdder_58)                        0.00       0.36 f
  M0/A1/CSL1/F7/U1/ZN (AOI22_X1)                          0.05       0.41 r
  M0/A1/CSL1/F7/U2/ZN (INV_X1)                            0.03       0.44 f
  M0/A1/CSL1/F7/cout (fullAdder_58)                       0.00       0.44 f
  M0/A1/CSL1/F8/cin (fullAdder_57)                        0.00       0.44 f
  M0/A1/CSL1/F8/U1/ZN (AOI22_X1)                          0.05       0.49 r
  M0/A1/CSL1/F8/U2/ZN (INV_X1)                            0.02       0.51 f
  M0/A1/CSL1/F8/cout (fullAdder_57)                       0.00       0.51 f
  M0/A1/CSL1/U12/ZN (AOI22_X1)                            0.04       0.56 r
  M0/A1/CSL1/U13/ZN (INV_X1)                              0.04       0.59 f
  M0/A1/CSL1/cout (carry_select_4bit_8)                   0.00       0.59 f
  M0/A1/CSL2/cin (carry_select_4bit_7)                    0.00       0.59 f
  M0/A1/CSL2/U13/ZN (AOI22_X1)                            0.06       0.65 r
  M0/A1/CSL2/U8/ZN (INV_X1)                               0.04       0.69 f
  M0/A1/CSL2/cout (carry_select_4bit_7)                   0.00       0.69 f
  M0/A1/CSL3/cin (carry_select_4bit_6)                    0.00       0.69 f
  M0/A1/CSL3/U13/ZN (INV_X1)                              0.05       0.74 r
  M0/A1/CSL3/U12/ZN (AOI22_X1)                            0.04       0.78 f
  M0/A1/CSL3/U7/ZN (INV_X1)                               0.04       0.82 r
  M0/A1/CSL3/cout (carry_select_4bit_6)                   0.00       0.82 r
  M0/A1/CSL4/cin (carry_select_4bit_5)                    0.00       0.82 r
  M0/A1/CSL4/U13/ZN (INV_X1)                              0.05       0.87 f
  M0/A1/CSL4/U12/ZN (AOI22_X1)                            0.05       0.92 r
  M0/A1/CSL4/U7/ZN (INV_X1)                               0.04       0.96 f
  M0/A1/CSL4/cout (carry_select_4bit_5)                   0.00       0.96 f
  M0/A1/CSL5/cin (carry_select_4bit_4)                    0.00       0.96 f
  M0/A1/CSL5/U13/ZN (INV_X1)                              0.05       1.00 r
  M0/A1/CSL5/U12/ZN (AOI22_X1)                            0.04       1.04 f
  M0/A1/CSL5/U7/ZN (INV_X1)                               0.04       1.09 r
  M0/A1/CSL5/cout (carry_select_4bit_4)                   0.00       1.09 r
  M0/A1/CSL6/cin (carry_select_4bit_3)                    0.00       1.09 r
  M0/A1/CSL6/U13/ZN (INV_X1)                              0.05       1.13 f
  M0/A1/CSL6/U12/ZN (AOI22_X1)                            0.05       1.18 r
  M0/A1/CSL6/U3/ZN (INV_X1)                               0.04       1.22 f
  M0/A1/CSL6/cout (carry_select_4bit_3)                   0.00       1.22 f
  M0/A1/CSL7/cin (carry_select_4bit_2)                    0.00       1.22 f
  M0/A1/CSL7/U13/ZN (INV_X1)                              0.05       1.27 r
  M0/A1/CSL7/U12/ZN (AOI22_X1)                            0.04       1.31 f
  M0/A1/CSL7/U7/ZN (INV_X1)                               0.04       1.35 r
  M0/A1/CSL7/cout (carry_select_4bit_2)                   0.00       1.35 r
  M0/A1/CSL8/cin (carry_select_4bit_1)                    0.00       1.35 r
  M0/A1/CSL8/U13/ZN (INV_X1)                              0.05       1.40 f
  M0/A1/CSL8/U11/ZN (AOI22_X1)                            0.05       1.45 r
  M0/A1/CSL8/U4/ZN (INV_X1)                               0.02       1.47 f
  M0/A1/CSL8/result[2] (carry_select_4bit_1)              0.00       1.47 f
  M0/A1/result[30] (carrySelectAdder_1)                   0.00       1.47 f
  M0/U92/ZN (AOI222_X1)                                   0.05       1.52 r
  M0/U127/ZN (INV_X1)                                     0.03       1.55 f
  M0/A_reg[29]/D (DFF_X1)                                 0.01       1.56 f
  data arrival time                                                  1.56

  clock iclk (rise edge)                                  1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  M0/A_reg[29]/CK (DFF_X1)                                0.00       1.60 r
  library setup time                                     -0.03       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: R0/reg_out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/A_reg[27]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R0/reg_out_reg[32]/CK (SDFF_X1)                         0.00       0.00 r
  R0/reg_out_reg[32]/Q (SDFF_X1)                          0.08       0.08 r
  R0/reg_out[32] (register_N64_2)                         0.00       0.08 r
  M0/a[0] (boothMultiplier)                               0.00       0.08 r
  M0/U129/ZN (INV_X1)                                     0.04       0.12 f
  M0/A1/b[0] (carrySelectAdder_1)                         0.00       0.12 f
  M0/A1/CSL1/b[0] (carry_select_4bit_8)                   0.00       0.12 f
  M0/A1/CSL1/F5/b (fullAdder_60)                          0.00       0.12 f
  M0/A1/CSL1/F5/U4/Z (XOR2_X1)                            0.08       0.20 f
  M0/A1/CSL1/F5/U2/ZN (AOI22_X1)                          0.05       0.25 r
  M0/A1/CSL1/F5/U1/ZN (INV_X1)                            0.03       0.28 f
  M0/A1/CSL1/F5/cout (fullAdder_60)                       0.00       0.28 f
  M0/A1/CSL1/F6/cin (fullAdder_59)                        0.00       0.28 f
  M0/A1/CSL1/F6/U2/ZN (AOI22_X1)                          0.05       0.33 r
  M0/A1/CSL1/F6/U1/ZN (INV_X1)                            0.03       0.36 f
  M0/A1/CSL1/F6/cout (fullAdder_59)                       0.00       0.36 f
  M0/A1/CSL1/F7/cin (fullAdder_58)                        0.00       0.36 f
  M0/A1/CSL1/F7/U1/ZN (AOI22_X1)                          0.05       0.41 r
  M0/A1/CSL1/F7/U2/ZN (INV_X1)                            0.03       0.44 f
  M0/A1/CSL1/F7/cout (fullAdder_58)                       0.00       0.44 f
  M0/A1/CSL1/F8/cin (fullAdder_57)                        0.00       0.44 f
  M0/A1/CSL1/F8/U1/ZN (AOI22_X1)                          0.05       0.49 r
  M0/A1/CSL1/F8/U2/ZN (INV_X1)                            0.02       0.51 f
  M0/A1/CSL1/F8/cout (fullAdder_57)                       0.00       0.51 f
  M0/A1/CSL1/U12/ZN (AOI22_X1)                            0.04       0.56 r
  M0/A1/CSL1/U13/ZN (INV_X1)                              0.04       0.59 f
  M0/A1/CSL1/cout (carry_select_4bit_8)                   0.00       0.59 f
  M0/A1/CSL2/cin (carry_select_4bit_7)                    0.00       0.59 f
  M0/A1/CSL2/U13/ZN (AOI22_X1)                            0.06       0.65 r
  M0/A1/CSL2/U8/ZN (INV_X1)                               0.04       0.69 f
  M0/A1/CSL2/cout (carry_select_4bit_7)                   0.00       0.69 f
  M0/A1/CSL3/cin (carry_select_4bit_6)                    0.00       0.69 f
  M0/A1/CSL3/U13/ZN (INV_X1)                              0.05       0.74 r
  M0/A1/CSL3/U12/ZN (AOI22_X1)                            0.04       0.78 f
  M0/A1/CSL3/U7/ZN (INV_X1)                               0.04       0.82 r
  M0/A1/CSL3/cout (carry_select_4bit_6)                   0.00       0.82 r
  M0/A1/CSL4/cin (carry_select_4bit_5)                    0.00       0.82 r
  M0/A1/CSL4/U13/ZN (INV_X1)                              0.05       0.87 f
  M0/A1/CSL4/U12/ZN (AOI22_X1)                            0.05       0.92 r
  M0/A1/CSL4/U7/ZN (INV_X1)                               0.04       0.96 f
  M0/A1/CSL4/cout (carry_select_4bit_5)                   0.00       0.96 f
  M0/A1/CSL5/cin (carry_select_4bit_4)                    0.00       0.96 f
  M0/A1/CSL5/U13/ZN (INV_X1)                              0.05       1.00 r
  M0/A1/CSL5/U12/ZN (AOI22_X1)                            0.04       1.04 f
  M0/A1/CSL5/U7/ZN (INV_X1)                               0.04       1.09 r
  M0/A1/CSL5/cout (carry_select_4bit_4)                   0.00       1.09 r
  M0/A1/CSL6/cin (carry_select_4bit_3)                    0.00       1.09 r
  M0/A1/CSL6/U13/ZN (INV_X1)                              0.05       1.13 f
  M0/A1/CSL6/U12/ZN (AOI22_X1)                            0.05       1.18 r
  M0/A1/CSL6/U3/ZN (INV_X1)                               0.04       1.22 f
  M0/A1/CSL6/cout (carry_select_4bit_3)                   0.00       1.22 f
  M0/A1/CSL7/cin (carry_select_4bit_2)                    0.00       1.22 f
  M0/A1/CSL7/U13/ZN (INV_X1)                              0.05       1.27 r
  M0/A1/CSL7/U12/ZN (AOI22_X1)                            0.04       1.31 f
  M0/A1/CSL7/U7/ZN (INV_X1)                               0.04       1.35 r
  M0/A1/CSL7/cout (carry_select_4bit_2)                   0.00       1.35 r
  M0/A1/CSL8/cin (carry_select_4bit_1)                    0.00       1.35 r
  M0/A1/CSL8/U13/ZN (INV_X1)                              0.05       1.40 f
  M0/A1/CSL8/U10/ZN (AOI22_X1)                            0.05       1.45 r
  M0/A1/CSL8/U6/ZN (INV_X1)                               0.02       1.47 f
  M0/A1/CSL8/result[0] (carry_select_4bit_1)              0.00       1.47 f
  M0/A1/result[28] (carrySelectAdder_1)                   0.00       1.47 f
  M0/U122/ZN (AOI222_X1)                                  0.05       1.52 r
  M0/U125/ZN (INV_X1)                                     0.03       1.55 f
  M0/A_reg[27]/D (DFF_X1)                                 0.01       1.56 f
  data arrival time                                                  1.56

  clock iclk (rise edge)                                  1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  M0/A_reg[27]/CK (DFF_X1)                                0.00       1.60 r
  library setup time                                     -0.03       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: R0/reg_out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/A_reg[28]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R0/reg_out_reg[32]/CK (SDFF_X1)                         0.00       0.00 r
  R0/reg_out_reg[32]/Q (SDFF_X1)                          0.08       0.08 r
  R0/reg_out[32] (register_N64_2)                         0.00       0.08 r
  M0/a[0] (boothMultiplier)                               0.00       0.08 r
  M0/U129/ZN (INV_X1)                                     0.04       0.12 f
  M0/A1/b[0] (carrySelectAdder_1)                         0.00       0.12 f
  M0/A1/CSL1/b[0] (carry_select_4bit_8)                   0.00       0.12 f
  M0/A1/CSL1/F5/b (fullAdder_60)                          0.00       0.12 f
  M0/A1/CSL1/F5/U4/Z (XOR2_X1)                            0.08       0.20 f
  M0/A1/CSL1/F5/U2/ZN (AOI22_X1)                          0.05       0.25 r
  M0/A1/CSL1/F5/U1/ZN (INV_X1)                            0.03       0.28 f
  M0/A1/CSL1/F5/cout (fullAdder_60)                       0.00       0.28 f
  M0/A1/CSL1/F6/cin (fullAdder_59)                        0.00       0.28 f
  M0/A1/CSL1/F6/U2/ZN (AOI22_X1)                          0.05       0.33 r
  M0/A1/CSL1/F6/U1/ZN (INV_X1)                            0.03       0.36 f
  M0/A1/CSL1/F6/cout (fullAdder_59)                       0.00       0.36 f
  M0/A1/CSL1/F7/cin (fullAdder_58)                        0.00       0.36 f
  M0/A1/CSL1/F7/U1/ZN (AOI22_X1)                          0.05       0.41 r
  M0/A1/CSL1/F7/U2/ZN (INV_X1)                            0.03       0.44 f
  M0/A1/CSL1/F7/cout (fullAdder_58)                       0.00       0.44 f
  M0/A1/CSL1/F8/cin (fullAdder_57)                        0.00       0.44 f
  M0/A1/CSL1/F8/U1/ZN (AOI22_X1)                          0.05       0.49 r
  M0/A1/CSL1/F8/U2/ZN (INV_X1)                            0.02       0.51 f
  M0/A1/CSL1/F8/cout (fullAdder_57)                       0.00       0.51 f
  M0/A1/CSL1/U12/ZN (AOI22_X1)                            0.04       0.56 r
  M0/A1/CSL1/U13/ZN (INV_X1)                              0.04       0.59 f
  M0/A1/CSL1/cout (carry_select_4bit_8)                   0.00       0.59 f
  M0/A1/CSL2/cin (carry_select_4bit_7)                    0.00       0.59 f
  M0/A1/CSL2/U13/ZN (AOI22_X1)                            0.06       0.65 r
  M0/A1/CSL2/U8/ZN (INV_X1)                               0.04       0.69 f
  M0/A1/CSL2/cout (carry_select_4bit_7)                   0.00       0.69 f
  M0/A1/CSL3/cin (carry_select_4bit_6)                    0.00       0.69 f
  M0/A1/CSL3/U13/ZN (INV_X1)                              0.05       0.74 r
  M0/A1/CSL3/U12/ZN (AOI22_X1)                            0.04       0.78 f
  M0/A1/CSL3/U7/ZN (INV_X1)                               0.04       0.82 r
  M0/A1/CSL3/cout (carry_select_4bit_6)                   0.00       0.82 r
  M0/A1/CSL4/cin (carry_select_4bit_5)                    0.00       0.82 r
  M0/A1/CSL4/U13/ZN (INV_X1)                              0.05       0.87 f
  M0/A1/CSL4/U12/ZN (AOI22_X1)                            0.05       0.92 r
  M0/A1/CSL4/U7/ZN (INV_X1)                               0.04       0.96 f
  M0/A1/CSL4/cout (carry_select_4bit_5)                   0.00       0.96 f
  M0/A1/CSL5/cin (carry_select_4bit_4)                    0.00       0.96 f
  M0/A1/CSL5/U13/ZN (INV_X1)                              0.05       1.00 r
  M0/A1/CSL5/U12/ZN (AOI22_X1)                            0.04       1.04 f
  M0/A1/CSL5/U7/ZN (INV_X1)                               0.04       1.09 r
  M0/A1/CSL5/cout (carry_select_4bit_4)                   0.00       1.09 r
  M0/A1/CSL6/cin (carry_select_4bit_3)                    0.00       1.09 r
  M0/A1/CSL6/U13/ZN (INV_X1)                              0.05       1.13 f
  M0/A1/CSL6/U12/ZN (AOI22_X1)                            0.05       1.18 r
  M0/A1/CSL6/U3/ZN (INV_X1)                               0.04       1.22 f
  M0/A1/CSL6/cout (carry_select_4bit_3)                   0.00       1.22 f
  M0/A1/CSL7/cin (carry_select_4bit_2)                    0.00       1.22 f
  M0/A1/CSL7/U13/ZN (INV_X1)                              0.05       1.27 r
  M0/A1/CSL7/U12/ZN (AOI22_X1)                            0.04       1.31 f
  M0/A1/CSL7/U7/ZN (INV_X1)                               0.04       1.35 r
  M0/A1/CSL7/cout (carry_select_4bit_2)                   0.00       1.35 r
  M0/A1/CSL8/cin (carry_select_4bit_1)                    0.00       1.35 r
  M0/A1/CSL8/U13/ZN (INV_X1)                              0.05       1.40 f
  M0/A1/CSL8/U9/ZN (AOI22_X1)                             0.05       1.45 r
  M0/A1/CSL8/U5/ZN (INV_X1)                               0.02       1.47 f
  M0/A1/CSL8/result[1] (carry_select_4bit_1)              0.00       1.47 f
  M0/A1/result[29] (carrySelectAdder_1)                   0.00       1.47 f
  M0/U55/ZN (AOI222_X1)                                   0.05       1.52 r
  M0/U124/ZN (INV_X1)                                     0.03       1.55 f
  M0/A_reg[28]/D (DFF_X1)                                 0.01       1.56 f
  data arrival time                                                  1.56

  clock iclk (rise edge)                                  1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  M0/A_reg[28]/CK (DFF_X1)                                0.00       1.60 r
  library setup time                                     -0.03       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: R0/reg_out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/A_reg[23]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R0/reg_out_reg[32]/CK (SDFF_X1)                         0.00       0.00 r
  R0/reg_out_reg[32]/Q (SDFF_X1)                          0.08       0.08 r
  R0/reg_out[32] (register_N64_2)                         0.00       0.08 r
  M0/a[0] (boothMultiplier)                               0.00       0.08 r
  M0/U129/ZN (INV_X1)                                     0.04       0.12 f
  M0/A1/b[0] (carrySelectAdder_1)                         0.00       0.12 f
  M0/A1/CSL1/b[0] (carry_select_4bit_8)                   0.00       0.12 f
  M0/A1/CSL1/F5/b (fullAdder_60)                          0.00       0.12 f
  M0/A1/CSL1/F5/U4/Z (XOR2_X1)                            0.08       0.20 f
  M0/A1/CSL1/F5/U2/ZN (AOI22_X1)                          0.05       0.25 r
  M0/A1/CSL1/F5/U1/ZN (INV_X1)                            0.03       0.28 f
  M0/A1/CSL1/F5/cout (fullAdder_60)                       0.00       0.28 f
  M0/A1/CSL1/F6/cin (fullAdder_59)                        0.00       0.28 f
  M0/A1/CSL1/F6/U2/ZN (AOI22_X1)                          0.05       0.33 r
  M0/A1/CSL1/F6/U1/ZN (INV_X1)                            0.03       0.36 f
  M0/A1/CSL1/F6/cout (fullAdder_59)                       0.00       0.36 f
  M0/A1/CSL1/F7/cin (fullAdder_58)                        0.00       0.36 f
  M0/A1/CSL1/F7/U1/ZN (AOI22_X1)                          0.05       0.41 r
  M0/A1/CSL1/F7/U2/ZN (INV_X1)                            0.03       0.44 f
  M0/A1/CSL1/F7/cout (fullAdder_58)                       0.00       0.44 f
  M0/A1/CSL1/F8/cin (fullAdder_57)                        0.00       0.44 f
  M0/A1/CSL1/F8/U1/ZN (AOI22_X1)                          0.05       0.49 r
  M0/A1/CSL1/F8/U2/ZN (INV_X1)                            0.02       0.51 f
  M0/A1/CSL1/F8/cout (fullAdder_57)                       0.00       0.51 f
  M0/A1/CSL1/U12/ZN (AOI22_X1)                            0.04       0.56 r
  M0/A1/CSL1/U13/ZN (INV_X1)                              0.04       0.59 f
  M0/A1/CSL1/cout (carry_select_4bit_8)                   0.00       0.59 f
  M0/A1/CSL2/cin (carry_select_4bit_7)                    0.00       0.59 f
  M0/A1/CSL2/U14/ZN (INV_X1)                              0.04       0.64 r
  M0/A1/CSL2/U13/ZN (AOI22_X1)                            0.04       0.67 f
  M0/A1/CSL2/U8/ZN (INV_X1)                               0.04       0.72 r
  M0/A1/CSL2/cout (carry_select_4bit_7)                   0.00       0.72 r
  M0/A1/CSL3/cin (carry_select_4bit_6)                    0.00       0.72 r
  M0/A1/CSL3/U13/ZN (INV_X1)                              0.05       0.76 f
  M0/A1/CSL3/U12/ZN (AOI22_X1)                            0.05       0.81 r
  M0/A1/CSL3/U7/ZN (INV_X1)                               0.04       0.85 f
  M0/A1/CSL3/cout (carry_select_4bit_6)                   0.00       0.85 f
  M0/A1/CSL4/cin (carry_select_4bit_5)                    0.00       0.85 f
  M0/A1/CSL4/U13/ZN (INV_X1)                              0.05       0.90 r
  M0/A1/CSL4/U12/ZN (AOI22_X1)                            0.04       0.94 f
  M0/A1/CSL4/U7/ZN (INV_X1)                               0.04       0.98 r
  M0/A1/CSL4/cout (carry_select_4bit_5)                   0.00       0.98 r
  M0/A1/CSL5/cin (carry_select_4bit_4)                    0.00       0.98 r
  M0/A1/CSL5/U13/ZN (INV_X1)                              0.05       1.03 f
  M0/A1/CSL5/U12/ZN (AOI22_X1)                            0.05       1.08 r
  M0/A1/CSL5/U7/ZN (INV_X1)                               0.04       1.11 f
  M0/A1/CSL5/cout (carry_select_4bit_4)                   0.00       1.11 f
  M0/A1/CSL6/cin (carry_select_4bit_3)                    0.00       1.11 f
  M0/A1/CSL6/U13/ZN (INV_X1)                              0.05       1.16 r
  M0/A1/CSL6/U12/ZN (AOI22_X1)                            0.04       1.20 f
  M0/A1/CSL6/U3/ZN (INV_X1)                               0.04       1.25 r
  M0/A1/CSL6/cout (carry_select_4bit_3)                   0.00       1.25 r
  M0/A1/CSL7/cin (carry_select_4bit_2)                    0.00       1.25 r
  M0/A1/CSL7/U13/ZN (INV_X1)                              0.05       1.29 f
  M0/A1/CSL7/U11/ZN (AOI22_X1)                            0.05       1.34 r
  M0/A1/CSL7/U3/ZN (INV_X1)                               0.02       1.36 f
  M0/A1/CSL7/result[0] (carry_select_4bit_2)              0.00       1.36 f
  M0/A1/result[24] (carrySelectAdder_1)                   0.00       1.36 f
  M0/U100/ZN (AOI222_X1)                                  0.05       1.42 r
  M0/U99/ZN (INV_X1)                                      0.03       1.44 f
  M0/A_reg[23]/D (DFF_X1)                                 0.01       1.45 f
  data arrival time                                                  1.45

  clock iclk (rise edge)                                  1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  M0/A_reg[23]/CK (DFF_X1)                                0.00       1.60 r
  library setup time                                     -0.03       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: R0/reg_out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/A_reg[24]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R0/reg_out_reg[32]/CK (SDFF_X1)                         0.00       0.00 r
  R0/reg_out_reg[32]/Q (SDFF_X1)                          0.08       0.08 r
  R0/reg_out[32] (register_N64_2)                         0.00       0.08 r
  M0/a[0] (boothMultiplier)                               0.00       0.08 r
  M0/U129/ZN (INV_X1)                                     0.04       0.12 f
  M0/A1/b[0] (carrySelectAdder_1)                         0.00       0.12 f
  M0/A1/CSL1/b[0] (carry_select_4bit_8)                   0.00       0.12 f
  M0/A1/CSL1/F5/b (fullAdder_60)                          0.00       0.12 f
  M0/A1/CSL1/F5/U4/Z (XOR2_X1)                            0.08       0.20 f
  M0/A1/CSL1/F5/U2/ZN (AOI22_X1)                          0.05       0.25 r
  M0/A1/CSL1/F5/U1/ZN (INV_X1)                            0.03       0.28 f
  M0/A1/CSL1/F5/cout (fullAdder_60)                       0.00       0.28 f
  M0/A1/CSL1/F6/cin (fullAdder_59)                        0.00       0.28 f
  M0/A1/CSL1/F6/U2/ZN (AOI22_X1)                          0.05       0.33 r
  M0/A1/CSL1/F6/U1/ZN (INV_X1)                            0.03       0.36 f
  M0/A1/CSL1/F6/cout (fullAdder_59)                       0.00       0.36 f
  M0/A1/CSL1/F7/cin (fullAdder_58)                        0.00       0.36 f
  M0/A1/CSL1/F7/U1/ZN (AOI22_X1)                          0.05       0.41 r
  M0/A1/CSL1/F7/U2/ZN (INV_X1)                            0.03       0.44 f
  M0/A1/CSL1/F7/cout (fullAdder_58)                       0.00       0.44 f
  M0/A1/CSL1/F8/cin (fullAdder_57)                        0.00       0.44 f
  M0/A1/CSL1/F8/U1/ZN (AOI22_X1)                          0.05       0.49 r
  M0/A1/CSL1/F8/U2/ZN (INV_X1)                            0.02       0.51 f
  M0/A1/CSL1/F8/cout (fullAdder_57)                       0.00       0.51 f
  M0/A1/CSL1/U12/ZN (AOI22_X1)                            0.04       0.56 r
  M0/A1/CSL1/U13/ZN (INV_X1)                              0.04       0.59 f
  M0/A1/CSL1/cout (carry_select_4bit_8)                   0.00       0.59 f
  M0/A1/CSL2/cin (carry_select_4bit_7)                    0.00       0.59 f
  M0/A1/CSL2/U14/ZN (INV_X1)                              0.04       0.64 r
  M0/A1/CSL2/U13/ZN (AOI22_X1)                            0.04       0.67 f
  M0/A1/CSL2/U8/ZN (INV_X1)                               0.04       0.72 r
  M0/A1/CSL2/cout (carry_select_4bit_7)                   0.00       0.72 r
  M0/A1/CSL3/cin (carry_select_4bit_6)                    0.00       0.72 r
  M0/A1/CSL3/U13/ZN (INV_X1)                              0.05       0.76 f
  M0/A1/CSL3/U12/ZN (AOI22_X1)                            0.05       0.81 r
  M0/A1/CSL3/U7/ZN (INV_X1)                               0.04       0.85 f
  M0/A1/CSL3/cout (carry_select_4bit_6)                   0.00       0.85 f
  M0/A1/CSL4/cin (carry_select_4bit_5)                    0.00       0.85 f
  M0/A1/CSL4/U13/ZN (INV_X1)                              0.05       0.90 r
  M0/A1/CSL4/U12/ZN (AOI22_X1)                            0.04       0.94 f
  M0/A1/CSL4/U7/ZN (INV_X1)                               0.04       0.98 r
  M0/A1/CSL4/cout (carry_select_4bit_5)                   0.00       0.98 r
  M0/A1/CSL5/cin (carry_select_4bit_4)                    0.00       0.98 r
  M0/A1/CSL5/U13/ZN (INV_X1)                              0.05       1.03 f
  M0/A1/CSL5/U12/ZN (AOI22_X1)                            0.05       1.08 r
  M0/A1/CSL5/U7/ZN (INV_X1)                               0.04       1.11 f
  M0/A1/CSL5/cout (carry_select_4bit_4)                   0.00       1.11 f
  M0/A1/CSL6/cin (carry_select_4bit_3)                    0.00       1.11 f
  M0/A1/CSL6/U13/ZN (INV_X1)                              0.05       1.16 r
  M0/A1/CSL6/U12/ZN (AOI22_X1)                            0.04       1.20 f
  M0/A1/CSL6/U3/ZN (INV_X1)                               0.04       1.25 r
  M0/A1/CSL6/cout (carry_select_4bit_3)                   0.00       1.25 r
  M0/A1/CSL7/cin (carry_select_4bit_2)                    0.00       1.25 r
  M0/A1/CSL7/U13/ZN (INV_X1)                              0.05       1.29 f
  M0/A1/CSL7/U10/ZN (AOI22_X1)                            0.05       1.34 r
  M0/A1/CSL7/U4/ZN (INV_X1)                               0.02       1.36 f
  M0/A1/CSL7/result[1] (carry_select_4bit_2)              0.00       1.36 f
  M0/A1/result[25] (carrySelectAdder_1)                   0.00       1.36 f
  M0/U102/ZN (AOI222_X1)                                  0.05       1.42 r
  M0/U101/ZN (INV_X1)                                     0.03       1.44 f
  M0/A_reg[24]/D (DFF_X1)                                 0.01       1.45 f
  data arrival time                                                  1.45

  clock iclk (rise edge)                                  1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  M0/A_reg[24]/CK (DFF_X1)                                0.00       1.60 r
  library setup time                                     -0.03       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: R0/reg_out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/A_reg[25]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R0/reg_out_reg[32]/CK (SDFF_X1)                         0.00       0.00 r
  R0/reg_out_reg[32]/Q (SDFF_X1)                          0.08       0.08 r
  R0/reg_out[32] (register_N64_2)                         0.00       0.08 r
  M0/a[0] (boothMultiplier)                               0.00       0.08 r
  M0/U129/ZN (INV_X1)                                     0.04       0.12 f
  M0/A1/b[0] (carrySelectAdder_1)                         0.00       0.12 f
  M0/A1/CSL1/b[0] (carry_select_4bit_8)                   0.00       0.12 f
  M0/A1/CSL1/F5/b (fullAdder_60)                          0.00       0.12 f
  M0/A1/CSL1/F5/U4/Z (XOR2_X1)                            0.08       0.20 f
  M0/A1/CSL1/F5/U2/ZN (AOI22_X1)                          0.05       0.25 r
  M0/A1/CSL1/F5/U1/ZN (INV_X1)                            0.03       0.28 f
  M0/A1/CSL1/F5/cout (fullAdder_60)                       0.00       0.28 f
  M0/A1/CSL1/F6/cin (fullAdder_59)                        0.00       0.28 f
  M0/A1/CSL1/F6/U2/ZN (AOI22_X1)                          0.05       0.33 r
  M0/A1/CSL1/F6/U1/ZN (INV_X1)                            0.03       0.36 f
  M0/A1/CSL1/F6/cout (fullAdder_59)                       0.00       0.36 f
  M0/A1/CSL1/F7/cin (fullAdder_58)                        0.00       0.36 f
  M0/A1/CSL1/F7/U1/ZN (AOI22_X1)                          0.05       0.41 r
  M0/A1/CSL1/F7/U2/ZN (INV_X1)                            0.03       0.44 f
  M0/A1/CSL1/F7/cout (fullAdder_58)                       0.00       0.44 f
  M0/A1/CSL1/F8/cin (fullAdder_57)                        0.00       0.44 f
  M0/A1/CSL1/F8/U1/ZN (AOI22_X1)                          0.05       0.49 r
  M0/A1/CSL1/F8/U2/ZN (INV_X1)                            0.02       0.51 f
  M0/A1/CSL1/F8/cout (fullAdder_57)                       0.00       0.51 f
  M0/A1/CSL1/U12/ZN (AOI22_X1)                            0.04       0.56 r
  M0/A1/CSL1/U13/ZN (INV_X1)                              0.04       0.59 f
  M0/A1/CSL1/cout (carry_select_4bit_8)                   0.00       0.59 f
  M0/A1/CSL2/cin (carry_select_4bit_7)                    0.00       0.59 f
  M0/A1/CSL2/U14/ZN (INV_X1)                              0.04       0.64 r
  M0/A1/CSL2/U13/ZN (AOI22_X1)                            0.04       0.67 f
  M0/A1/CSL2/U8/ZN (INV_X1)                               0.04       0.72 r
  M0/A1/CSL2/cout (carry_select_4bit_7)                   0.00       0.72 r
  M0/A1/CSL3/cin (carry_select_4bit_6)                    0.00       0.72 r
  M0/A1/CSL3/U13/ZN (INV_X1)                              0.05       0.76 f
  M0/A1/CSL3/U12/ZN (AOI22_X1)                            0.05       0.81 r
  M0/A1/CSL3/U7/ZN (INV_X1)                               0.04       0.85 f
  M0/A1/CSL3/cout (carry_select_4bit_6)                   0.00       0.85 f
  M0/A1/CSL4/cin (carry_select_4bit_5)                    0.00       0.85 f
  M0/A1/CSL4/U13/ZN (INV_X1)                              0.05       0.90 r
  M0/A1/CSL4/U12/ZN (AOI22_X1)                            0.04       0.94 f
  M0/A1/CSL4/U7/ZN (INV_X1)                               0.04       0.98 r
  M0/A1/CSL4/cout (carry_select_4bit_5)                   0.00       0.98 r
  M0/A1/CSL5/cin (carry_select_4bit_4)                    0.00       0.98 r
  M0/A1/CSL5/U13/ZN (INV_X1)                              0.05       1.03 f
  M0/A1/CSL5/U12/ZN (AOI22_X1)                            0.05       1.08 r
  M0/A1/CSL5/U7/ZN (INV_X1)                               0.04       1.11 f
  M0/A1/CSL5/cout (carry_select_4bit_4)                   0.00       1.11 f
  M0/A1/CSL6/cin (carry_select_4bit_3)                    0.00       1.11 f
  M0/A1/CSL6/U13/ZN (INV_X1)                              0.05       1.16 r
  M0/A1/CSL6/U12/ZN (AOI22_X1)                            0.04       1.20 f
  M0/A1/CSL6/U3/ZN (INV_X1)                               0.04       1.25 r
  M0/A1/CSL6/cout (carry_select_4bit_3)                   0.00       1.25 r
  M0/A1/CSL7/cin (carry_select_4bit_2)                    0.00       1.25 r
  M0/A1/CSL7/U13/ZN (INV_X1)                              0.05       1.29 f
  M0/A1/CSL7/U9/ZN (AOI22_X1)                             0.05       1.34 r
  M0/A1/CSL7/U5/ZN (INV_X1)                               0.02       1.36 f
  M0/A1/CSL7/result[2] (carry_select_4bit_2)              0.00       1.36 f
  M0/A1/result[26] (carrySelectAdder_1)                   0.00       1.36 f
  M0/U104/ZN (AOI222_X1)                                  0.05       1.42 r
  M0/U103/ZN (INV_X1)                                     0.03       1.44 f
  M0/A_reg[25]/D (DFF_X1)                                 0.01       1.45 f
  data arrival time                                                  1.45

  clock iclk (rise edge)                                  1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  M0/A_reg[25]/CK (DFF_X1)                                0.00       1.60 r
  library setup time                                     -0.03       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: R0/reg_out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/A_reg[26]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R0/reg_out_reg[32]/CK (SDFF_X1)                         0.00       0.00 r
  R0/reg_out_reg[32]/Q (SDFF_X1)                          0.08       0.08 r
  R0/reg_out[32] (register_N64_2)                         0.00       0.08 r
  M0/a[0] (boothMultiplier)                               0.00       0.08 r
  M0/U129/ZN (INV_X1)                                     0.04       0.12 f
  M0/A1/b[0] (carrySelectAdder_1)                         0.00       0.12 f
  M0/A1/CSL1/b[0] (carry_select_4bit_8)                   0.00       0.12 f
  M0/A1/CSL1/F5/b (fullAdder_60)                          0.00       0.12 f
  M0/A1/CSL1/F5/U4/Z (XOR2_X1)                            0.08       0.20 f
  M0/A1/CSL1/F5/U2/ZN (AOI22_X1)                          0.05       0.25 r
  M0/A1/CSL1/F5/U1/ZN (INV_X1)                            0.03       0.28 f
  M0/A1/CSL1/F5/cout (fullAdder_60)                       0.00       0.28 f
  M0/A1/CSL1/F6/cin (fullAdder_59)                        0.00       0.28 f
  M0/A1/CSL1/F6/U2/ZN (AOI22_X1)                          0.05       0.33 r
  M0/A1/CSL1/F6/U1/ZN (INV_X1)                            0.03       0.36 f
  M0/A1/CSL1/F6/cout (fullAdder_59)                       0.00       0.36 f
  M0/A1/CSL1/F7/cin (fullAdder_58)                        0.00       0.36 f
  M0/A1/CSL1/F7/U1/ZN (AOI22_X1)                          0.05       0.41 r
  M0/A1/CSL1/F7/U2/ZN (INV_X1)                            0.03       0.44 f
  M0/A1/CSL1/F7/cout (fullAdder_58)                       0.00       0.44 f
  M0/A1/CSL1/F8/cin (fullAdder_57)                        0.00       0.44 f
  M0/A1/CSL1/F8/U1/ZN (AOI22_X1)                          0.05       0.49 r
  M0/A1/CSL1/F8/U2/ZN (INV_X1)                            0.02       0.51 f
  M0/A1/CSL1/F8/cout (fullAdder_57)                       0.00       0.51 f
  M0/A1/CSL1/U12/ZN (AOI22_X1)                            0.04       0.56 r
  M0/A1/CSL1/U13/ZN (INV_X1)                              0.04       0.59 f
  M0/A1/CSL1/cout (carry_select_4bit_8)                   0.00       0.59 f
  M0/A1/CSL2/cin (carry_select_4bit_7)                    0.00       0.59 f
  M0/A1/CSL2/U14/ZN (INV_X1)                              0.04       0.64 r
  M0/A1/CSL2/U13/ZN (AOI22_X1)                            0.04       0.67 f
  M0/A1/CSL2/U8/ZN (INV_X1)                               0.04       0.72 r
  M0/A1/CSL2/cout (carry_select_4bit_7)                   0.00       0.72 r
  M0/A1/CSL3/cin (carry_select_4bit_6)                    0.00       0.72 r
  M0/A1/CSL3/U13/ZN (INV_X1)                              0.05       0.76 f
  M0/A1/CSL3/U12/ZN (AOI22_X1)                            0.05       0.81 r
  M0/A1/CSL3/U7/ZN (INV_X1)                               0.04       0.85 f
  M0/A1/CSL3/cout (carry_select_4bit_6)                   0.00       0.85 f
  M0/A1/CSL4/cin (carry_select_4bit_5)                    0.00       0.85 f
  M0/A1/CSL4/U13/ZN (INV_X1)                              0.05       0.90 r
  M0/A1/CSL4/U12/ZN (AOI22_X1)                            0.04       0.94 f
  M0/A1/CSL4/U7/ZN (INV_X1)                               0.04       0.98 r
  M0/A1/CSL4/cout (carry_select_4bit_5)                   0.00       0.98 r
  M0/A1/CSL5/cin (carry_select_4bit_4)                    0.00       0.98 r
  M0/A1/CSL5/U13/ZN (INV_X1)                              0.05       1.03 f
  M0/A1/CSL5/U12/ZN (AOI22_X1)                            0.05       1.08 r
  M0/A1/CSL5/U7/ZN (INV_X1)                               0.04       1.11 f
  M0/A1/CSL5/cout (carry_select_4bit_4)                   0.00       1.11 f
  M0/A1/CSL6/cin (carry_select_4bit_3)                    0.00       1.11 f
  M0/A1/CSL6/U13/ZN (INV_X1)                              0.05       1.16 r
  M0/A1/CSL6/U12/ZN (AOI22_X1)                            0.04       1.20 f
  M0/A1/CSL6/U3/ZN (INV_X1)                               0.04       1.25 r
  M0/A1/CSL6/cout (carry_select_4bit_3)                   0.00       1.25 r
  M0/A1/CSL7/cin (carry_select_4bit_2)                    0.00       1.25 r
  M0/A1/CSL7/U13/ZN (INV_X1)                              0.05       1.29 f
  M0/A1/CSL7/U8/ZN (AOI22_X1)                             0.05       1.34 r
  M0/A1/CSL7/U6/ZN (INV_X1)                               0.02       1.36 f
  M0/A1/CSL7/result[3] (carry_select_4bit_2)              0.00       1.36 f
  M0/A1/result[27] (carrySelectAdder_1)                   0.00       1.36 f
  M0/U106/ZN (AOI222_X1)                                  0.05       1.42 r
  M0/U105/ZN (INV_X1)                                     0.03       1.44 f
  M0/A_reg[26]/D (DFF_X1)                                 0.01       1.45 f
  data arrival time                                                  1.45

  clock iclk (rise edge)                                  1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  M0/A_reg[26]/CK (DFF_X1)                                0.00       1.60 r
  library setup time                                     -0.03       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: R0/reg_out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: M0/A_reg[19]
            (rising edge-triggered flip-flop clocked by iclk)
  Path Group: iclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TopModule          5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R0/reg_out_reg[32]/CK (SDFF_X1)                         0.00       0.00 r
  R0/reg_out_reg[32]/Q (SDFF_X1)                          0.08       0.08 r
  R0/reg_out[32] (register_N64_2)                         0.00       0.08 r
  M0/a[0] (boothMultiplier)                               0.00       0.08 r
  M0/U129/ZN (INV_X1)                                     0.04       0.12 f
  M0/A1/b[0] (carrySelectAdder_1)                         0.00       0.12 f
  M0/A1/CSL1/b[0] (carry_select_4bit_8)                   0.00       0.12 f
  M0/A1/CSL1/F5/b (fullAdder_60)                          0.00       0.12 f
  M0/A1/CSL1/F5/U4/Z (XOR2_X1)                            0.08       0.20 f
  M0/A1/CSL1/F5/U2/ZN (AOI22_X1)                          0.05       0.25 r
  M0/A1/CSL1/F5/U1/ZN (INV_X1)                            0.03       0.28 f
  M0/A1/CSL1/F5/cout (fullAdder_60)                       0.00       0.28 f
  M0/A1/CSL1/F6/cin (fullAdder_59)                        0.00       0.28 f
  M0/A1/CSL1/F6/U2/ZN (AOI22_X1)                          0.05       0.33 r
  M0/A1/CSL1/F6/U1/ZN (INV_X1)                            0.03       0.36 f
  M0/A1/CSL1/F6/cout (fullAdder_59)                       0.00       0.36 f
  M0/A1/CSL1/F7/cin (fullAdder_58)                        0.00       0.36 f
  M0/A1/CSL1/F7/U1/ZN (AOI22_X1)                          0.05       0.41 r
  M0/A1/CSL1/F7/U2/ZN (INV_X1)                            0.03       0.44 f
  M0/A1/CSL1/F7/cout (fullAdder_58)                       0.00       0.44 f
  M0/A1/CSL1/F8/cin (fullAdder_57)                        0.00       0.44 f
  M0/A1/CSL1/F8/U1/ZN (AOI22_X1)                          0.05       0.49 r
  M0/A1/CSL1/F8/U2/ZN (INV_X1)                            0.02       0.51 f
  M0/A1/CSL1/F8/cout (fullAdder_57)                       0.00       0.51 f
  M0/A1/CSL1/U12/ZN (AOI22_X1)                            0.04       0.56 r
  M0/A1/CSL1/U13/ZN (INV_X1)                              0.04       0.59 f
  M0/A1/CSL1/cout (carry_select_4bit_8)                   0.00       0.59 f
  M0/A1/CSL2/cin (carry_select_4bit_7)                    0.00       0.59 f
  M0/A1/CSL2/U13/ZN (AOI22_X1)                            0.06       0.65 r
  M0/A1/CSL2/U8/ZN (INV_X1)                               0.04       0.69 f
  M0/A1/CSL2/cout (carry_select_4bit_7)                   0.00       0.69 f
  M0/A1/CSL3/cin (carry_select_4bit_6)                    0.00       0.69 f
  M0/A1/CSL3/U13/ZN (INV_X1)                              0.05       0.74 r
  M0/A1/CSL3/U12/ZN (AOI22_X1)                            0.04       0.78 f
  M0/A1/CSL3/U7/ZN (INV_X1)                               0.04       0.82 r
  M0/A1/CSL3/cout (carry_select_4bit_6)                   0.00       0.82 r
  M0/A1/CSL4/cin (carry_select_4bit_5)                    0.00       0.82 r
  M0/A1/CSL4/U13/ZN (INV_X1)                              0.05       0.87 f
  M0/A1/CSL4/U12/ZN (AOI22_X1)                            0.05       0.92 r
  M0/A1/CSL4/U7/ZN (INV_X1)                               0.04       0.96 f
  M0/A1/CSL4/cout (carry_select_4bit_5)                   0.00       0.96 f
  M0/A1/CSL5/cin (carry_select_4bit_4)                    0.00       0.96 f
  M0/A1/CSL5/U13/ZN (INV_X1)                              0.05       1.00 r
  M0/A1/CSL5/U12/ZN (AOI22_X1)                            0.04       1.04 f
  M0/A1/CSL5/U7/ZN (INV_X1)                               0.04       1.09 r
  M0/A1/CSL5/cout (carry_select_4bit_4)                   0.00       1.09 r
  M0/A1/CSL6/cin (carry_select_4bit_3)                    0.00       1.09 r
  M0/A1/CSL6/U13/ZN (INV_X1)                              0.05       1.13 f
  M0/A1/CSL6/U11/ZN (AOI22_X1)                            0.05       1.18 r
  M0/A1/CSL6/U4/ZN (INV_X1)                               0.02       1.21 f
  M0/A1/CSL6/result[0] (carry_select_4bit_3)              0.00       1.21 f
  M0/A1/result[20] (carrySelectAdder_1)                   0.00       1.21 f
  M0/U52/ZN (AOI222_X1)                                   0.05       1.26 r
  M0/U51/ZN (INV_X1)                                      0.03       1.28 f
  M0/A_reg[19]/D (DFF_X1)                                 0.01       1.29 f
  data arrival time                                                  1.29

  clock iclk (rise edge)                                  1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  M0/A_reg[19]/CK (DFF_X1)                                0.00       1.60 r
  library setup time                                     -0.03       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


1
