SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -2
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc6slx45
SET_PREFERENCE projectname coregen
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package fgg484
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry Verilog
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE removerpms false
SET_CORE_CLASS PSF
SET_CORE_PATH C:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ila_v1_05_a\
SET_CORE_GUIPATH C:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ila_v1_05_a\tooldata\coregen\gui\chipscope_ila.tcl
SET_CORE_NAME ILA (ChipScope Pro - Integrated Logic Analyzer)
SET_CORE_VERSION 1.05.a
SET_CORE_VLNV xilinx.com:ip:chipscope_ila:1.05.a
SET_CORE_DATASHEET C:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ila_v1_05_a\doc\chipscope_ila.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ila_v1_05_a\doc\chipscope_ila.pdf><Data Sheet>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ila_v1_05_a\doc\html\change_log.html><Version Information>
