Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Apr  8 20:49:56 2024
| Host         : P1-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-16  Warning   Large setup violation          193         
TIMING-18  Warning   Missing input or output delay  17          
TIMING-23  Warning   Combinational loop found       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (57)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (57)
----------------------
 There are 57 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.856    -1603.868                    457                 2375        0.141        0.000                      0                 2375        4.500        0.000                       0                  1326  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -14.856    -1603.868                    457                 2370        0.141        0.000                      0                 2370        4.500        0.000                       0                  1326  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.333        0.000                      0                    5        0.686        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          457  Failing Endpoints,  Worst Slack      -14.856ns,  Total Violation    -1603.868ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.856ns  (required time - arrival time)
  Source:                 CPU/rs2reg/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/seventeenth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        24.812ns  (logic 4.908ns (19.781%)  route 19.904ns (80.219%))
  Logic Levels:           34  (LUT3=3 LUT4=3 LUT5=3 LUT6=25)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 20.106 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/third/notClock
    SLICE_X22Y35         FDCE                                         r  CPU/rs2reg/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/third/q_reg/Q
                         net (fo=8, routed)           0.510    11.385    CPU/rs2reg/third/q_reg_0
    SLICE_X22Y35         LUT4 (Prop_lut4_I0_O)        0.124    11.509 r  CPU/rs2reg/third/q_i_11__5/O
                         net (fo=2, routed)           0.629    12.137    CPU/rs2reg/eighth/q_i_4__57_3
    SLICE_X26Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.261 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.433    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.557 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.077    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.201 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.626    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.750 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.584    14.334    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.458 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.771    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.895 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    15.057    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.181 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.974    16.154    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.278 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.824    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.948 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.534    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.221    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.345 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.542    18.888    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.012 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.188    19.200    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.324 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.461    19.784    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.057    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.181 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.695    20.877    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    21.001 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.646    21.647    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.771 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    22.103    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.227 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.433    22.660    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.784 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.580    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.674    24.377    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.501 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.767    25.268    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.392 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.743    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.867 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.482    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.606 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.483    27.088    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.212 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.503    27.715    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.839 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.823    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.947 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    30.229    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.353 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.786    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.910 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.722    31.632    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124    31.756 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=49, routed)          0.871    32.628    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I2_O)        0.149    32.777 r  CPU/holdIns/twentyseven/q_i_2__45_comp/O
                         net (fo=2, routed)           1.206    33.983    CPU/holdIns/twentyseven/q_i_2__45_n_0_repN
    SLICE_X14Y42         LUT6 (Prop_lut6_I2_O)        0.332    34.315 r  CPU/holdIns/twentyseven/q_i_4__66_comp_1/O
                         net (fo=1, routed)           0.789    35.104    CPU/holdIns/twentyseven/q_i_4__66_n_0_repN_1
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    35.228 r  CPU/holdIns/twentyseven/q_i_1__157_comp_1/O
                         net (fo=1, routed)           0.000    35.228    CPU/resultreg/seventeenth/result[0]
    SLICE_X16Y36         FDCE                                         r  CPU/resultreg/seventeenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.684    20.106    CPU/resultreg/seventeenth/notClock
    SLICE_X16Y36         FDCE                                         r  CPU/resultreg/seventeenth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.374    
                         clock uncertainty           -0.035    20.338    
    SLICE_X16Y36         FDCE (Setup_fdce_C_D)        0.034    20.372    CPU/resultreg/seventeenth/q_reg
  -------------------------------------------------------------------
                         required time                         20.372    
                         arrival time                         -35.228    
  -------------------------------------------------------------------
                         slack                                -14.856    

Slack (VIOLATED) :        -14.414ns  (required time - arrival time)
  Source:                 CPU/rs2reg/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/sixteenth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        24.369ns  (logic 4.675ns (19.185%)  route 19.694ns (80.815%))
  Logic Levels:           34  (LUT3=3 LUT4=4 LUT5=3 LUT6=24)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 20.106 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/third/notClock
    SLICE_X22Y35         FDCE                                         r  CPU/rs2reg/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/third/q_reg/Q
                         net (fo=8, routed)           0.510    11.385    CPU/rs2reg/third/q_reg_0
    SLICE_X22Y35         LUT4 (Prop_lut4_I0_O)        0.124    11.509 r  CPU/rs2reg/third/q_i_11__5/O
                         net (fo=2, routed)           0.629    12.137    CPU/rs2reg/eighth/q_i_4__57_3
    SLICE_X26Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.261 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.433    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.557 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.077    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.201 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.626    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.750 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.584    14.334    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.458 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.771    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.895 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    15.057    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.181 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.974    16.154    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.278 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.824    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.948 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.534    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.221    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.345 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.542    18.888    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.012 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.188    19.200    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.324 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.461    19.784    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.057    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.181 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.695    20.877    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    21.001 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.646    21.647    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.771 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    22.103    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.227 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.433    22.660    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.784 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.580    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.674    24.377    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.501 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.767    25.268    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.392 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.743    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.867 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.482    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.606 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.483    27.088    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.212 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.503    27.715    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.839 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.823    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.947 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    30.229    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.353 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.786    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.910 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.722    31.632    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124    31.756 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=49, routed)          0.796    32.552    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X17Y33         LUT3 (Prop_lut3_I2_O)        0.124    32.676 r  CPU/holdIns/twentyseven/q_i_2__46_comp/O
                         net (fo=2, routed)           1.292    33.968    CPU/holdIns/twentyseven/q_i_2__46_n_0_repN
    SLICE_X12Y37         LUT5 (Prop_lut5_I2_O)        0.124    34.092 r  CPU/holdIns/twentyseven/q_i_4__11_comp/O
                         net (fo=1, routed)           0.568    34.660    CPU/holdIns/twentyseven/q_i_4__11_n_0_repN
    SLICE_X16Y36         LUT4 (Prop_lut4_I3_O)        0.124    34.784 r  CPU/holdIns/twentyseven/q_i_1__156_comp_1/O
                         net (fo=1, routed)           0.000    34.784    CPU/resultreg/sixteenth/result[0]
    SLICE_X16Y36         FDCE                                         r  CPU/resultreg/sixteenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.684    20.106    CPU/resultreg/sixteenth/notClock
    SLICE_X16Y36         FDCE                                         r  CPU/resultreg/sixteenth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.374    
                         clock uncertainty           -0.035    20.338    
    SLICE_X16Y36         FDCE (Setup_fdce_C_D)        0.032    20.370    CPU/resultreg/sixteenth/q_reg
  -------------------------------------------------------------------
                         required time                         20.370    
                         arrival time                         -34.784    
  -------------------------------------------------------------------
                         slack                                -14.414    

Slack (VIOLATED) :        -14.377ns  (required time - arrival time)
  Source:                 CPU/rs2reg/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/twentytwo/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        24.351ns  (logic 4.551ns (18.689%)  route 19.800ns (81.311%))
  Logic Levels:           33  (LUT3=2 LUT4=3 LUT5=3 LUT6=25)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 20.109 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/third/notClock
    SLICE_X22Y35         FDCE                                         r  CPU/rs2reg/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/third/q_reg/Q
                         net (fo=8, routed)           0.510    11.385    CPU/rs2reg/third/q_reg_0
    SLICE_X22Y35         LUT4 (Prop_lut4_I0_O)        0.124    11.509 r  CPU/rs2reg/third/q_i_11__5/O
                         net (fo=2, routed)           0.629    12.137    CPU/rs2reg/eighth/q_i_4__57_3
    SLICE_X26Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.261 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.433    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.557 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.077    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.201 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.626    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.750 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.584    14.334    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.458 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.771    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.895 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    15.057    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.181 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.974    16.154    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.278 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.824    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.948 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.534    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.221    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.345 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.542    18.888    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.012 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.188    19.200    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.324 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.461    19.784    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.057    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.181 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.695    20.877    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    21.001 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.646    21.647    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.771 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    22.103    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.227 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.433    22.660    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.784 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.580    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.674    24.377    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.501 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.767    25.268    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.392 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.743    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.867 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.482    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.606 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.483    27.088    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.212 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.503    27.715    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.839 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.823    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.947 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    30.229    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.353 f  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.786    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.910 f  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.627    31.537    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124    31.661 f  CPU/holdIns/twentyseven/q_i_3__94/O
                         net (fo=31, routed)          2.415    34.076    CPU/holdIns/twentyseven/q_i_3__94_n_0
    SLICE_X22Y42         LUT6 (Prop_lut6_I5_O)        0.124    34.200 r  CPU/holdIns/twentyseven/q_i_3__88/O
                         net (fo=1, routed)           0.443    34.643    CPU/holdIns/twentyseven/q_i_3__88_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I3_O)        0.124    34.767 r  CPU/holdIns/twentyseven/q_i_1__175_comp_1/O
                         net (fo=1, routed)           0.000    34.767    CPU/resultreg/twentytwo/result[0]
    SLICE_X21Y39         FDCE                                         r  CPU/resultreg/twentytwo/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.687    20.109    CPU/resultreg/twentytwo/notClock
    SLICE_X21Y39         FDCE                                         r  CPU/resultreg/twentytwo/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.284    20.394    
                         clock uncertainty           -0.035    20.358    
    SLICE_X21Y39         FDCE (Setup_fdce_C_D)        0.032    20.390    CPU/resultreg/twentytwo/q_reg
  -------------------------------------------------------------------
                         required time                         20.390    
                         arrival time                         -34.767    
  -------------------------------------------------------------------
                         slack                                -14.377    

Slack (VIOLATED) :        -13.938ns  (required time - arrival time)
  Source:                 CPU/rs2reg/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/fifteenth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        23.891ns  (logic 4.551ns (19.049%)  route 19.340ns (80.951%))
  Logic Levels:           33  (LUT3=2 LUT4=4 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 20.105 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/third/notClock
    SLICE_X22Y35         FDCE                                         r  CPU/rs2reg/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/third/q_reg/Q
                         net (fo=8, routed)           0.510    11.385    CPU/rs2reg/third/q_reg_0
    SLICE_X22Y35         LUT4 (Prop_lut4_I0_O)        0.124    11.509 r  CPU/rs2reg/third/q_i_11__5/O
                         net (fo=2, routed)           0.629    12.137    CPU/rs2reg/eighth/q_i_4__57_3
    SLICE_X26Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.261 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.433    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.557 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.077    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.201 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.626    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.750 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.584    14.334    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.458 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.771    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.895 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    15.057    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.181 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.974    16.154    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.278 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.824    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.948 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.534    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.221    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.345 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.542    18.888    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.012 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.188    19.200    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.324 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.461    19.784    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.057    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.181 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.695    20.877    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    21.001 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.646    21.647    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.771 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    22.103    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.227 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.433    22.660    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.784 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.580    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.674    24.377    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.501 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.767    25.268    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.392 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.743    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.867 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.482    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.606 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.483    27.088    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.212 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.503    27.715    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.839 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.823    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.947 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    30.229    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.353 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.786    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.910 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.722    31.632    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124    31.756 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=49, routed)          0.960    32.716    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I3_O)        0.124    32.840 r  CPU/holdIns/twentyseven/q_i_2__40_comp/O
                         net (fo=1, routed)           1.342    34.183    CPU/holdIns/twentyseven/q_i_2__40_n_0_repN
    SLICE_X19Y34         LUT6 (Prop_lut6_I1_O)        0.124    34.307 r  CPU/holdIns/twentyseven/q_i_1__172_comp_1/O
                         net (fo=1, routed)           0.000    34.307    CPU/resultreg/fifteenth/result[0]
    SLICE_X19Y34         FDCE                                         r  CPU/resultreg/fifteenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.683    20.105    CPU/resultreg/fifteenth/notClock
    SLICE_X19Y34         FDCE                                         r  CPU/resultreg/fifteenth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.373    
                         clock uncertainty           -0.035    20.337    
    SLICE_X19Y34         FDCE (Setup_fdce_C_D)        0.032    20.369    CPU/resultreg/fifteenth/q_reg
  -------------------------------------------------------------------
                         required time                         20.369    
                         arrival time                         -34.307    
  -------------------------------------------------------------------
                         slack                                -13.938    

Slack (VIOLATED) :        -13.894ns  (required time - arrival time)
  Source:                 CPU/rs2reg/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/twentyone/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        23.850ns  (logic 4.675ns (19.602%)  route 19.175ns (80.398%))
  Logic Levels:           34  (LUT3=3 LUT4=3 LUT5=3 LUT6=25)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 20.108 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/third/notClock
    SLICE_X22Y35         FDCE                                         r  CPU/rs2reg/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/third/q_reg/Q
                         net (fo=8, routed)           0.510    11.385    CPU/rs2reg/third/q_reg_0
    SLICE_X22Y35         LUT4 (Prop_lut4_I0_O)        0.124    11.509 r  CPU/rs2reg/third/q_i_11__5/O
                         net (fo=2, routed)           0.629    12.137    CPU/rs2reg/eighth/q_i_4__57_3
    SLICE_X26Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.261 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.433    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.557 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.077    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.201 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.626    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.750 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.584    14.334    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.458 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.771    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.895 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    15.057    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.181 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.974    16.154    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.278 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.824    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.948 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.534    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.221    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.345 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.542    18.888    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.012 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.188    19.200    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.324 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.461    19.784    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.057    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.181 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.695    20.877    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    21.001 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.646    21.647    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.771 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    22.103    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.227 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.433    22.660    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.784 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.580    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.674    24.377    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.501 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.767    25.268    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.392 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.743    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.867 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.482    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.606 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.483    27.088    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.212 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.503    27.715    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.839 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.823    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.947 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    30.229    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.353 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.786    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.910 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.722    31.632    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124    31.756 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=49, routed)          0.910    32.667    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X16Y39         LUT3 (Prop_lut3_I2_O)        0.124    32.791 r  CPU/holdIns/twentyseven/q_i_2__106_comp/O
                         net (fo=1, routed)           0.817    33.608    CPU/holdIns/twentyseven/q_i_2__106_n_0_repN
    SLICE_X16Y38         LUT5 (Prop_lut5_I1_O)        0.124    33.732 r  CPU/holdIns/twentyseven/q_i_3__87_comp/O
                         net (fo=1, routed)           0.410    34.142    CPU/holdIns/twentyseven/q_i_3__87_n_0_repN
    SLICE_X18Y38         LUT6 (Prop_lut6_I5_O)        0.124    34.266 r  CPU/holdIns/twentyseven/q_i_1__174_comp/O
                         net (fo=1, routed)           0.000    34.266    CPU/resultreg/twentyone/result[0]
    SLICE_X18Y38         FDCE                                         r  CPU/resultreg/twentyone/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.686    20.108    CPU/resultreg/twentyone/notClock
    SLICE_X18Y38         FDCE                                         r  CPU/resultreg/twentyone/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.376    
                         clock uncertainty           -0.035    20.340    
    SLICE_X18Y38         FDCE (Setup_fdce_C_D)        0.032    20.372    CPU/resultreg/twentyone/q_reg
  -------------------------------------------------------------------
                         required time                         20.372    
                         arrival time                         -34.266    
  -------------------------------------------------------------------
                         slack                                -13.894    

Slack (VIOLATED) :        -13.861ns  (required time - arrival time)
  Source:                 CPU/rs2reg/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/twentynine/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        23.815ns  (logic 4.779ns (20.067%)  route 19.036ns (79.933%))
  Logic Levels:           33  (LUT3=3 LUT4=3 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 20.104 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/third/notClock
    SLICE_X22Y35         FDCE                                         r  CPU/rs2reg/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/third/q_reg/Q
                         net (fo=8, routed)           0.510    11.385    CPU/rs2reg/third/q_reg_0
    SLICE_X22Y35         LUT4 (Prop_lut4_I0_O)        0.124    11.509 r  CPU/rs2reg/third/q_i_11__5/O
                         net (fo=2, routed)           0.629    12.137    CPU/rs2reg/eighth/q_i_4__57_3
    SLICE_X26Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.261 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.433    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.557 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.077    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.201 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.626    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.750 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.584    14.334    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.458 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.771    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.895 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    15.057    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.181 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.974    16.154    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.278 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.824    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.948 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.534    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.221    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.345 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.542    18.888    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.012 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.188    19.200    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.324 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.461    19.784    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.057    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.181 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.695    20.877    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    21.001 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.646    21.647    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.771 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    22.103    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.227 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.433    22.660    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.784 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.580    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.674    24.377    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.501 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.767    25.268    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.392 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.743    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.867 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.482    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.606 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.483    27.088    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.212 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.503    27.715    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.839 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.823    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.947 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    30.229    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.353 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.786    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.910 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.722    31.632    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124    31.756 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=49, routed)          0.693    32.449    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X21Y35         LUT3 (Prop_lut3_I2_O)        0.150    32.599 r  CPU/holdIns/twentyseven/q_i_2__52_comp/O
                         net (fo=1, routed)           1.306    33.905    CPU/holdIns/twentyseven/q_i_2__52_n_0_repN
    SLICE_X24Y34         LUT6 (Prop_lut6_I5_O)        0.326    34.231 r  CPU/holdIns/twentyseven/q_i_1__178_comp/O
                         net (fo=1, routed)           0.000    34.231    CPU/resultreg/twentynine/result[0]
    SLICE_X24Y34         FDCE                                         r  CPU/resultreg/twentynine/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.682    20.104    CPU/resultreg/twentynine/notClock
    SLICE_X24Y34         FDCE                                         r  CPU/resultreg/twentynine/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.372    
                         clock uncertainty           -0.035    20.336    
    SLICE_X24Y34         FDCE (Setup_fdce_C_D)        0.034    20.370    CPU/resultreg/twentynine/q_reg
  -------------------------------------------------------------------
                         required time                         20.370    
                         arrival time                         -34.231    
  -------------------------------------------------------------------
                         slack                                -13.861    

Slack (VIOLATED) :        -13.836ns  (required time - arrival time)
  Source:                 CPU/rs2reg/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/twentyseven/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        23.792ns  (logic 4.551ns (19.128%)  route 19.241ns (80.872%))
  Logic Levels:           33  (LUT3=2 LUT4=4 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 20.105 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/third/notClock
    SLICE_X22Y35         FDCE                                         r  CPU/rs2reg/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/third/q_reg/Q
                         net (fo=8, routed)           0.510    11.385    CPU/rs2reg/third/q_reg_0
    SLICE_X22Y35         LUT4 (Prop_lut4_I0_O)        0.124    11.509 r  CPU/rs2reg/third/q_i_11__5/O
                         net (fo=2, routed)           0.629    12.137    CPU/rs2reg/eighth/q_i_4__57_3
    SLICE_X26Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.261 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.433    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.557 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.077    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.201 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.626    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.750 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.584    14.334    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.458 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.771    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.895 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    15.057    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.181 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.974    16.154    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.278 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.824    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.948 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.534    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.221    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.345 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.542    18.888    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.012 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.188    19.200    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.324 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.461    19.784    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.057    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.181 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.695    20.877    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    21.001 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.646    21.647    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.771 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    22.103    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.227 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.433    22.660    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.784 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.580    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.674    24.377    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.501 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.767    25.268    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.392 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.743    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.867 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.482    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.606 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.483    27.088    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.212 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.503    27.715    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.839 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.823    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.947 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    30.229    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.353 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.786    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.910 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.722    31.632    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124    31.756 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=49, routed)          1.020    32.776    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I2_O)        0.124    32.900 r  CPU/holdIns/twentyseven/q_i_2__48_comp/O
                         net (fo=1, routed)           1.184    34.084    CPU/holdIns/twentyseven/q_i_2__48_n_0_repN
    SLICE_X26Y35         LUT6 (Prop_lut6_I5_O)        0.124    34.208 r  CPU/holdIns/twentyseven/q_i_1__163_comp/O
                         net (fo=1, routed)           0.000    34.208    CPU/resultreg/twentyseven/result[0]
    SLICE_X26Y35         FDCE                                         r  CPU/resultreg/twentyseven/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.683    20.105    CPU/resultreg/twentyseven/notClock
    SLICE_X26Y35         FDCE                                         r  CPU/resultreg/twentyseven/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.373    
                         clock uncertainty           -0.035    20.337    
    SLICE_X26Y35         FDCE (Setup_fdce_C_D)        0.035    20.372    CPU/resultreg/twentyseven/q_reg
  -------------------------------------------------------------------
                         required time                         20.372    
                         arrival time                         -34.208    
  -------------------------------------------------------------------
                         slack                                -13.836    

Slack (VIOLATED) :        -13.734ns  (required time - arrival time)
  Source:                 CPU/rs2reg/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/eleventh/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        23.694ns  (logic 4.551ns (19.208%)  route 19.143ns (80.792%))
  Logic Levels:           33  (LUT3=2 LUT4=3 LUT5=3 LUT6=25)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 20.111 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/third/notClock
    SLICE_X22Y35         FDCE                                         r  CPU/rs2reg/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/third/q_reg/Q
                         net (fo=8, routed)           0.510    11.385    CPU/rs2reg/third/q_reg_0
    SLICE_X22Y35         LUT4 (Prop_lut4_I0_O)        0.124    11.509 r  CPU/rs2reg/third/q_i_11__5/O
                         net (fo=2, routed)           0.629    12.137    CPU/rs2reg/eighth/q_i_4__57_3
    SLICE_X26Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.261 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.433    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.557 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.077    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.201 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.626    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.750 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.584    14.334    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.458 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.771    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.895 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    15.057    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.181 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.974    16.154    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.278 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.824    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.948 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.534    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.221    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.345 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.542    18.888    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.012 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.188    19.200    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.324 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.461    19.784    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.057    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.181 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.695    20.877    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    21.001 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.646    21.647    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.771 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    22.103    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.227 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.433    22.660    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.784 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.580    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.674    24.377    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.501 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.767    25.268    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.392 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.743    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.867 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.482    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.606 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.483    27.088    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.212 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.503    27.715    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.839 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.823    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.947 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    30.229    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.353 f  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.786    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.910 f  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.627    31.537    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124    31.661 f  CPU/holdIns/twentyseven/q_i_3__94/O
                         net (fo=31, routed)          1.767    33.429    CPU/holdIns/twentyseven/q_i_3__94_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I5_O)        0.124    33.553 r  CPU/holdIns/twentyseven/q_i_3__79/O
                         net (fo=1, routed)           0.433    33.985    CPU/holdIns/twentyseven/q_i_3__79_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I2_O)        0.124    34.109 r  CPU/holdIns/twentyseven/q_i_1__155_comp/O
                         net (fo=1, routed)           0.000    34.109    CPU/resultreg/eleventh/result[0]
    SLICE_X13Y38         FDCE                                         r  CPU/resultreg/eleventh/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.689    20.111    CPU/resultreg/eleventh/notClock
    SLICE_X13Y38         FDCE                                         r  CPU/resultreg/eleventh/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.379    
                         clock uncertainty           -0.035    20.343    
    SLICE_X13Y38         FDCE (Setup_fdce_C_D)        0.032    20.375    CPU/resultreg/eleventh/q_reg
  -------------------------------------------------------------------
                         required time                         20.375    
                         arrival time                         -34.109    
  -------------------------------------------------------------------
                         slack                                -13.734    

Slack (VIOLATED) :        -13.700ns  (required time - arrival time)
  Source:                 CPU/rs2reg/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/fourteenth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        23.658ns  (logic 4.551ns (19.236%)  route 19.107ns (80.764%))
  Logic Levels:           33  (LUT3=2 LUT4=3 LUT5=3 LUT6=25)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 20.110 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/third/notClock
    SLICE_X22Y35         FDCE                                         r  CPU/rs2reg/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/third/q_reg/Q
                         net (fo=8, routed)           0.510    11.385    CPU/rs2reg/third/q_reg_0
    SLICE_X22Y35         LUT4 (Prop_lut4_I0_O)        0.124    11.509 r  CPU/rs2reg/third/q_i_11__5/O
                         net (fo=2, routed)           0.629    12.137    CPU/rs2reg/eighth/q_i_4__57_3
    SLICE_X26Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.261 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.433    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.557 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.077    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.201 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.626    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.750 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.584    14.334    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.458 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.771    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.895 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    15.057    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.181 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.974    16.154    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.278 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.824    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.948 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.534    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.221    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.345 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.542    18.888    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.012 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.188    19.200    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.324 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.461    19.784    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.057    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.181 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.695    20.877    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    21.001 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.646    21.647    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.771 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    22.103    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.227 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.433    22.660    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.784 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.580    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.674    24.377    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.501 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.767    25.268    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.392 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.743    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.867 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.482    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.606 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.483    27.088    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.212 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.503    27.715    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.839 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.823    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.947 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    30.229    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.353 f  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.786    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.910 f  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.627    31.537    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.124    31.661 f  CPU/holdIns/twentyseven/q_i_3__94/O
                         net (fo=31, routed)          1.869    33.531    CPU/holdIns/twentyseven/q_i_3__94_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I5_O)        0.124    33.655 r  CPU/holdIns/twentyseven/q_i_3__86/O
                         net (fo=1, routed)           0.295    33.950    CPU/holdIns/twentyseven/q_i_3__86_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124    34.074 r  CPU/holdIns/twentyseven/q_i_1__171_comp/O
                         net (fo=1, routed)           0.000    34.074    CPU/resultreg/fourteenth/result[0]
    SLICE_X13Y37         FDCE                                         r  CPU/resultreg/fourteenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.688    20.110    CPU/resultreg/fourteenth/notClock
    SLICE_X13Y37         FDCE                                         r  CPU/resultreg/fourteenth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.378    
                         clock uncertainty           -0.035    20.342    
    SLICE_X13Y37         FDCE (Setup_fdce_C_D)        0.032    20.374    CPU/resultreg/fourteenth/q_reg
  -------------------------------------------------------------------
                         required time                         20.374    
                         arrival time                         -34.074    
  -------------------------------------------------------------------
                         slack                                -13.700    

Slack (VIOLATED) :        -13.630ns  (required time - arrival time)
  Source:                 CPU/rs2reg/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/twentythree/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        23.587ns  (logic 4.551ns (19.295%)  route 19.036ns (80.705%))
  Logic Levels:           33  (LUT3=2 LUT4=4 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 20.106 - 15.000 ) 
    Source Clock Delay      (SCD):    5.416ns = ( 10.416 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.813    10.416    CPU/rs2reg/third/notClock
    SLICE_X22Y35         FDCE                                         r  CPU/rs2reg/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDCE (Prop_fdce_C_Q)         0.459    10.875 r  CPU/rs2reg/third/q_reg/Q
                         net (fo=8, routed)           0.510    11.385    CPU/rs2reg/third/q_reg_0
    SLICE_X22Y35         LUT4 (Prop_lut4_I0_O)        0.124    11.509 r  CPU/rs2reg/third/q_i_11__5/O
                         net (fo=2, routed)           0.629    12.137    CPU/rs2reg/eighth/q_i_4__57_3
    SLICE_X26Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.261 f  CPU/rs2reg/eighth/q_i_4__71/O
                         net (fo=11, routed)          0.171    12.433    CPU/rs2reg/eighth/q_reg_1
    SLICE_X26Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.557 f  CPU/rs2reg/eighth/q_i_4__60/O
                         net (fo=4, routed)           0.520    13.077    CPU/rs2reg/thirtyone/q_reg_3_alias_1
    SLICE_X29Y35         LUT6 (Prop_lut6_I4_O)        0.124    13.201 f  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=7, routed)           0.425    13.626    CPU/md1/M1/reg3/twentynine/q_reg_10
    SLICE_X29Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.750 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.584    14.334    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X28Y37         LUT4 (Prop_lut4_I0_O)        0.124    14.458 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.313    14.771    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.895 f  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.162    15.057    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.181 f  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=37, routed)          0.974    16.154    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X20Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.278 f  CPU/holdIns/twentyseven/q_i_2__117_comp/O
                         net (fo=1, routed)           0.545    16.824    CPU/md1/M1/reg3/third/q_reg_68_repN_alias
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.948 f  CPU/md1/M1/reg3/third/q_i_5__33_comp/O
                         net (fo=2, routed)           0.587    17.534    CPU/md1/M1/reg3/fifth/q_i_2__16_2
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.658 r  CPU/md1/M1/reg3/fifth/q_i_6__3/O
                         net (fo=1, routed)           0.563    18.221    CPU/md1/M1/reg3/seventh/q_reg_13
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.345 r  CPU/md1/M1/reg3/seventh/q_i_2__16/O
                         net (fo=7, routed)           0.542    18.888    CPU/md1/M1/reg3/eighth/q_reg_7
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.012 r  CPU/md1/M1/reg3/eighth/q_i_1__34/O
                         net (fo=4, routed)           0.188    19.200    CPU/md1/M1/reg3/eighth/q_reg_2
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.324 r  CPU/md1/M1/reg3/eighth/q_i_61/O
                         net (fo=2, routed)           0.461    19.784    CPU/md1/M1/reg3/eleventh/q_i_8__0_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124    19.908 r  CPU/md1/M1/reg3/eleventh/q_i_12__1/O
                         net (fo=1, routed)           0.149    20.057    CPU/md1/M1/reg3/twentytwo/q_i_5__1_3
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.181 r  CPU/md1/M1/reg3/twentytwo/q_i_8__0/O
                         net (fo=1, routed)           0.695    20.877    CPU/md1/M1/reg3/twentythree/q_i_4__1
    SLICE_X33Y37         LUT6 (Prop_lut6_I3_O)        0.124    21.001 r  CPU/md1/M1/reg3/twentythree/q_i_5__1/O
                         net (fo=1, routed)           0.646    21.647    CPU/md1/M1/reg1/zero/q_i_3__95_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.124    21.771 r  CPU/md1/M1/reg1/zero/q_i_4__1/O
                         net (fo=4, routed)           0.332    22.103    CPU/holdIns/twentyseven/q_i_4__1_n_0_alias
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    22.227 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=8, routed)           0.433    22.660    CPU/holdIns/twentyseven/q_reg_81
    SLICE_X30Y38         LUT3 (Prop_lut3_I0_O)        0.124    22.784 r  CPU/holdIns/twentyseven/q_i_7__26/O
                         net (fo=1, routed)           0.796    23.580    CPU/holdIns/twentyseven/q_i_7__26_n_0
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.674    24.377    CPU/holdIns/twentyseven/q_reg_4
    SLICE_X27Y38         LUT5 (Prop_lut5_I0_O)        0.124    24.501 r  CPU/holdIns/twentyseven/q_i_2__131/O
                         net (fo=24, routed)          0.767    25.268    CPU/holdIns/twentyseven/q_reg_21
    SLICE_X27Y43         LUT4 (Prop_lut4_I3_O)        0.124    25.392 f  CPU/holdIns/twentyseven/q_i_12__8/O
                         net (fo=1, routed)           0.351    25.743    CPU/execute/ALU/subbed1/i_/q_i_9_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.867 r  CPU/execute/ALU/subbed1/i_/q_i_10__2/O
                         net (fo=2, routed)           0.615    26.482    CPU/execute/ALU/subbed1/i_/q_i_10__2_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124    26.606 f  CPU/execute/ALU/subbed1/i_/q_i_9__3/O
                         net (fo=5, routed)           0.483    27.088    CPU/execute/ALU/subbed1/i_/q_i_9__3_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.124    27.212 r  CPU/execute/ALU/subbed1/i_/q_i_12__0/O
                         net (fo=3, routed)           0.503    27.715    CPU/execute/ALU/subbed1/i_/q_i_12__0_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    27.839 f  CPU/execute/ALU/subbed1/i_/q_i_7__2_comp_1/O
                         net (fo=1, routed)           0.984    28.823    CPU/execute/ALU/subbed1/q_reg_18_repN_1
    SLICE_X27Y34         LUT6 (Prop_lut6_I2_O)        0.124    28.947 r  CPU/execute/ALU/subbed1/i_/q_i_22_comp_1/O
                         net (fo=2, routed)           1.282    30.229    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.353 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.433    30.786    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X24Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.910 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=8, routed)           0.722    31.632    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.124    31.756 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=49, routed)          1.092    32.849    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X18Y32         LUT4 (Prop_lut4_I2_O)        0.124    32.973 r  CPU/holdIns/twentyseven/q_i_2__41_comp/O
                         net (fo=1, routed)           0.906    33.878    CPU/holdIns/twentyseven/q_i_2__41_n_0_repN
    SLICE_X18Y36         LUT6 (Prop_lut6_I2_O)        0.124    34.002 r  CPU/holdIns/twentyseven/q_i_1__176_comp_1/O
                         net (fo=1, routed)           0.000    34.002    CPU/resultreg/twentythree/result[0]
    SLICE_X18Y36         FDCE                                         r  CPU/resultreg/twentythree/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.684    20.106    CPU/resultreg/twentythree/notClock
    SLICE_X18Y36         FDCE                                         r  CPU/resultreg/twentythree/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.374    
                         clock uncertainty           -0.035    20.338    
    SLICE_X18Y36         FDCE (Setup_fdce_C_D)        0.034    20.372    CPU/resultreg/twentythree/q_reg
  -------------------------------------------------------------------
                         required time                         20.372    
                         arrival time                         -34.002    
  -------------------------------------------------------------------
                         slack                                -13.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 CPU/md1/M1/reg1/twelfth/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/M1/reg1/eleventh/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.281ns  (logic 0.194ns (69.014%)  route 0.087ns (30.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.635     6.555    CPU/md1/M1/reg1/twelfth/notClock
    SLICE_X13Y32         FDRE                                         r  CPU/md1/M1/reg1/twelfth/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.146     6.701 r  CPU/md1/M1/reg1/twelfth/q_reg/Q
                         net (fo=1, routed)           0.087     6.788    CPU/md1/C1/T1/flip1/q_reg_77
    SLICE_X12Y32         LUT3 (Prop_lut3_I2_O)        0.048     6.836 r  CPU/md1/C1/T1/flip1/q_i_1__120/O
                         net (fo=2, routed)           0.000     6.836    CPU/md1/M1/reg1/eleventh/q_reg_1
    SLICE_X12Y32         FDRE                                         r  CPU/md1/M1/reg1/eleventh/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.908     7.073    CPU/md1/M1/reg1/eleventh/notClock
    SLICE_X12Y32         FDRE                                         r  CPU/md1/M1/reg1/eleventh/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.568    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.127     6.695    CPU/md1/M1/reg1/eleventh/q_reg
  -------------------------------------------------------------------
                         required time                         -6.695    
                         arrival time                           6.836    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CPU/instruction1/twentynine/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/instruction2/twentynine/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.456%)  route 0.127ns (46.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.560ns = ( 6.560 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.640     6.560    CPU/instruction1/twentynine/notClock
    SLICE_X20Y44         FDCE                                         r  CPU/instruction1/twentynine/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDCE (Prop_fdce_C_Q)         0.146     6.706 r  CPU/instruction1/twentynine/q_reg/Q
                         net (fo=2, routed)           0.127     6.833    CPU/instruction2/twentynine/memInstruction[0]
    SLICE_X20Y44         FDCE                                         r  CPU/instruction2/twentynine/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.916     7.081    CPU/instruction2/twentynine/notClock
    SLICE_X20Y44         FDCE                                         r  CPU/instruction2/twentynine/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.521     6.560    
    SLICE_X20Y44         FDCE (Hold_fdce_C_D)         0.077     6.637    CPU/instruction2/twentynine/q_reg
  -------------------------------------------------------------------
                         required time                         -6.637    
                         arrival time                           6.833    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CPU/instruction1/twentyfour/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/instruction2/twentyfour/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.278ns  (logic 0.146ns (52.529%)  route 0.132ns (47.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 7.077 - 5.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 6.558 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.638     6.558    CPU/instruction1/twentyfour/notClock
    SLICE_X32Y43         FDCE                                         r  CPU/instruction1/twentyfour/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.146     6.704 r  CPU/instruction1/twentyfour/q_reg/Q
                         net (fo=3, routed)           0.132     6.836    CPU/instruction2/twentyfour/memInstruction[0]
    SLICE_X32Y43         FDCE                                         r  CPU/instruction2/twentyfour/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.912     7.077    CPU/instruction2/twentyfour/notClock
    SLICE_X32Y43         FDCE                                         r  CPU/instruction2/twentyfour/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.519     6.558    
    SLICE_X32Y43         FDCE (Hold_fdce_C_D)         0.073     6.631    CPU/instruction2/twentyfour/q_reg
  -------------------------------------------------------------------
                         required time                         -6.631    
                         arrival time                           6.836    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 CPU/md1/D1/reg3/twenty/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/D1/reg3/twentyone/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.340ns  (logic 0.191ns (56.155%)  route 0.149ns (43.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns = ( 7.076 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.636     6.556    CPU/md1/D1/reg3/twenty/notClock
    SLICE_X18Y35         FDRE                                         r  CPU/md1/D1/reg3/twenty/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.146     6.702 r  CPU/md1/D1/reg3/twenty/q_reg/Q
                         net (fo=4, routed)           0.149     6.851    CPU/md1/D1/reg3/twentyeight/q_reg_5[4]
    SLICE_X19Y35         LUT5 (Prop_lut5_I3_O)        0.045     6.896 r  CPU/md1/D1/reg3/twentyeight/q_i_1__72/O
                         net (fo=1, routed)           0.000     6.896    CPU/md1/D1/reg3/twentyone/q_reg_3[0]
    SLICE_X19Y35         FDRE                                         r  CPU/md1/D1/reg3/twentyone/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.911     7.076    CPU/md1/D1/reg3/twentyone/notClock
    SLICE_X19Y35         FDRE                                         r  CPU/md1/D1/reg3/twentyone/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.569    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.099     6.668    CPU/md1/D1/reg3/twentyone/q_reg
  -------------------------------------------------------------------
                         required time                         -6.668    
                         arrival time                           6.896    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 CPU/resultreg/twentyseven/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/saveResultreg/twentyseven/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.146ns (42.072%)  route 0.201ns (57.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.635     6.555    CPU/resultreg/twentyseven/notClock
    SLICE_X26Y35         FDCE                                         r  CPU/resultreg/twentyseven/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDCE (Prop_fdce_C_Q)         0.146     6.701 r  CPU/resultreg/twentyseven/q_reg/Q
                         net (fo=2, routed)           0.201     6.902    CPU/saveResultreg/twentyseven/q_reg_0
    SLICE_X29Y35         FDCE                                         r  CPU/saveResultreg/twentyseven/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.908     7.073    CPU/saveResultreg/twentyseven/notClock
    SLICE_X29Y35         FDCE                                         r  CPU/saveResultreg/twentyseven/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.590    
    SLICE_X29Y35         FDCE (Hold_fdce_C_D)         0.077     6.667    CPU/saveResultreg/twentyseven/q_reg
  -------------------------------------------------------------------
                         required time                         -6.667    
                         arrival time                           6.902    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 CPU/md1/M1/reg1/twentyfive/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/M1/reg1/twentyfour/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.212ns (61.077%)  route 0.135ns (38.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 7.074 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.636     6.556    CPU/md1/M1/reg1/twentyfive/notClock
    SLICE_X14Y33         FDRE                                         r  CPU/md1/M1/reg1/twentyfive/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.167     6.723 r  CPU/md1/M1/reg1/twentyfive/q_reg/Q
                         net (fo=1, routed)           0.135     6.858    CPU/md1/C1/T1/flip1/q_reg_88
    SLICE_X15Y33         LUT3 (Prop_lut3_I2_O)        0.045     6.903 r  CPU/md1/C1/T1/flip1/q_i_1__133/O
                         net (fo=2, routed)           0.000     6.903    CPU/md1/M1/reg1/twentyfour/q_reg_1
    SLICE_X15Y33         FDRE                                         r  CPU/md1/M1/reg1/twentyfour/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.909     7.074    CPU/md1/M1/reg1/twentyfour/notClock
    SLICE_X15Y33         FDRE                                         r  CPU/md1/M1/reg1/twentyfour/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.569    
    SLICE_X15Y33         FDRE (Hold_fdre_C_D)         0.098     6.667    CPU/md1/M1/reg1/twentyfour/q_reg
  -------------------------------------------------------------------
                         required time                         -6.667    
                         arrival time                           6.903    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CPU/pc/eleventh/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc/eleventh/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.346ns  (logic 0.191ns (55.280%)  route 0.155ns (44.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.560ns = ( 6.560 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.640     6.560    CPU/pc/eleventh/notClock
    SLICE_X23Y44         FDCE                                         r  CPU/pc/eleventh/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDCE (Prop_fdce_C_Q)         0.146     6.706 r  CPU/pc/eleventh/q_reg/Q
                         net (fo=3, routed)           0.155     6.860    CPU/pc/eleventh/q_reg_0[0]
    SLICE_X23Y44         LUT6 (Prop_lut6_I0_O)        0.045     6.905 r  CPU/pc/eleventh/q_i_1__6/O
                         net (fo=1, routed)           0.000     6.905    CPU/pc/eleventh/finish[11]
    SLICE_X23Y44         FDCE                                         r  CPU/pc/eleventh/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.916     7.081    CPU/pc/eleventh/notClock
    SLICE_X23Y44         FDCE                                         r  CPU/pc/eleventh/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.521     6.560    
    SLICE_X23Y44         FDCE (Hold_fdce_C_D)         0.099     6.659    CPU/pc/eleventh/q_reg
  -------------------------------------------------------------------
                         required time                         -6.659    
                         arrival time                           6.905    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 CPU/holdIns/first/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc/first/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.385ns  (logic 0.191ns (49.635%)  route 0.194ns (50.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 7.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.559ns = ( 6.559 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.639     6.559    CPU/holdIns/first/notClock
    SLICE_X18Y40         FDCE                                         r  CPU/holdIns/first/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDCE (Prop_fdce_C_Q)         0.146     6.705 r  CPU/holdIns/first/q_reg/Q
                         net (fo=5, routed)           0.194     6.899    CPU/holdIns/twentyseven/q_reg_107[1]
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.045     6.944 r  CPU/holdIns/twentyseven/q_i_2__9/O
                         net (fo=1, routed)           0.000     6.944    CPU/pc/first/q_reg_3[0]
    SLICE_X20Y39         FDCE                                         r  CPU/pc/first/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.914     7.079    CPU/pc/first/notClock
    SLICE_X20Y39         FDCE                                         r  CPU/pc/first/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.596    
    SLICE_X20Y39         FDCE (Hold_fdce_C_D)         0.099     6.695    CPU/pc/first/q_reg
  -------------------------------------------------------------------
                         required time                         -6.695    
                         arrival time                           6.944    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 CPU/md1/C1/T1/flip1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T3/flip1/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.357ns  (logic 0.191ns (53.512%)  route 0.166ns (46.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.554ns = ( 6.554 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.634     6.554    CPU/md1/C1/T1/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T1/flip1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.146     6.700 r  CPU/md1/C1/T1/flip1/q_reg/Q
                         net (fo=7, routed)           0.166     6.866    CPU/md1/C1/T3/flip1/count[0]
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.045     6.911 r  CPU/md1/C1/T3/flip1/q_i_1__17/O
                         net (fo=1, routed)           0.000     6.911    CPU/md1/C1/T3/flip1/D
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T3/flip1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.907     7.072    CPU/md1/C1/T3/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T3/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.518     6.554    
    SLICE_X33Y36         FDCE (Hold_fdce_C_D)         0.099     6.653    CPU/md1/C1/T3/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         -6.653    
                         arrival time                           6.911    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 CPU/resultreg/thirty/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/saveResultreg/thirty/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.342ns  (logic 0.146ns (42.658%)  route 0.196ns (57.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 7.075 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.635     6.555    CPU/resultreg/thirty/notClock
    SLICE_X26Y35         FDCE                                         r  CPU/resultreg/thirty/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDCE (Prop_fdce_C_Q)         0.146     6.701 r  CPU/resultreg/thirty/q_reg/Q
                         net (fo=2, routed)           0.196     6.897    CPU/saveResultreg/thirty/q_reg_0
    SLICE_X26Y35         FDCE                                         r  CPU/saveResultreg/thirty/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.910     7.075    CPU/saveResultreg/thirty/notClock
    SLICE_X26Y35         FDCE                                         r  CPU/saveResultreg/thirty/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.520     6.555    
    SLICE_X26Y35         FDCE (Hold_fdce_C_D)         0.082     6.637    CPU/saveResultreg/thirty/q_reg
  -------------------------------------------------------------------
                         required time                         -6.637    
                         arrival time                           6.897    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43    CPU/holdIns/eighteenth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X18Y40    CPU/holdIns/first/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y33    CPU/holdIns/fourth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43    CPU/holdIns/nineteenth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y32    CPU/holdIns/second/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y43    CPU/holdIns/seventeenth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y32    CPU/holdIns/third/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43    CPU/holdIns/twenty/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40    CPU/holdIns/twentyfive/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    CPU/holdIns/eighteenth/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    CPU/holdIns/eighteenth/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y40    CPU/holdIns/first/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y40    CPU/holdIns/first/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y33    CPU/holdIns/fourth/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y33    CPU/holdIns/fourth/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    CPU/holdIns/nineteenth/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    CPU/holdIns/nineteenth/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y32    CPU/holdIns/second/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y32    CPU/holdIns/second/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    CPU/holdIns/eighteenth/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    CPU/holdIns/eighteenth/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y40    CPU/holdIns/first/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y40    CPU/holdIns/first/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y33    CPU/holdIns/fourth/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y33    CPU/holdIns/fourth/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    CPU/holdIns/nineteenth/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    CPU/holdIns/nineteenth/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y32    CPU/holdIns/second/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X23Y32    CPU/holdIns/second/q_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 CPU/holdIns/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T1/flip1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.188ns  (logic 0.583ns (18.286%)  route 2.605ns (81.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 20.103 - 15.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 10.412 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.809    10.412    CPU/holdIns/third/notClock
    SLICE_X23Y32         FDCE                                         r  CPU/holdIns/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDCE (Prop_fdce_C_Q)         0.459    10.871 f  CPU/holdIns/third/q_reg/Q
                         net (fo=38, routed)          2.045    12.916    CPU/holdIns/third/q_reg_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.560    13.600    CPU/md1/C1/T1/flip1/ctrl
    SLICE_X33Y36         FDCE                                         f  CPU/md1/C1/T1/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.681    20.103    CPU/md1/C1/T1/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T1/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.371    
                         clock uncertainty           -0.035    20.335    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.402    19.933    CPU/md1/C1/T1/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 CPU/holdIns/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T2/flip1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.188ns  (logic 0.583ns (18.286%)  route 2.605ns (81.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 20.103 - 15.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 10.412 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.809    10.412    CPU/holdIns/third/notClock
    SLICE_X23Y32         FDCE                                         r  CPU/holdIns/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDCE (Prop_fdce_C_Q)         0.459    10.871 f  CPU/holdIns/third/q_reg/Q
                         net (fo=38, routed)          2.045    12.916    CPU/holdIns/third/q_reg_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.560    13.600    CPU/md1/C1/T2/flip1/ctrl
    SLICE_X33Y36         FDCE                                         f  CPU/md1/C1/T2/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.681    20.103    CPU/md1/C1/T2/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T2/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.371    
                         clock uncertainty           -0.035    20.335    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.402    19.933    CPU/md1/C1/T2/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 CPU/holdIns/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T3/flip1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.188ns  (logic 0.583ns (18.286%)  route 2.605ns (81.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 20.103 - 15.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 10.412 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.809    10.412    CPU/holdIns/third/notClock
    SLICE_X23Y32         FDCE                                         r  CPU/holdIns/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDCE (Prop_fdce_C_Q)         0.459    10.871 f  CPU/holdIns/third/q_reg/Q
                         net (fo=38, routed)          2.045    12.916    CPU/holdIns/third/q_reg_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.560    13.600    CPU/md1/C1/T3/flip1/ctrl
    SLICE_X33Y36         FDCE                                         f  CPU/md1/C1/T3/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.681    20.103    CPU/md1/C1/T3/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T3/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.371    
                         clock uncertainty           -0.035    20.335    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.402    19.933    CPU/md1/C1/T3/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 CPU/holdIns/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T5/flip1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.188ns  (logic 0.583ns (18.286%)  route 2.605ns (81.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 20.103 - 15.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 10.412 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.809    10.412    CPU/holdIns/third/notClock
    SLICE_X23Y32         FDCE                                         r  CPU/holdIns/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDCE (Prop_fdce_C_Q)         0.459    10.871 f  CPU/holdIns/third/q_reg/Q
                         net (fo=38, routed)          2.045    12.916    CPU/holdIns/third/q_reg_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.560    13.600    CPU/md1/C1/T5/flip1/ctrl
    SLICE_X33Y36         FDCE                                         f  CPU/md1/C1/T5/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.681    20.103    CPU/md1/C1/T5/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T5/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.371    
                         clock uncertainty           -0.035    20.335    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.402    19.933    CPU/md1/C1/T5/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 CPU/holdIns/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T4/flip1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.157ns  (logic 0.583ns (18.465%)  route 2.574ns (81.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 20.103 - 15.000 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 10.412 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.809    10.412    CPU/holdIns/third/notClock
    SLICE_X23Y32         FDCE                                         r  CPU/holdIns/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDCE (Prop_fdce_C_Q)         0.459    10.871 f  CPU/holdIns/third/q_reg/Q
                         net (fo=38, routed)          2.045    12.916    CPU/holdIns/third/q_reg_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I1_O)        0.124    13.040 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.529    13.569    CPU/md1/C1/T4/flip1/ctrl
    SLICE_X31Y36         FDCE                                         f  CPU/md1/C1/T4/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        1.681    20.103    CPU/md1/C1/T4/flip1/notClock
    SLICE_X31Y36         FDCE                                         r  CPU/md1/C1/T4/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.371    
                         clock uncertainty           -0.035    20.335    
    SLICE_X31Y36         FDCE (Recov_fdce_C_CLR)     -0.402    19.933    CPU/md1/C1/T4/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                         -13.569    
  -------------------------------------------------------------------
                         slack                                  6.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 CPU/m1/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T4/flip1/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.615ns  (logic 0.191ns (31.056%)  route 0.424ns (68.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.635     6.555    CPU/m1/notClock
    SLICE_X31Y37         FDRE                                         r  CPU/m1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.146     6.701 r  CPU/m1/q_reg/Q
                         net (fo=2, routed)           0.249     6.950    CPU/holdIns/third/q
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.045     6.995 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.175     7.170    CPU/md1/C1/T4/flip1/ctrl
    SLICE_X31Y36         FDCE                                         f  CPU/md1/C1/T4/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.907     7.072    CPU/md1/C1/T4/flip1/notClock
    SLICE_X31Y36         FDCE                                         r  CPU/md1/C1/T4/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.569    
    SLICE_X31Y36         FDCE (Remov_fdce_C_CLR)     -0.085     6.484    CPU/md1/C1/T4/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         -6.484    
                         arrival time                           7.170    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 CPU/m1/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T1/flip1/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.638ns  (logic 0.191ns (29.940%)  route 0.447ns (70.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.635     6.555    CPU/m1/notClock
    SLICE_X31Y37         FDRE                                         r  CPU/m1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.146     6.701 r  CPU/m1/q_reg/Q
                         net (fo=2, routed)           0.249     6.950    CPU/holdIns/third/q
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.045     6.995 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.198     7.193    CPU/md1/C1/T1/flip1/ctrl
    SLICE_X33Y36         FDCE                                         f  CPU/md1/C1/T1/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.907     7.072    CPU/md1/C1/T1/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T1/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.569    
    SLICE_X33Y36         FDCE (Remov_fdce_C_CLR)     -0.085     6.484    CPU/md1/C1/T1/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         -6.484    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 CPU/m1/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T2/flip1/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.638ns  (logic 0.191ns (29.940%)  route 0.447ns (70.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.635     6.555    CPU/m1/notClock
    SLICE_X31Y37         FDRE                                         r  CPU/m1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.146     6.701 r  CPU/m1/q_reg/Q
                         net (fo=2, routed)           0.249     6.950    CPU/holdIns/third/q
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.045     6.995 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.198     7.193    CPU/md1/C1/T2/flip1/ctrl
    SLICE_X33Y36         FDCE                                         f  CPU/md1/C1/T2/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.907     7.072    CPU/md1/C1/T2/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T2/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.569    
    SLICE_X33Y36         FDCE (Remov_fdce_C_CLR)     -0.085     6.484    CPU/md1/C1/T2/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         -6.484    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 CPU/m1/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T3/flip1/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.638ns  (logic 0.191ns (29.940%)  route 0.447ns (70.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.635     6.555    CPU/m1/notClock
    SLICE_X31Y37         FDRE                                         r  CPU/m1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.146     6.701 r  CPU/m1/q_reg/Q
                         net (fo=2, routed)           0.249     6.950    CPU/holdIns/third/q
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.045     6.995 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.198     7.193    CPU/md1/C1/T3/flip1/ctrl
    SLICE_X33Y36         FDCE                                         f  CPU/md1/C1/T3/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.907     7.072    CPU/md1/C1/T3/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T3/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.569    
    SLICE_X33Y36         FDCE (Remov_fdce_C_CLR)     -0.085     6.484    CPU/md1/C1/T3/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         -6.484    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 CPU/m1/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T5/flip1/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.638ns  (logic 0.191ns (29.940%)  route 0.447ns (70.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.635     6.555    CPU/m1/notClock
    SLICE_X31Y37         FDRE                                         r  CPU/m1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.146     6.701 r  CPU/m1/q_reg/Q
                         net (fo=2, routed)           0.249     6.950    CPU/holdIns/third/q
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.045     6.995 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.198     7.193    CPU/md1/C1/T5/flip1/ctrl
    SLICE_X33Y36         FDCE                                         f  CPU/md1/C1/T5/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1325, routed)        0.907     7.072    CPU/md1/C1/T5/flip1/notClock
    SLICE_X33Y36         FDCE                                         r  CPU/md1/C1/T5/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.569    
    SLICE_X33Y36         FDCE (Remov_fdce_C_CLR)     -0.085     6.484    CPU/md1/C1/T5/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         -6.484    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  0.709    





