# 

## See parity bit generator (diagram and table)
- used to generate carry bit in adder
- generated bit sent to parity checker

```
xyz
000
001
010
011
100
101
110
111

```

## Parity checker
p = parity
F = (x xor Y) xor (z xor p)

```
xyz	p
000	0
001	1
010	0
011	1
100	0
101	1
110	0
111	1
```
## Parit gen. vs Parity checker
Generator
- circuit that generates parit bit
Checker
- Circuit that checks parity of receiver

## N-gates equivalence

Invert OR = NAND
- x'+y'+z' = (xyz)'

Invert AND = NOR
- x'y'z' = (x+y+z)'

### Simplification and conversion of ANDs to NANDs
1. simplify function in terms of products
2. draw the diagram
3. draw NAND gates instead of ANDs
4. Draw the invert OR in the 2nd level
