Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri May 24 01:15:50 2019
| Host         : xolli-N552VW running 64-bit Linux Mint 19 Tara
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a15t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               6 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+--------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                          |                        |                1 |              2 |
|  clk_IBUF_BUFG | PWM_DFF3/slow_clk_enable |                        |                1 |              2 |
|  clk_IBUF_BUFG |                          | counter_PWM[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | PWM_DFF2/E[0]            |                        |                1 |              4 |
|  clk_IBUF_BUFG |                          | clear                  |                7 |             28 |
+----------------+--------------------------+------------------------+------------------+----------------+


