
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys HDL Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:33:30, @5482938

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys VHDL Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:33:30, @5482938

@N|Running in 64-bit mode
@N|stack limit increased to max
@N:"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd":92:7:92:17|Top entity is set to fir_hilbert.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enumFIR_coefs.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enum_params.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd'.
VHDL syntax check successful!
@N: CD231 :"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Options changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 194MB)


Process completed successfully.
# Fri Sep  5 01:24:54 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Verilog Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:33:30, @5482938

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v" (library work)
@I::"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v" (library work)
@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4067:13:4067:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4098:13:4098:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4144:13:4144:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4255:13:4255:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4439:13:4439:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4480:13:4480:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4506:13:4506:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4523:13:4523:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4600:13:4600:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":5364:13:5364:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":6174:13:6174:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":6283:13:6283:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":6321:13:6321:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":6394:13:6394:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":7283:13:7283:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":8340:13:8340:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":9299:13:9299:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":10035:13:10035:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":10750:13:10750:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":10784:13:10784:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":10820:13:10820:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":10867:13:10867:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":10901:13:10901:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":11767:13:11767:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":12810:13:12810:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":12822:15:12822:27|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":12833:13:12833:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":12846:13:12846:25|User defined pragma syn_black_box detected

@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v" (library CORECORDIC_LIB)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v" (library CORECORDIC_LIB)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v" (library CORECORDIC_LIB)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v" (library CORECORDIC_LIB)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/envelope/envelope.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/start_pulse_generator.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/summ_sa.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_logc.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/top/top.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/MSS_syn_comps.v" (library work)
@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/MSS_syn_comps.v":798:13:798:25|User defined pragma syn_black_box detected

@N|stack limit increased to max
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)


Process completed successfully.
# Fri Sep  5 01:24:54 2025

###########################################################]
###########################################################[
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v" (library work)
@I::"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v" (library work)
@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4067:13:4067:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4098:13:4098:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4144:13:4144:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4255:13:4255:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4439:13:4439:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4480:13:4480:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4506:13:4506:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4523:13:4523:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":4600:13:4600:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":5364:13:5364:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":6174:13:6174:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":6283:13:6283:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":6321:13:6321:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":6394:13:6394:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":7283:13:7283:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":8340:13:8340:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":9299:13:9299:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":10035:13:10035:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":10750:13:10750:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":10784:13:10784:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":10820:13:10820:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":10867:13:10867:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":10901:13:10901:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":11767:13:11767:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":12810:13:12810:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":12822:15:12822:27|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":12833:13:12833:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v":12846:13:12846:25|User defined pragma syn_black_box detected

@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v" (library CORECORDIC_LIB)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v" (library CORECORDIC_LIB)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v" (library CORECORDIC_LIB)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v" (library CORECORDIC_LIB)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/envelope/envelope.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/start_pulse_generator.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/summ_sa.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_logc.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/top/top.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/MSS_syn_comps.v" (library work)
@W: CG100 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/MSS_syn_comps.v":798:13:798:25|User defined pragma syn_black_box detected

@N|stack limit increased to max
Verilog syntax check successful!
File /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synwork/_verilog_hintfile changed - recompiling
File /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v changed - recompiling
File /home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v changed - recompiling
File /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/MSS_syn_comps.v changed - recompiling
File readrf_vals_rf_vals_1_23258_initial_block changed - recompiling
File readrf_vals_rf_vals_2_23258_initial_block changed - recompiling
File readrf_vals_rf_vals_3_23258_initial_block changed - recompiling
File readrf_vals_rf_vals_4_23258_initial_block changed - recompiling
File coord_rom_16s_4s_x_rom_23258_initial_block changed - recompiling
File coord_rom_16s_4s_z_rom_23258_initial_block changed - recompiling
File log_frac_calc_48s_16s_17s_0s_1s_2s_log2_constants_23258_initial_block changed - recompiling
File log_frac_calc_48s_16s_17s_0s_1s_2s_cordic_x_constants_23258_initial_block changed - recompiling
@N: CG775 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v":66:7:66:46|Component CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC not found in library "work" or "__hyper__lib__", but found in library CORECORDIC_LIB
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":116:7:116:19|Synthesizing module cordic_countS in library CORECORDIC_LIB.

	WIDTH=32'b00000000000000000000000000000100
	DCVALUE=32'b00000000000000000000000000001111
	BUILD_DC=32'b00000000000000000000000000000001
   Generated name = cordic_countS_4s_15s_1s
Running optimization stage 1 on cordic_countS_4s_15s_1s .......
Finished optimization stage 1 on cordic_countS_4s_15s_1s (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":451:7:451:27|Synthesizing module cordic_init_kickstart in library CORECORDIC_LIB.
Running optimization stage 1 on cordic_init_kickstart .......
Finished optimization stage 1 on cordic_init_kickstart (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v":66:7:66:46|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC in library CORECORDIC_LIB.

	ARCHITECT=32'b00000000000000000000000000000010
	MODE=32'b00000000000000000000000000000010
	DP_OPTION=32'b00000000000000000000000000000000
	DP_WIDTH=32'b00000000000000000000000000010000
	IN_BITS=32'b00000000000000000000000000110000
	OUT_BITS=32'b00000000000000000000000000110000
	ROUND=32'b00000000000000000000000000000000
	ITERATIONS=32'b00000000000000000000000000010000
	COARSE=32'b00000000000000000000000000000000
	WORDSIZE_MAX=32'b00000000000000000000000000110000
	WORDSIZE_MIN=32'b00000000000000000000000000001000
	MODE_VECTOR=1'b1
	LOGITER=32'b00000000000000000000000000000100
	BITS00=32'b00000000000000000000000000110010
	BITS02=32'b00000000000000000000000001000100
	BITS0=32'b00000000000000000000000000110010
	BITS1=32'b00000000000000000000000000110010
	DP_BITS=32'b00000000000000000000000000110000
	EFFECT_OUT_BITS=32'b00000000000000000000000000110000
	IN_REG=32'b00000000000000000000000000000000
	OUT_REG=32'b00000000000000000000000000000000
	USE_RAM=32'b00000000000000000000000000000000
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	DIE_SIZE=32'b00000000000000000000000000010100
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":609:7:609:31|Synthesizing module cordic_coarse_pre_rotator in library CORECORDIC_LIB.

	IN_BITS=32'b00000000000000000000000000110000
	MODE_VECTOR=1'b1
	COARSE=32'b00000000000000000000000000000000
   Generated name = cordic_coarse_pre_rotator_48s_1_0s
@W: CG360 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":621:21:621:25|Removing wire x2u_w, as there is no assignment to it.
@W: CG360 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":621:28:621:32|Removing wire y2u_w, as there is no assignment to it.
@W: CG360 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":621:35:621:39|Removing wire a2u_w, as there is no assignment to it.
@W: CG360 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":622:13:622:25|Removing wire coarse_flag_w, as there is no assignment to it.
Running optimization stage 1 on cordic_coarse_pre_rotator_48s_1_0s .......
Finished optimization stage 1 on cordic_coarse_pre_rotator_48s_1_0s (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":73:7:73:25|Synthesizing module cordic_kitDelay_reg in library CORECORDIC_LIB.

	BITWIDTH=32'b00000000000000000000000000000010
	DELAY=32'b00000000000000000000000000010010
   Generated name = cordic_kitDelay_reg_2s_18s
Running optimization stage 1 on cordic_kitDelay_reg_2s_18s .......
Finished optimization stage 1 on cordic_kitDelay_reg_2s_18s (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":787:7:787:20|Synthesizing module cordic_signExt in library CORECORDIC_LIB.

	INWIDTH=32'b00000000000000000000000000110000
	OUTWIDTH=32'b00000000000000000000000000110000
	UNSIGNED=32'b00000000000000000000000000000000
	DROP_MSB=32'b00000000000000000000000000000000
   Generated name = cordic_signExt_48s_48_0s_0s
@W: CG360 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":797:11:797:14|Removing wire u_sB, as there is no assignment to it.
Running optimization stage 1 on cordic_signExt_48s_48_0s_0s .......
Finished optimization stage 1 on cordic_signExt_48s_48_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":507:7:507:26|Synthesizing module cordic_dp_bits_trans in library CORECORDIC_LIB.

	IN_BITS=32'b00000000000000000000000000110000
	DP_BITS=32'b00000000000000000000000000110000
   Generated name = cordic_dp_bits_trans_48s_48
Running optimization stage 1 on cordic_dp_bits_trans_48s_48 .......
Finished optimization stage 1 on cordic_dp_bits_trans_48s_48 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":33:7:33:29|Synthesizing module cordic_kitDelay_bit_reg in library CORECORDIC_LIB.

	DELAY=32'b00000000000000000000000000010000
   Generated name = cordic_kitDelay_bit_reg_16s
Running optimization stage 1 on cordic_kitDelay_bit_reg_16s .......
Finished optimization stage 1 on cordic_kitDelay_bit_reg_16s (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":33:7:33:55|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator in library CORECORDIC_LIB.

	IN_BITS=32'b00000000000000000000000000110000
	DP_BITS=32'b00000000000000000000000000110000
	ITERATIONS=32'b00000000000000000000000000010000
	LOGITER=32'b00000000000000000000000000000100
	MODE_VECTOR=1'b1
	MODE=32'b00000000000000000000000000000010
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000000
   Generated name = cordic_par_calc_1_48_4_0s
Running optimization stage 1 on cordic_par_calc_1_48_4_0s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_0s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000000000
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_0s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_0s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_0s_48s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000001
   Generated name = cordic_par_calc_1_48_4_1s
Running optimization stage 1 on cordic_par_calc_1_48_4_1s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_1s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000000001
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_1s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_1s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_1s_48s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000010
   Generated name = cordic_par_calc_1_48_4_2s
Running optimization stage 1 on cordic_par_calc_1_48_4_2s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_2s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000000010
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_2s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_2s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_2s_48s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000011
   Generated name = cordic_par_calc_1_48_4_3s
Running optimization stage 1 on cordic_par_calc_1_48_4_3s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_3s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000000011
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_3s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_3s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_3s_48s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000100
   Generated name = cordic_par_calc_1_48_4_4s
Running optimization stage 1 on cordic_par_calc_1_48_4_4s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_4s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000000100
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_4s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_4s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_4s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000101
   Generated name = cordic_par_calc_1_48_4_5s
Running optimization stage 1 on cordic_par_calc_1_48_4_5s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_5s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000000101
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_5s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_5s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_5s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000110
   Generated name = cordic_par_calc_1_48_4_6s
Running optimization stage 1 on cordic_par_calc_1_48_4_6s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_6s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000000110
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_6s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_6s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_6s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000111
   Generated name = cordic_par_calc_1_48_4_7s
Running optimization stage 1 on cordic_par_calc_1_48_4_7s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_7s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000000111
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_7s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_7s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_7s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001000
   Generated name = cordic_par_calc_1_48_4_8s
Running optimization stage 1 on cordic_par_calc_1_48_4_8s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_8s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000001000
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_8s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_8s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_8s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001001
   Generated name = cordic_par_calc_1_48_4_9s
Running optimization stage 1 on cordic_par_calc_1_48_4_9s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_9s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000001001
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_9s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_9s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_9s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001010
   Generated name = cordic_par_calc_1_48_4_10s
Running optimization stage 1 on cordic_par_calc_1_48_4_10s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_10s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000001010
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_10s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_10s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_10s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001011
   Generated name = cordic_par_calc_1_48_4_11s
Running optimization stage 1 on cordic_par_calc_1_48_4_11s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_11s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000001011
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_11s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_11s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_11s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001100
   Generated name = cordic_par_calc_1_48_4_12s
Running optimization stage 1 on cordic_par_calc_1_48_4_12s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_12s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000001100
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_12s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_12s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_12s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001101
   Generated name = cordic_par_calc_1_48_4_13s
Running optimization stage 1 on cordic_par_calc_1_48_4_13s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_13s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000001101
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_13s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_13s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_13s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001110
   Generated name = cordic_par_calc_1_48_4_14s
Running optimization stage 1 on cordic_par_calc_1_48_4_14s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_14s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000001110
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_14s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_14s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_14s_48s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":919:7:919:21|Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001111
   Generated name = cordic_par_calc_1_48_4_15s
Running optimization stage 1 on cordic_par_calc_1_48_4_15s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_15s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v":26:7:26:44|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000001111
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_15s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_15s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_15s_48s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":365:7:365:24|Synthesizing module cordic_kitRoundTop in library CORECORDIC_LIB.

	INWIDTH=32'b00000000000000000000000000110000
	OUTWIDTH=32'b00000000000000000000000000110000
	ROUND=32'b00000000000000000000000000000000
	VALID_BIT=32'b00000000000000000000000000000001
   Generated name = cordic_kitRoundTop_48_48_0s_1s
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":787:7:787:20|Synthesizing module cordic_signExt in library CORECORDIC_LIB.

	INWIDTH=32'b00000000000000000000000000110000
	OUTWIDTH=32'b00000000000000000000000000110000
	UNSIGNED=32'b00000000000000000000000000000000
	DROP_MSB=32'b00000000000000000000000000000000
   Generated name = cordic_signExt_48_48_0s_0s
Running optimization stage 1 on cordic_signExt_48_48_0s_0s .......
Finished optimization stage 1 on cordic_signExt_48_48_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":73:7:73:25|Synthesizing module cordic_kitDelay_reg in library CORECORDIC_LIB.

	BITWIDTH=32'b00000000000000000000000000110000
	DELAY=32'b00000000000000000000000000000010
   Generated name = cordic_kitDelay_reg_48_2s
Running optimization stage 1 on cordic_kitDelay_reg_48_2s .......
Finished optimization stage 1 on cordic_kitDelay_reg_48_2s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":33:7:33:29|Synthesizing module cordic_kitDelay_bit_reg in library CORECORDIC_LIB.

	DELAY=32'b00000000000000000000000000000010
   Generated name = cordic_kitDelay_bit_reg_2s
Running optimization stage 1 on cordic_kitDelay_bit_reg_2s .......
Finished optimization stage 1 on cordic_kitDelay_bit_reg_2s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
Running optimization stage 1 on cordic_kitRoundTop_48_48_0s_1s .......
Finished optimization stage 1 on cordic_kitRoundTop_48_48_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":365:7:365:24|Synthesizing module cordic_kitRoundTop in library CORECORDIC_LIB.

	INWIDTH=32'b00000000000000000000000000110000
	OUTWIDTH=32'b00000000000000000000000000110000
	ROUND=32'b00000000000000000000000000000000
	VALID_BIT=32'b00000000000000000000000000000000
   Generated name = cordic_kitRoundTop_48_48_0s_0s
Running optimization stage 1 on cordic_kitRoundTop_48_48_0s_0s .......
@W: CL318 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":375:9:375:14|*Output valido has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on cordic_kitRoundTop_48_48_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":710:7:710:32|Synthesizing module cordic_coarse_post_rotator in library CORECORDIC_LIB.

	BITS=32'b00000000000000000000000000110000
	MODE_VECTOR=1'b1
	COARSE=32'b00000000000000000000000000000000
   Generated name = cordic_coarse_post_rotator_48_1_0s
@W: CG360 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":722:18:722:20|Removing wire x_w, as there is no assignment to it.
@W: CG360 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":722:23:722:25|Removing wire y_w, as there is no assignment to it.
@W: CG360 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":722:28:722:30|Removing wire a_w, as there is no assignment to it.
@W: CG360 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":725:7:725:19|Removing wire coarse_flag_w, as there is no assignment to it.
Running optimization stage 1 on cordic_coarse_post_rotator_48_1_0s .......
Finished optimization stage 1 on cordic_coarse_post_rotator_48_1_0s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":98:7:98:46|Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cordic_par in library CORECORDIC_LIB.

	IN_BITS=32'b00000000000000000000000000110000
	OUT_BITS=32'b00000000000000000000000000110000
	ITERATIONS=32'b00000000000000000000000000010000
	MODE_VECTOR=1'b1
	MODE=32'b00000000000000000000000000000010
	DP_OPTION=32'b00000000000000000000000000000000
	DP_BITS=32'b00000000000000000000000000110000
	EFFECT_OUT_BITS=32'b00000000000000000000000000110000
	ROUND=32'b00000000000000000000000000000000
	COARSE=32'b00000000000000000000000000000000
	IN_REG=32'b00000000000000000000000000000000
	OUT_REG=32'b00000000000000000000000000000000
	WORDSIZE_MAX=32'b00000000000000000000000000110000
	WORDSIZE_MIN=32'b00000000000000000000000000001000
	LOGITER=32'b00000000000000000000000000000100
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0
@W: CG781 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":189:11:189:11|Input validi on instance roundy_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":194:11:194:11|Input validi on instance rounda_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":128:21:128:30|Removing wire iter_count, as there is no assignment to it.
@W: CG360 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":129:21:129:28|Removing wire romAngle, as there is no assignment to it.
@W: CG360 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":132:7:132:18|Removing wire ld_data2calc, as there is no assignment to it.
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0 .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0 .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0.v":30:7:30:19|Synthesizing module CORECORDIC_C0 in library work.
Running optimization stage 1 on CORECORDIC_C0 .......
Finished optimization stage 1 on CORECORDIC_C0 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay.v":1:7:1:24|Synthesizing module delay_line_signext in library work.
Running optimization stage 1 on delay_line_signext .......
Finished optimization stage 1 on delay_line_signext (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/envelope/envelope.v":9:7:9:14|Synthesizing module envelope in library work.
@N: CG794 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/envelope/envelope.v":101:12:101:24|Using module fir_hilbert from library work
Running optimization stage 1 on envelope .......
Finished optimization stage 1 on envelope (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/start_pulse_generator.v":1:7:1:27|Synthesizing module start_pulse_generator in library work.
Running optimization stage 1 on start_pulse_generator .......
Finished optimization stage 1 on start_pulse_generator (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":1:7:1:17|Synthesizing module readrf_vals in library work.
Opening data file readrf_vals_rf_vals_1_23849_initial_block from directory .
Opening data file readrf_vals_rf_vals_2_23849_initial_block from directory .
Opening data file readrf_vals_rf_vals_3_23849_initial_block from directory .
Opening data file readrf_vals_rf_vals_4_23849_initial_block from directory .
@W: CG532 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":17:0:17:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@N: CG179 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":107:25:107:29|Removing redundant assignment.
Running optimization stage 1 on readrf_vals .......
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val1[15] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val1[14] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val1[13] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val1[12] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val1[11] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val1[10] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val1[9] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val1[8] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val2[15] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val2[14] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val2[13] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val2[12] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val2[11] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val2[10] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val2[9] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val2[8] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val3[15] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val3[14] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val3[13] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val3[12] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val3[11] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val3[10] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val3[9] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val3[8] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val4[15] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val4[14] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val4[13] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val4[12] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val4[11] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val4[10] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val4[9] is always 0.
@N: CL189 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Register bit val4[8] is always 0.
@W: CL279 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Pruning register bits 15 to 8 of val1[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Pruning register bits 15 to 8 of val2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Pruning register bits 15 to 8 of val3[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Pruning register bits 15 to 8 of val4[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on readrf_vals (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v":1:7:1:15|Synthesizing module coord_rom in library work.

	NUM_CHANNELS=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000000100
   Generated name = coord_rom_16s_4s
Opening data file coord_rom_16s_4s_x_rom_23849_initial_block from directory .
Opening data file coord_rom_16s_4s_z_rom_23849_initial_block from directory .
@W: CG532 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v":14:0:14:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on coord_rom_16s_4s .......
Finished optimization stage 1 on coord_rom_16s_4s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":1:7:1:15|Synthesizing module delay_con in library work.

	DATA_WIDTH=32'b00000000000000000000000000010000
	NUM_CHANNELS=32'b00000000000000000000000000010000
	MAX_DELAY=32'b00000000000000000000000100000000
	IDLE=32'b00000000000000000000000000000000
	LOAD_COORD=32'b00000000000000000000000000000001
	START_CALC=32'b00000000000000000000000000000010
	WAIT_VALID=32'b00000000000000000000000000000011
	STORE=32'b00000000000000000000000000000100
	INCREMENT=32'b00000000000000000000000000000101
	DONE=32'b00000000000000000000000000000110
   Generated name = delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":1:7:1:10|Synthesizing module sqrt in library work.
Running optimization stage 1 on sqrt .......
@W: CL265 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing unused bit 16 of r[17:0]. Either assign all bits or reduce the width of the signal.
Finished optimization stage 1 on sqrt (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":1:7:1:16|Synthesizing module delay_calc in library work.
Running optimization stage 1 on delay_calc .......
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Latch generated from always block for signal next_state[3:0]; possible missing assignment in an if or case statement.
Finished optimization stage 1 on delay_calc (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":1:7:1:18|Synthesizing module sample_delay in library work.

	DATA_WIDTH=32'b00000000000000000000000000010000
	MAX_DELAY=32'b00000000000000000000000100000000
	ADDR_WIDTH=32'b00000000000000000000000000001000
   Generated name = sample_delay_16s_256s_8s
Running optimization stage 1 on sample_delay_16s_256s_8s .......
@N: CL134 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v":19:4:19:9|Found RAM buffer, depth=256, width=16
Finished optimization stage 1 on sample_delay_16s_256s_8s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 1 on delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s .......
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal z_ic[15][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal z_ic[14][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal z_ic[13][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal z_ic[12][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal z_ic[11][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal z_ic[10][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal z_ic[9][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal z_ic[8][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal z_ic[7][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal z_ic[6][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal z_ic[5][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal z_ic[4][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal z_ic[3][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal z_ic[2][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal z_ic[1][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal z_ic[0][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal x_ic[15][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal x_ic[14][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal x_ic[13][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal x_ic[12][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal x_ic[11][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal x_ic[10][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal x_ic[9][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal x_ic[8][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal x_ic[7][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal x_ic[6][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal x_ic[5][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal x_ic[4][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal x_ic[3][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal x_ic[2][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal x_ic[1][15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Latch generated from always block for signal x_ic[0][15:0]; possible missing assignment in an if or case statement.
Finished optimization stage 1 on delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/summ_sa.v":1:7:1:13|Synthesizing module summ_sa in library work.

	DATA_WIDTH=32'b00000000000000000000000000010000
	NUM_CHANNELS=32'b00000000000000000000000000010000
	SUM_WIDTH=32'b00000000000000000000000000010010
   Generated name = summ_sa_16s_16s_18s
Running optimization stage 1 on summ_sa_16s_16s_18s .......
Finished optimization stage 1 on summ_sa_16s_16s_18s (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v":1:7:1:12|Synthesizing module top_bf in library work.
@W: CG133 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v":13:15:13:21|Object x_f_reg is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v":13:24:13:30|Object z_f_reg is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on top_bf .......
Finished optimization stage 1 on top_bf (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v":1:7:1:14|Synthesizing module int_calc in library work.

	DATA_WIDTH=32'b00000000000000000000000000110000
	FRAC_WIDTH=32'b00000000000000000000000000010000
	MIN_THRESHOLD=32'b00000000000000000000000000000001
	NORM_WIDTH=32'b00000000000000000000000000010001
	SHIFT_WIDTH=32'b00000000000000000000000000000110
	IDLE=32'b00000000000000000000000000000000
	CALC_ZP=32'b00000000000000000000000000000001
	PROCESS=32'b00000000000000000000000000000010
	CALC_SHIFT=32'b00000000000000000000000000000011
	LOAD_DOUT=32'b00000000000000000000000000000100
	SEND=32'b00000000000000000000000000000101
   Generated name = int_calc_Z3_layer0
Running optimization stage 1 on int_calc_Z3_layer0 .......
@W: CL271 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v":45:4:45:9|Pruning unused bits 47 to 16 of shift_reg[47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on int_calc_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v":1:7:1:19|Synthesizing module log_frac_calc in library work.

	DATA_WIDTH=32'b00000000000000000000000000110000
	FRAC_WIDTH=32'b00000000000000000000000000010000
	NORM_WIDTH=32'b00000000000000000000000000010001
	IDLE=32'b00000000000000000000000000000000
	CALC=32'b00000000000000000000000000000001
	DONE=32'b00000000000000000000000000000010
   Generated name = log_frac_calc_48s_16s_17s_0s_1s_2s
Opening data file log_frac_calc_48s_16s_17s_0s_1s_2s_log2_constants_23849_initial_block from directory .
Opening data file log_frac_calc_48s_16s_17s_0s_1s_2s_cordic_x_constants_23849_initial_block from directory .
@W: CG532 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v":19:4:19:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v":38:4:38:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on log_frac_calc_48s_16s_17s_0s_1s_2s .......
Finished optimization stage 1 on log_frac_calc_48s_16s_17s_0s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_logc.v":1:7:1:14|Synthesizing module top_logc in library work.
Running optimization stage 1 on top_logc .......
Finished optimization stage 1 on top_logc (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/top/top.v":9:7:9:9|Synthesizing module top in library work.
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
Running optimization stage 2 on top .......
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
Running optimization stage 2 on top_logc .......
Finished optimization stage 2 on top_logc (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
Running optimization stage 2 on log_frac_calc_48s_16s_17s_0s_1s_2s .......
@N: CL201 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v":73:4:73:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on log_frac_calc_48s_16s_17s_0s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on int_calc_Z3_layer0 .......
@N: CL201 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v":45:4:45:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
Finished optimization stage 2 on int_calc_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on top_bf .......
@W: CL177 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v":39:4:39:9|Sharing sequential element sum_en_reg and merging start_sum_reg. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v":39:4:39:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@A: CL153 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v":13:15:13:21|*Unassigned bits of x_f_reg[15:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v":13:24:13:30|*Unassigned bits of z_f_reg[15:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on top_bf (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on summ_sa_16s_16s_18s .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/summ_sa.v":8:10:8:18|Input start_sum is unused.
Finished optimization stage 2 on summ_sa_16s_16s_18s (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on sample_delay_16s_256s_8s .......
Finished optimization stage 2 on sample_delay_16s_256s_8s (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on delay_calc .......
Finished optimization stage 2 on delay_calc (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
Running optimization stage 2 on sqrt .......
@N: CL201 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on sqrt (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s .......
@N: CL201 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":36:4:36:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   110
@W: CL279 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":36:4:36:9|Pruning register bits 15 to 1 of enable_buff[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on coord_rom_16s_4s .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v":5:10:5:12|Input clk is unused.
Finished optimization stage 2 on coord_rom_16s_4s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on readrf_vals .......
Finished optimization stage 2 on readrf_vals (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on start_pulse_generator .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/start_pulse_generator.v":2:10:2:12|Input clk is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/start_pulse_generator.v":3:10:3:14|Input reset is unused.
Finished optimization stage 2 on start_pulse_generator (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on envelope .......
Finished optimization stage 2 on envelope (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on delay_line_signext .......
@N: CL135 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay.v":17:4:17:9|Found sequential shift shift_reg with address depth of 9 words and data bit width of 48.
Finished optimization stage 2 on delay_line_signext (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0 .......
Finished optimization stage 2 on CORECORDIC_C0 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0 .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_coarse_post_rotator_48_1_0s .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":716:8:716:12|Input nGrst is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":716:15:716:17|Input rst is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":716:20:716:22|Input clk is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":717:14:717:24|Input coarse_flag is unused.
Finished optimization stage 2 on cordic_coarse_post_rotator_48_1_0s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_kitRoundTop_48_48_0s_0s .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":373:25:373:30|Input validi is unused.
Finished optimization stage 2 on cordic_kitRoundTop_48_48_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_kitDelay_bit_reg_2s .......
Finished optimization stage 2 on cordic_kitDelay_bit_reg_2s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_kitDelay_reg_48_2s .......
Finished optimization stage 2 on cordic_kitDelay_reg_48_2s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_signExt_48_48_0s_0s .......
Finished optimization stage 2 on cordic_signExt_48_48_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_kitRoundTop_48_48_0s_1s .......
Finished optimization stage 2 on cordic_kitRoundTop_48_48_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_15s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_15s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_15s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_15s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_14s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_14s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_14s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_14s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_13s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_13s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_13s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_13s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_12s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_12s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_12s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_12s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_11s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_11s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_11s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_11s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_10s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_10s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_10s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_10s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_9s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_9s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_9s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_9s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_8s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_8s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_8s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_8s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_7s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_7s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_7s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_7s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_6s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_6s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_6s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_6s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_5s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_5s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_5s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_5s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_4s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_4s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_4s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_4s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_3s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_3s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_3s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_3s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_2s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_2s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_2s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_2s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_1s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_1s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_1s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_1s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_0s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_0s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_0s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_0s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_kitDelay_bit_reg_16s .......
Finished optimization stage 2 on cordic_kitDelay_bit_reg_16s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_dp_bits_trans_48s_48 .......
Finished optimization stage 2 on cordic_dp_bits_trans_48s_48 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_signExt_48s_48_0s_0s .......
Finished optimization stage 2 on cordic_signExt_48s_48_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_kitDelay_reg_2s_18s .......
Finished optimization stage 2 on cordic_kitDelay_reg_2s_18s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_coarse_pre_rotator_48s_1_0s .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":615:8:615:12|Input nGrst is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":615:15:615:17|Input rst is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":615:20:615:22|Input clk is unused.
Finished optimization stage 2 on cordic_coarse_pre_rotator_48s_1_0s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v":116:37:116:41|Input DIN_A is unused.
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_init_kickstart .......
Finished optimization stage 2 on cordic_init_kickstart (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_countS_4s_15s_1s .......
Finished optimization stage 2 on cordic_countS_4s_15s_1s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synwork/layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 201MB peak: 203MB)


Process completed successfully.
# Fri Sep  5 01:24:57 2025

###########################################################]
###########################################################[
@N|stack limit increased to max
@N:"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd":92:7:92:17|Top entity is set to fir_hilbert.
Options changed - recompiling
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enumFIR_coefs.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enum_params.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd'.
VHDL syntax check successful!
@N: CD231 :"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd":92:7:92:17|Synthesizing work.fir_hilbert.rtl.
@W: CD276 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":68:4:68:15|Map for port coef_on_slot of component fir_hilbert_fir_hilbert_0_corefir_pf not found
@W: CD730 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd":214:0:214:12|Component declaration has 30 ports but entity declares 31 ports
@W: CD326 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd":214:0:214:12|Port coef_on_slot of entity corefir_pf_lib.fir_hilbert_fir_hilbert_0_corefir_pf is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":20:7:20:42|Synthesizing corefir_pf_lib.fir_hilbert_fir_hilbert_0_corefir_pf.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":142:9:142:14|Signal readyi is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":145:9:145:17|Signal datai_act is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":146:9:146:17|Signal coefi_act is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":147:9:147:20|Signal coef_sel_act is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":148:9:148:23|Signal datai_valid_act is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":149:9:149:23|Signal coefi_valid_act is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":149:25:149:36|Signal coef_ref_act is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":150:9:150:19|Signal coef_on_act is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd":33:7:33:43|Synthesizing corefir_pf_lib.fir_hilbert_fir_hilbert_0_enum_fir_g5.rtl.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":55:7:55:21|Synthesizing corefir_pf_lib.enum_fir_adv_g5.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":231:9:231:26|Signal row_taps_array_dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":232:9:232:17|Signal cin_w_dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":235:9:235:11|Signal p_w_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":237:9:237:17|Signal ddly_symm_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":238:9:238:22|Signal ddly_forw_test is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":239:9:239:22|Signal ddly_symm_test is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":244:9:244:26|Signal coef_on_tick_minus is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":245:9:245:30|Signal coefi_valid_tick_minus is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":247:9:247:17|Signal coefi_dly is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":471:7:471:25|Synthesizing corefir_pf_lib.enum_g5_latency_adv.rtl.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":297:7:297:20|Synthesizing corefir_pf_lib.enum_kitcounts.rtl.
Post processing for corefir_pf_lib.enum_kitcounts.rtl
Running optimization stage 1 on enum_kitCountS .......
Finished optimization stage 1 on enum_kitCountS (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":42:7:42:27|Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg .......
Finished optimization stage 1 on enum_kitDelay_bit_reg (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":386:7:386:18|Synthesizing corefir_pf_lib.enum_kitedge.rtl.
Post processing for corefir_pf_lib.enum_kitedge.rtl
Running optimization stage 1 on enum_kitEdge .......
Finished optimization stage 1 on enum_kitEdge (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":42:7:42:27|Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg .......
Finished optimization stage 1 on enum_kitDelay_bit_reg (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Post processing for corefir_pf_lib.enum_g5_latency_adv.rtl
Running optimization stage 1 on enum_g5_latency_adv .......
Finished optimization stage 1 on enum_g5_latency_adv (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":35:7:35:26|Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":78:9:78:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":79:9:79:17|Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corefir_pf_lib.enum_dly_line_18x192.rtl
Running optimization stage 1 on enum_dly_line_18x192 .......
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 0 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 1 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 2 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 3 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 4 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 5 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 6 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 7 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 8 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 9 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 10 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 11 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 12 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 13 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 14 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 15 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 16 of signal dout is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":47:4:47:7|Bit 17 of signal dout is floating -- simulation mismatch possible.
Finished optimization stage 1 on enum_dly_line_18x192 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":35:7:35:26|Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":78:9:78:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":79:9:79:17|Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":91:7:91:23|Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_reg.rtl
Running optimization stage 1 on enum_kitDelay_reg .......
Finished optimization stage 1 on enum_kitDelay_reg (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Post processing for corefir_pf_lib.enum_dly_line_18x192.rtl
Running optimization stage 1 on enum_dly_line_18x192 .......
Finished optimization stage 1 on enum_dly_line_18x192 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":35:7:35:26|Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":78:9:78:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":79:9:79:17|Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":91:7:91:23|Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_reg.rtl
Running optimization stage 1 on enum_kitDelay_reg .......
Finished optimization stage 1 on enum_kitDelay_reg (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Post processing for corefir_pf_lib.enum_dly_line_18x192.rtl
Running optimization stage 1 on enum_dly_line_18x192 .......
Finished optimization stage 1 on enum_dly_line_18x192 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":39:7:39:17|Synthesizing corefir_pf_lib.enum_row_g5.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":166:9:166:23|Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":91:7:91:23|Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_reg.rtl
Running optimization stage 1 on enum_kitDelay_reg .......
Finished optimization stage 1 on enum_kitDelay_reg (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":153:7:153:32|Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg_attr .......
Finished optimization stage 1 on enum_kitDelay_bit_reg_attr (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":153:7:153:32|Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg_attr .......
Finished optimization stage 1 on enum_kitDelay_bit_reg_attr (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":37:7:37:21|Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":246:9:246:16|Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":367:7:367:28|Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Signal data_w_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Signal coef_w_3 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Running optimization stage 1 on MACC_PA_BC_ROM .......
Finished optimization stage 1 on MACC_PA_BC_ROM (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":434:7:434:16|Synthesizing corefir_pf_lib.debug_init.rtl.
@W: CD286 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":434:7:434:16|Creating black box for empty architecture debug_INIT 
Post processing for corefir_pf_lib.debug_init.rtl
Running optimization stage 1 on debug_INIT .......
Finished optimization stage 1 on debug_INIT (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 10 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 11 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 12 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 13 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 14 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 15 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 16 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 17 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 10 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 11 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 12 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 13 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 14 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 15 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 16 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 17 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":181:2:181:22|Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

Only the first 100 messages of id 'CL245' are reported. To see all messages use 'report_messages -log /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synlog/top_compiler.srr -id CL245' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL245} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":434:7:434:16|Synthesizing corefir_pf_lib.debug_init.rtl.
@W: CD286 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":434:7:434:16|Creating black box for empty architecture debug_INIT 
Post processing for corefir_pf_lib.debug_init.rtl
Running optimization stage 1 on debug_INIT .......
Finished optimization stage 1 on debug_INIT (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Post processing for corefir_pf_lib.enum_tap_undernibble_3.rtl
Running optimization stage 1 on enum_tap_undernibble_3 .......
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 0 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 1 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 2 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 3 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 4 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 5 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 6 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 7 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 8 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 9 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 10 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 11 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 12 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 13 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 14 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 15 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 16 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 17 of signal data_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 0 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 1 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 2 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 3 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 4 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 5 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 6 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 7 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 8 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 9 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 10 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 11 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 12 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 13 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 14 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 15 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 16 of signal coef_w_3 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 17 of signal coef_w_3 is floating -- simulation mismatch possible.
Finished optimization stage 1 on enum_tap_undernibble_3 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Post processing for corefir_pf_lib.enum_tap_nibble.rtl
Running optimization stage 1 on enum_tap_nibble .......
Finished optimization stage 1 on enum_tap_nibble (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Post processing for corefir_pf_lib.enum_row_g5.rtl
Running optimization stage 1 on enum_row_g5 .......
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 0 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 1 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 2 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 3 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 4 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 5 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 6 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 7 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 8 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 9 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 10 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 11 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 12 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 13 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 14 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 15 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 16 of signal row_datao is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":78:4:78:12|Bit 17 of signal row_datao is floating -- simulation mismatch possible.
Finished optimization stage 1 on enum_row_g5 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":39:7:39:17|Synthesizing corefir_pf_lib.enum_row_g5.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":166:9:166:23|Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":37:7:37:21|Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":246:9:246:16|Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":367:7:367:28|Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Signal data_w_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Signal coef_w_6 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":434:7:434:16|Synthesizing corefir_pf_lib.debug_init.rtl.
@W: CD286 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":434:7:434:16|Creating black box for empty architecture debug_INIT 
Post processing for corefir_pf_lib.debug_init.rtl
Running optimization stage 1 on debug_INIT .......
Finished optimization stage 1 on debug_INIT (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.enum_tap_undernibble_3.rtl
Running optimization stage 1 on enum_tap_undernibble_3 .......
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 0 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 1 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 2 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 3 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 4 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 5 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 6 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 7 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 8 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 9 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 10 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 11 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 12 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 13 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 14 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 15 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 16 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Bit 17 of signal data_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 0 of signal coef_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 1 of signal coef_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 2 of signal coef_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 3 of signal coef_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 4 of signal coef_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 5 of signal coef_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 6 of signal coef_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 7 of signal coef_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 8 of signal coef_w_6 is floating -- simulation mismatch possible.
@W: CL252 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Bit 9 of signal coef_w_6 is floating -- simulation mismatch possible.

Only the first 100 messages of id 'CL252' are reported. To see all messages use 'report_messages -log /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synlog/top_compiler.srr -id CL252' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL252} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on enum_tap_undernibble_3 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.enum_tap_nibble.rtl
Running optimization stage 1 on enum_tap_nibble .......
Finished optimization stage 1 on enum_tap_nibble (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.enum_row_g5.rtl
Running optimization stage 1 on enum_row_g5 .......
Finished optimization stage 1 on enum_row_g5 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":39:7:39:17|Synthesizing corefir_pf_lib.enum_row_g5.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":166:9:166:23|Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":37:7:37:21|Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":246:9:246:16|Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":367:7:367:28|Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":481:9:481:14|Signal data_w_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":482:9:482:14|Signal coef_w_6 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":34:7:34:17|Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":127:9:127:14|Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":129:9:129:19|Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":132:9:132:26|Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":134:9:134:13|Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":135:9:135:15|Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":117:7:117:25|Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Post processing for corefir_pf_lib.enum_tap_undernibble_3.rtl
Running optimization stage 1 on enum_tap_undernibble_3 .......
Finished optimization stage 1 on enum_tap_undernibble_3 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Post processing for corefir_pf_lib.enum_tap_nibble.rtl
Running optimization stage 1 on enum_tap_nibble .......
Finished optimization stage 1 on enum_tap_nibble (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Post processing for corefir_pf_lib.enum_row_g5.rtl
Running optimization stage 1 on enum_row_g5 .......
Finished optimization stage 1 on enum_row_g5 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd":46:7:46:17|Synthesizing corefir_pf_lib.enum_pad_g5.rtl.
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":91:7:91:23|Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_reg.rtl
Running optimization stage 1 on enum_kitDelay_reg .......
Finished optimization stage 1 on enum_kitDelay_reg (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":91:7:91:23|Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_reg.rtl
Running optimization stage 1 on enum_kitDelay_reg .......
Finished optimization stage 1 on enum_kitDelay_reg (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":42:7:42:27|Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg .......
Finished optimization stage 1 on enum_kitDelay_bit_reg (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Post processing for corefir_pf_lib.enum_pad_g5.rtl
Running optimization stage 1 on enum_pad_g5 .......
@W: CL240 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd":73:4:73:24|Signal coefi_valid_minus_row is floating; a simulation mismatch is possible.
Finished optimization stage 1 on enum_pad_g5 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
@N: CD630 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":42:7:42:27|Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg .......
Finished optimization stage 1 on enum_kitDelay_bit_reg (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Post processing for corefir_pf_lib.enum_fir_adv_g5.rtl
Running optimization stage 1 on enum_fir_adv_g5 .......
Finished optimization stage 1 on enum_fir_adv_g5 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Post processing for corefir_pf_lib.fir_hilbert_fir_hilbert_0_enum_fir_g5.rtl
Running optimization stage 1 on fir_hilbert_fir_hilbert_0_enum_fir_g5 .......
Finished optimization stage 1 on fir_hilbert_fir_hilbert_0_enum_fir_g5 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Post processing for corefir_pf_lib.fir_hilbert_fir_hilbert_0_corefir_pf.rtl
Running optimization stage 1 on fir_hilbert_fir_hilbert_0_COREFIR_PF .......
@W: CL240 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":86:1:86:21|Signal AXI4_M_CONFIGO_TVALID is floating; a simulation mismatch is possible.
@W: CL240 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":83:1:83:21|Signal AXI4_S_CONFIGI_TREADY is floating; a simulation mismatch is possible.
@W: CL240 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":79:1:79:19|Signal AXI4_S_COEFI_TREADY is floating; a simulation mismatch is possible.
@W: CL240 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":74:1:74:19|Signal AXI4_M_DATAO_TVALID is floating; a simulation mismatch is possible.
@W: CL240 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":71:1:71:19|Signal AXI4_S_DATAI_TREADY is floating; a simulation mismatch is possible.
Finished optimization stage 1 on fir_hilbert_fir_hilbert_0_COREFIR_PF (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Post processing for work.fir_hilbert.rtl
Running optimization stage 1 on fir_hilbert .......
Finished optimization stage 1 on fir_hilbert (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_5 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_5 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_2 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_2 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_reg_18_7 .......
@N: CL135 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Found sequential shift delayLine with address depth of 7 words and data bit width of 18.
Finished optimization stage 2 on enum_kitDelay_reg_18_7 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_reg_4_7 .......
@N: CL135 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Found sequential shift delayLine with address depth of 7 words and data bit width of 4.
Finished optimization stage 2 on enum_kitDelay_reg_4_7 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_pad_g5_3_2_2_0_0_0_18_0_18 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd":66:4:66:8|Input coefi is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd":72:4:72:14|Input coefi_valid is unused.
Finished optimization stage 2 on enum_pad_g5_3_2_2_0_0_0_18_0_18 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_8layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_8layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_7layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_7layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_7layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_7layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_8layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_8layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_6layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_6layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_9layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_9layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_undernibble_3_work_fir_hilbert_rtl_2layer1 .......
Finished optimization stage 2 on enum_tap_undernibble_3_work_fir_hilbert_rtl_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_nibble_work_fir_hilbert_rtl_2layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":75:4:75:26|Input symm_datai_minus_nibble is unused.
Finished optimization stage 2 on enum_tap_nibble_work_fir_hilbert_rtl_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_row_g5_work_fir_hilbert_rtl_0layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":76:4:76:22|Input symm_data_minus_row is unused.
Finished optimization stage 2 on enum_row_g5_work_fir_hilbert_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on debug_INIT_96 .......
Finished optimization stage 2 on debug_INIT_96 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_5layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_5layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_3layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_3layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_4layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_4layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_4layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_4layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_3layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_3layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_5layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_5layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_6layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_6layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_undernibble_3_work_fir_hilbert_rtl_1layer1 .......
Finished optimization stage 2 on enum_tap_undernibble_3_work_fir_hilbert_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_nibble_work_fir_hilbert_rtl_1layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":75:4:75:26|Input symm_datai_minus_nibble is unused.
Finished optimization stage 2 on enum_tap_nibble_work_fir_hilbert_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_row_g5_work_fir_hilbert_rtl_1layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":76:4:76:22|Input symm_data_minus_row is unused.
Finished optimization stage 2 on enum_row_g5_work_fir_hilbert_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on debug_INIT_48 .......
Finished optimization stage 2 on debug_INIT_48 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_2layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_0layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_1layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_1layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on debug_INIT_16 .......
Finished optimization stage 2 on debug_INIT_16 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM .......
Finished optimization stage 2 on MACC_PA_BC_ROM (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_0layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":136:4:136:11|Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_2layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":54:4:54:14|Input coefi_valid is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":57:4:57:13|Input symm_datai is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":59:4:59:8|Input coefi is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":62:4:62:11|Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_undernibble_3_work_fir_hilbert_rtl_0layer1 .......
Finished optimization stage 2 on enum_tap_undernibble_3_work_fir_hilbert_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_nibble_work_fir_hilbert_rtl_0layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":75:4:75:26|Input symm_datai_minus_nibble is unused.
Finished optimization stage 2 on enum_tap_nibble_work_fir_hilbert_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_attr_3 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_attr_3 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_attr_2 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_attr_2 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_reg_48_2 .......
Finished optimization stage 2 on enum_kitDelay_reg_48_2 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_row_g5_work_fir_hilbert_rtl_2layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":76:4:76:22|Input symm_data_minus_row is unused.
Finished optimization stage 2 on enum_row_g5_work_fir_hilbert_rtl_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_reg_18_10 .......
@N: CL135 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Found sequential shift delayLine with address depth of 10 words and data bit width of 18.
Finished optimization stage 2 on enum_kitDelay_reg_18_10 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_dly_line_18x192_18_10_1_0 .......
Finished optimization stage 2 on enum_dly_line_18x192_18_10_1_0 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_reg_18_13 .......
@N: CL135 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|Found sequential shift delayLine with address depth of 13 words and data bit width of 18.
Finished optimization stage 2 on enum_kitDelay_reg_18_13 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_dly_line_18x192_18_13_1_0 .......
Finished optimization stage 2 on enum_dly_line_18x192_18_13_1_0 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_dly_line_18x192_18_0_0_0 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":42:4:42:8|Input nGrst is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":43:4:43:6|Input rst is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":44:4:44:6|Input clk is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":45:4:45:12|Input din_valid is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd":46:4:46:6|Input din is unused.
Finished optimization stage 2 on enum_dly_line_18x192_18_0_0_0 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_3 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_3 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitEdge_1 .......
Finished optimization stage 2 on enum_kitEdge_1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_7 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_7 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitCountS_5_14_1 .......
Finished optimization stage 2 on enum_kitCountS_5_14_1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_g5_latency_adv_15_3_3_2_2_2_6 .......
Finished optimization stage 2 on enum_g5_latency_adv_15_3_3_2_2_2_6 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_fir_adv_g5_work_fir_hilbert_rtl_0layer1 .......
Finished optimization stage 2 on enum_fir_adv_g5_work_fir_hilbert_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on fir_hilbert_fir_hilbert_0_enum_fir_g5_1_15_0_1_0_0_18_0_18_0_0_3_2_2_1_1_1_4_2 .......
Finished optimization stage 2 on fir_hilbert_fir_hilbert_0_enum_fir_g5_1_15_0_1_0_0_18_0_18_0_0_3_2_2_1_1_1_4_2 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on fir_hilbert_fir_hilbert_0_COREFIR_PF_work_fir_hilbert_rtl_0layer1 .......
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":64:4:64:11|Input COEF_REF is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":67:4:67:7|Input RCLK is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":70:1:70:19|Input AXI4_S_DATAI_TVALID is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":72:1:72:13|Input AXI4_S_TDATAI is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":75:1:75:19|Input AXI4_M_DATAO_TREADY is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":78:1:78:19|Input AXI4_S_COEFI_TVALID is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":80:1:80:12|Input AXI4_S_COEFI is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":82:1:82:21|Input AXI4_S_CONFIGI_TVALID is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":84:1:84:14|Input AXI4_S_CONFIGI is unused.
@N: CL159 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd":87:1:87:21|Input AXI4_M_CONFIGO_TREADY is unused.
Finished optimization stage 2 on fir_hilbert_fir_hilbert_0_COREFIR_PF_work_fir_hilbert_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on fir_hilbert .......
Finished optimization stage 2 on fir_hilbert (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synwork/layer1.duruntime



At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 203MB peak: 203MB)


Process completed successfully.
# Fri Sep  5 01:24:57 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 307R, Built Jul 25 2024 08:38:07, @5544113

@N|Running in 64-bit mode
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":260:2:260:13|Unbound component debug_INIT_96 of instance debug_init_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":493:2:493:13|Unbound component debug_INIT_96 of instance debug_init_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":260:2:260:13|Unbound component debug_INIT_96 of instance debug_init_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":493:2:493:13|Unbound component debug_INIT_96 of instance debug_init_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":260:2:260:13|Unbound component debug_INIT_48 of instance debug_init_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":493:2:493:13|Unbound component debug_INIT_48 of instance debug_init_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Unbound component debug_INIT_16 of instance debug_init_0 
@W: Z198 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd":239:2:239:17|Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synwork/top_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 214MB peak: 214MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep  5 01:24:57 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synwork/top_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Fri Sep  5 01:24:57 2025

###########################################################]
