abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c1908.blif
Line 7: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 8: Skipping line ".default_output_required 0.00 0.00 ".
Line 9: Skipping line ".default_input_drive 0.10 0.10 ".
Line 10: Skipping line ".default_output_load 2.00 ".
Line 11: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc1908                         :[0m i/o =   33/   25  lat =    0  nd =   288  edge =    689  area =758.00  delay =37.30  lev = 25
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 4
n187 is replaced by n194 with estimated error 0
error = 0
area = 756
delay = 37.3
#gates = 289
output circuit appNtk/c1908_1_0_756_37.3.blif
time = 7061503 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 4
n253 is replaced by n248 with estimated error 0
error = 0
area = 754
delay = 37.3
#gates = 288
output circuit appNtk/c1908_2_0_754_37.3.blif
time = 12733386 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 4
n283 is replaced by n281 with estimated error 0
error = 0
area = 752
delay = 37.3
#gates = 287
output circuit appNtk/c1908_3_0_752_37.3.blif
time = 18333662 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 4
n226 is replaced by n230 with estimated error 0
error = 0
area = 750
delay = 37.3
#gates = 286
output circuit appNtk/c1908_4_0_750_37.3.blif
time = 23904356 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 4
n213 is replaced by n129 with estimated error 0
error = 0
area = 748
delay = 37.3
#gates = 285
output circuit appNtk/c1908_5_0_748_37.3.blif
time = 29330185 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 4
n206 is replaced by n220 with estimated error 0
error = 0
area = 746
delay = 37.3
#gates = 284
output circuit appNtk/c1908_6_0_746_37.3.blif
time = 34731337 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 4
n269 is replaced by n265 with estimated error 0
error = 0
area = 744
delay = 37.3
#gates = 283
output circuit appNtk/c1908_7_0_744_37.3.blif
time = 40325286 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 4
n271 is replaced by n265 with estimated error 0
error = 0
area = 742
delay = 37.3
#gates = 282
output circuit appNtk/c1908_8_0_742_37.3.blif
time = 45997286 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 4
n273 is replaced by n127 with estimated error 0
error = 0
area = 741
delay = 37.3
#gates = 281
output circuit appNtk/c1908_9_0_741_37.3.blif
time = 51361511 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 4
n286 is replaced by n224 with estimated error 0.0001
error = 0.0001
area = 738
delay = 37.3
#gates = 280
output circuit appNtk/c1908_10_0.0001_738_37.3.blif
time = 56686282 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 4
n289 is replaced by one with estimated error 0.00108
error = 0.00108
area = 725
delay = 37.3
#gates = 276
output circuit appNtk/c1908_11_0.00108_725_37.3.blif
time = 62111408 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 4
n180 is replaced by n265 with estimated error 0.00108
error = 0.00108
area = 722
delay = 37.3
#gates = 275
output circuit appNtk/c1908_12_0.00108_722_37.3.blif
time = 67580790 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 4
n278 is replaced by zero with estimated error 0.00217
error = 0.00217
area = 715
delay = 37.3
#gates = 272
output circuit appNtk/c1908_13_0.00217_715_37.3.blif
time = 72775889 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 4
n280 is replaced by n238 with estimated error 0.00219
error = 0.00219
area = 712
delay = 37.3
#gates = 271
output circuit appNtk/c1908_14_0.00219_712_37.3.blif
time = 77923416 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 4
n290 is replaced by n272 with estimated error 0.00688
error = 0.00688
area = 686
delay = 37.3
#gates = 263
output circuit appNtk/c1908_15_0.00688_686_37.3.blif
time = 83370798 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 4
n243 is replaced by one with estimated error 0.00835
error = 0.00835
area = 680
delay = 37.3
#gates = 261
output circuit appNtk/c1908_16_0.00835_680_37.3.blif
time = 88369000 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 4
n245 is replaced by n114 with inverter with estimated error 0.00835
error = 0.00835
area = 676
delay = 37.3
#gates = 260
output circuit appNtk/c1908_17_0.00835_676_37.3.blif
time = 93211857 us
--------------- round 18 ---------------
seed = 2531465778
maxLevel = 4
n262 is replaced by one with estimated error 0.00983
error = 0.00983
area = 670
delay = 37.3
#gates = 258
output circuit appNtk/c1908_18_0.00983_670_37.3.blif
time = 97944233 us
--------------- round 19 ---------------
seed = 2531465778
maxLevel = 4
n264 is replaced by n64 with inverter with estimated error 0.00983
error = 0.00983
area = 666
delay = 37.3
#gates = 257
output circuit appNtk/c1908_19_0.00983_666_37.3.blif
time = 102522728 us
--------------- round 20 ---------------
seed = 2531465778
maxLevel = 4
n202 is replaced by one with estimated error 0.01137
error = 0.01137
area = 657
delay = 37.3
#gates = 254
output circuit appNtk/c1908_20_0.01137_657_37.3.blif
time = 106627497 us
--------------- round 21 ---------------
seed = 2531465778
maxLevel = 4
n204 is replaced by n65 with inverter with estimated error 0.01137
error = 0.01137
area = 653
delay = 37.3
#gates = 253
output circuit appNtk/c1908_21_0.01137_653_37.3.blif
time = 110883176 us
--------------- round 22 ---------------
seed = 2531465778
maxLevel = 4
n235 is replaced by one with estimated error 0.01291
error = 0.01291
area = 647
delay = 37.3
#gates = 251
output circuit appNtk/c1908_22_0.01291_647_37.3.blif
time = 115269945 us
--------------- round 23 ---------------
seed = 2531465778
maxLevel = 4
n237 is replaced by n90 with inverter with estimated error 0.01291
error = 0.01291
area = 643
delay = 37.3
#gates = 250
output circuit appNtk/c1908_23_0.01291_643_37.3.blif
time = 119596551 us
--------------- round 24 ---------------
seed = 2531465778
maxLevel = 4
n267 is replaced by one with estimated error 0.01482
error = 0.01482
area = 636
delay = 37.3
#gates = 248
output circuit appNtk/c1908_24_0.01482_636_37.3.blif
time = 124154892 us
--------------- round 25 ---------------
seed = 2531465778
maxLevel = 4
n258 is replaced by one with estimated error 0.01652
error = 0.01652
area = 630
delay = 37.3
#gates = 246
output circuit appNtk/c1908_25_0.01652_630_37.3.blif
time = 128393676 us
--------------- round 26 ---------------
seed = 2531465778
maxLevel = 4
n260 is replaced by n69 with inverter with estimated error 0.01652
error = 0.01652
area = 626
delay = 37.3
#gates = 245
output circuit appNtk/c1908_26_0.01652_626_37.3.blif
time = 132391191 us
--------------- round 27 ---------------
seed = 2531465778
maxLevel = 4
n209 is replaced by n155 with estimated error 0.01833
error = 0.01833
area = 619
delay = 37.3
#gates = 242
output circuit appNtk/c1908_27_0.01833_619_37.3.blif
time = 136443800 us
--------------- round 28 ---------------
seed = 2531465778
maxLevel = 4
n182 is replaced by one with estimated error 0.01975
error = 0.01975
area = 614
delay = 37.3
#gates = 240
output circuit appNtk/c1908_28_0.01975_614_37.3.blif
time = 140266562 us
--------------- round 29 ---------------
seed = 2531465778
maxLevel = 4
n184 is replaced by n101 with inverter with estimated error 0.01975
error = 0.01975
area = 610
delay = 37.3
#gates = 239
output circuit appNtk/c1908_29_0.01975_610_37.3.blif
time = 144097689 us
--------------- round 30 ---------------
seed = 2531465778
maxLevel = 4
n217 is replaced by one with estimated error 0.02107
error = 0.02107
area = 604
delay = 37.3
#gates = 237
output circuit appNtk/c1908_30_0.02107_604_37.3.blif
time = 148018704 us
--------------- round 31 ---------------
seed = 2531465778
maxLevel = 4
n219 is replaced by n74 with inverter with estimated error 0.02107
error = 0.02107
area = 600
delay = 37.3
#gates = 236
output circuit appNtk/c1908_31_0.02107_600_37.3.blif
time = 151600384 us
--------------- round 32 ---------------
seed = 2531465778
maxLevel = 4
n239 is replaced by one with estimated error 0.02281
error = 0.02281
area = 590
delay = 37.3
#gates = 232
output circuit appNtk/c1908_32_0.02281_590_37.3.blif
time = 155263003 us
--------------- round 33 ---------------
seed = 2531465778
maxLevel = 4
n214 is replaced by n178 with estimated error 0.02268
error = 0.02268
area = 589
delay = 37.3
#gates = 231
output circuit appNtk/c1908_33_0.02268_589_37.3.blif
time = 158755457 us
--------------- round 34 ---------------
seed = 2531465778
maxLevel = 4
n241 is replaced by n137 with inverter with estimated error 0.02268
error = 0.02268
area = 585
delay = 37.3
#gates = 230
output circuit appNtk/c1908_34_0.02268_585_37.3.blif
time = 162275462 us
--------------- round 35 ---------------
seed = 2531465778
maxLevel = 4
n345 is replaced by n105 with inverter with estimated error 0.02561
error = 0.02561
area = 573
delay = 34.4
#gates = 226
output circuit appNtk/c1908_35_0.02561_573_34.4.blif
time = 165748342 us
--------------- round 36 ---------------
seed = 2531465778
maxLevel = 4
n322 is replaced by one with estimated error 0.02561
error = 0.02561
area = 570
delay = 34.4
#gates = 225
output circuit appNtk/c1908_36_0.02561_570_34.4.blif
time = 169023188 us
--------------- round 37 ---------------
seed = 2531465778
maxLevel = 4
n301 is replaced by n291 with estimated error 0.02561
error = 0.02561
area = 567
delay = 32.7
#gates = 224
output circuit appNtk/c1908_37_0.02561_567_32.7.blif
time = 172253997 us
--------------- round 38 ---------------
seed = 2531465778
maxLevel = 4
n310 is replaced by n302 with estimated error 0.02561
error = 0.02561
area = 564
delay = 32.7
#gates = 223
output circuit appNtk/c1908_38_0.02561_564_32.7.blif
time = 175394708 us
--------------- round 39 ---------------
seed = 2531465778
maxLevel = 4
n304 is replaced by n291 with estimated error 0.02572
error = 0.02572
area = 563
delay = 32.7
#gates = 222
output circuit appNtk/c1908_39_0.02572_563_32.7.blif
time = 178450684 us
--------------- round 40 ---------------
seed = 2531465778
maxLevel = 4
n302 is replaced by n314 with estimated error 0.02611
error = 0.02611
area = 560
delay = 32.7
#gates = 221
output circuit appNtk/c1908_40_0.02611_560_32.7.blif
time = 181585161 us
--------------- round 41 ---------------
seed = 2531465778
maxLevel = 4
n318 is replaced by one with estimated error 0.02611
error = 0.02611
area = 557
delay = 32.7
#gates = 220
output circuit appNtk/c1908_41_0.02611_557_32.7.blif
time = 184707801 us
--------------- round 42 ---------------
seed = 2531465778
maxLevel = 4
n153 is replaced by one with estimated error 0.02662
error = 0.02662
area = 553
delay = 32.7
#gates = 219
output circuit appNtk/c1908_42_0.02662_553_32.7.blif
time = 187779945 us
--------------- round 43 ---------------
seed = 2531465778
maxLevel = 4
n329 is replaced by n293 with estimated error 0.02662
error = 0.02662
area = 550
delay = 32.7
#gates = 217
output circuit appNtk/c1908_43_0.02662_550_32.7.blif
time = 190758002 us
--------------- round 44 ---------------
seed = 2531465778
maxLevel = 4
n337 is replaced by n296 with estimated error 0.02662
error = 0.02662
area = 549
delay = 32.7
#gates = 216
output circuit appNtk/c1908_44_0.02662_549_32.7.blif
time = 193676539 us
--------------- round 45 ---------------
seed = 2531465778
maxLevel = 4
n314 is replaced by one with estimated error 0.02694
error = 0.02694
area = 546
delay = 32.7
#gates = 215
output circuit appNtk/c1908_45_0.02694_546_32.7.blif
time = 196560417 us
--------------- round 46 ---------------
seed = 2531465778
maxLevel = 4
n192 is replaced by n78 with estimated error 0.02729
error = 0.02729
area = 544
delay = 32.7
#gates = 214
output circuit appNtk/c1908_46_0.02729_544_32.7.blif
time = 199507947 us
--------------- round 47 ---------------
seed = 2531465778
maxLevel = 4
n191 is replaced by one with estimated error 0.02767
error = 0.02767
area = 540
delay = 32.7
#gates = 213
output circuit appNtk/c1908_47_0.02767_540_32.7.blif
time = 202461299 us
--------------- round 48 ---------------
seed = 2531465778
maxLevel = 4
n193 is replaced by G104 with estimated error 0.02767
error = 0.02767
area = 537
delay = 32.7
#gates = 212
output circuit appNtk/c1908_48_0.02767_537_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 205281624 us
--------------- round 49 ---------------
seed = 2531465778
maxLevel = 4
n197 is replaced by one with estimated error 0.02841
error = 0.02841
area = 531
delay = 32.7
#gates = 210
output circuit appNtk/c1908_49_0.02841_531_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 207963079 us
--------------- round 50 ---------------
seed = 2531465778
maxLevel = 4
n291 is replaced by zero with estimated error 0.02841
error = 0.02841
area = 527
delay = 32.7
#gates = 209
output circuit appNtk/c1908_50_0.02841_527_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 210574709 us
--------------- round 51 ---------------
seed = 2531465778
maxLevel = 4
n199 is replaced by n77 with inverter with estimated error 0.02841
error = 0.02841
area = 523
delay = 32.7
#gates = 208
output circuit appNtk/c1908_51_0.02841_523_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 213189319 us
--------------- round 52 ---------------
seed = 2531465778
maxLevel = 4
n293 is replaced by n231 with inverter with estimated error 0.02924
error = 0.02924
area = 517
delay = 32.7
#gates = 207
output circuit appNtk/c1908_52_0.02924_517_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 215715243 us
--------------- round 53 ---------------
seed = 2531465778
maxLevel = 4
n229 is replaced by n167 with inverter with estimated error 0.02924
error = 0.02924
area = 509
delay = 32.7
#gates = 205
output circuit appNtk/c1908_53_0.02924_509_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 218024190 us
--------------- round 54 ---------------
seed = 2531465778
maxLevel = 4
n231 is replaced by one with estimated error 0.0302
error = 0.0302
area = 500
delay = 32.7
#gates = 201
output circuit appNtk/c1908_54_0.0302_500_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 220248053 us
--------------- round 55 ---------------
seed = 2531465778
maxLevel = 4
n233 is replaced by n91 with inverter with estimated error 0.0302
error = 0.0302
area = 496
delay = 32.7
#gates = 200
output circuit appNtk/c1908_55_0.0302_496_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 222286840 us
--------------- round 56 ---------------
seed = 2531465778
maxLevel = 4
n359 is replaced by zero with estimated error 0.0302
error = 0.0302
area = 495
delay = 32.7
#gates = 199
output circuit appNtk/c1908_56_0.0302_495_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 224413271 us
--------------- round 57 ---------------
seed = 2531465778
maxLevel = 4
n150 is replaced by n145 with estimated error 0.03062
error = 0.03062
area = 492
delay = 32.7
#gates = 197
output circuit appNtk/c1908_57_0.03062_492_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 226328634 us
--------------- round 58 ---------------
seed = 2531465778
maxLevel = 4
n147 is replaced by n130 with estimated error 0.03074
error = 0.03074
area = 491
delay = 32.7
#gates = 196
output circuit appNtk/c1908_58_0.03074_491_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 228416809 us
--------------- round 59 ---------------
seed = 2531465778
maxLevel = 4
n221 is replaced by one with estimated error 0.03131
error = 0.03131
area = 487
delay = 32.7
#gates = 195
output circuit appNtk/c1908_59_0.03131_487_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 230529292 us
--------------- round 60 ---------------
seed = 2531465778
maxLevel = 4
n223 is replaced by n73 with inverter with estimated error 0.03131
error = 0.03131
area = 483
delay = 32.7
#gates = 194
output circuit appNtk/c1908_60_0.03131_483_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 232386120 us
--------------- round 61 ---------------
seed = 2531465778
maxLevel = 4
n210 is replaced by one with estimated error 0.03205
error = 0.03205
area = 474
delay = 32.7
#gates = 191
output circuit appNtk/c1908_61_0.03205_474_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 234297305 us
--------------- round 62 ---------------
seed = 2531465778
maxLevel = 4
n212 is replaced by n111 with inverter with estimated error 0.03205
error = 0.03205
area = 470
delay = 32.7
#gates = 190
output circuit appNtk/c1908_62_0.03205_470_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 236177636 us
--------------- round 63 ---------------
seed = 2531465778
maxLevel = 4
n294 is replaced by zero with estimated error 0.03205
error = 0.03205
area = 466
delay = 32.7
#gates = 189
output circuit appNtk/c1908_63_0.03205_466_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 238154669 us
--------------- round 64 ---------------
seed = 2531465778
maxLevel = 4
n336 is replaced by n295 with inverter with estimated error 0.03205
error = 0.03205
area = 465
delay = 32.7
#gates = 189
output circuit appNtk/c1908_64_0.03205_465_32.7.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 239886587 us
--------------- round 65 ---------------
seed = 2531465778
maxLevel = 4
n296 is replaced by n364 with inverter with estimated error 0.03205
error = 0.03205
area = 463
delay = 32.1
#gates = 189
output circuit appNtk/c1908_65_0.03205_463_32.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 241756105 us
--------------- round 66 ---------------
seed = 2531465778
maxLevel = 4
n365 is replaced by n295 with estimated error 0.03205
error = 0.03205
area = 462
delay = 30.3
#gates = 188
output circuit appNtk/c1908_66_0.03205_462_30.3.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 243549105 us
--------------- round 67 ---------------
seed = 2531465778
maxLevel = 4
n145 is replaced by n87 with estimated error 0.03205
error = 0.03205
area = 461
delay = 29.4
#gates = 187
output circuit appNtk/c1908_67_0.03205_461_29.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 245201417 us
--------------- round 68 ---------------
seed = 2531465778
maxLevel = 4
n144 is replaced by n303 with inverter with estimated error 0.03205
error = 0.03205
area = 459
delay = 28.9
#gates = 187
output circuit appNtk/c1908_68_0.03205_459_28.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 246845908 us
--------------- round 69 ---------------
seed = 2531465778
maxLevel = 4
n305 is replaced by n366 with estimated error 0.03205
error = 0.03205
area = 455
delay = 28.9
#gates = 186
output circuit appNtk/c1908_69_0.03205_455_28.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 248570082 us
--------------- round 70 ---------------
seed = 2531465778
maxLevel = 4
n366 is replaced by n143 with estimated error 0.03205
error = 0.03205
area = 453
delay = 28.9
#gates = 184
output circuit appNtk/c1908_70_0.03205_453_28.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 250294136 us
--------------- round 71 ---------------
seed = 2531465778
maxLevel = 4
n254 is replaced by one with estimated error 0.03286
error = 0.03286
area = 445
delay = 28.9
#gates = 181
output circuit appNtk/c1908_71_0.03286_445_28.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 251971697 us
--------------- round 72 ---------------
seed = 2531465778
maxLevel = 4
n256 is replaced by n70 with inverter with estimated error 0.03286
error = 0.03286
area = 441
delay = 28.9
#gates = 180
output circuit appNtk/c1908_72_0.03286_441_28.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 253411014 us
--------------- round 73 ---------------
seed = 2531465778
maxLevel = 4
n364 is replaced by n250 with estimated error 0.03286
error = 0.03286
area = 440
delay = 28.9
#gates = 179
output circuit appNtk/c1908_73_0.03286_440_28.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 254766640 us
--------------- round 74 ---------------
seed = 2531465778
maxLevel = 4
n250 is replaced by one with estimated error 0.03371
error = 0.03371
area = 418
delay = 28.5
#gates = 169
output circuit appNtk/c1908_74_0.03371_418_28.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 256181504 us
--------------- round 75 ---------------
seed = 2531465778
maxLevel = 4
n86 is replaced by n122 with estimated error 0.0337
error = 0.0337
area = 416
delay = 28.2
#gates = 168
output circuit appNtk/c1908_75_0.0337_416_28.2.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 257370501 us
--------------- round 76 ---------------
seed = 2531465778
maxLevel = 4
n295 is replaced by zero with estimated error 0.0337
error = 0.0337
area = 412
delay = 28.2
#gates = 167
output circuit appNtk/c1908_76_0.0337_412_28.2.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 258487214 us
--------------- round 77 ---------------
seed = 2531465778
maxLevel = 4
n252 is replaced by G131 with estimated error 0.0337
error = 0.0337
area = 407
delay = 28.2
#gates = 165
output circuit appNtk/c1908_77_0.0337_407_28.2.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 259680715 us
--------------- round 78 ---------------
seed = 2531465778
maxLevel = 4
n247 is replaced by n148 with estimated error 0.0337
error = 0.0337
area = 404
delay = 28.2
#gates = 163
output circuit appNtk/c1908_78_0.0337_404_28.2.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 260797169 us
--------------- round 79 ---------------
seed = 2531465778
maxLevel = 4
n300 is replaced by n62 with inverter with estimated error 0.03679
error = 0.03679
area = 329
delay = 17
#gates = 131
output circuit appNtk/c1908_79_0.03679_329_17.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 262013386 us
--------------- round 80 ---------------
seed = 2531465778
maxLevel = 4
exceed error bound
