{
  "constraint_modes": {
    "func": {
      "sdc_files": [
        "inputs/final_F360_T360.sdc"
      ]
    },
    "test": {
      "sdc_files": [
        "inputs/tempus_F360_T360.sdc"
      ]
    }
  },
  "init_netlist_files": [
    "inputs/sdc300_chip_g2i.v"
  ],
  "init_physical_files": {
    "lef_files": [
      "/data/sigmasense/sdc300/users/gunalanb/floorplan_product/200microns_newefuse/sc7mc_tech.lef",
      "/data/sigmasense/sdc300/PD/yogesh/PNR/SDC300_collaterals/LEF/SDC300_sealring.lef",
      "/data/sigmasense/sdc300/users/gunalanb/inputs/RAR_eSR_qLR_ref_162_363_055_25_Iq150_I200_04g.lef",
      "inputs/LVLU_X8M_A7TSULP_C50_edited.lef",
      "/data/sigmasense/sdc300/users/gunalanb/inputs/sc7mc_cln40ulp_pmk_svtulp_ehvtulp_c50_NOLVLU8.lef",
      "/data/sigmasense/sdc300/PD/gunalanb/lef/efuse_macro/TSMCHOME/efuse/Back_End/lef/tef40ulp128x8hd_ph_140b/lef/tef40ulp128x8hd_ph_140b_4lm.lef",
      "/data/sigmasense/sdc300/users/gunalanb/floorplan_product/200microns_newefuse/chantop_wrap.lef",
      "/data/sigmasense/athenadm/TS69/LB009/LEF/arm/tsmc/cln40up/sc7mc_base_ehvtulp_c50/r0p1/lef/sc7mc_cln40ulp_base_ehvtulp_c50.lef",
      "/data/sigmasense/athenadm/TS69/LB012/LEF/arm/tsmc/cln40up/sc7mc_base_svtulp_c50/r0p1/lef/sc7mc_cln40ulp_base_svtulp_c50.lef",
      "/data/sigmasense/athenadm/TS69/LB013/LEF/arm/tsmc/cln40up/sc7mc_base_lvtulp_c50/r0p0/lef/sc7mc_cln40ulp_base_lvtulp_c50.lef",
      "/data/sigmasense/athenadm/TS69/LP005/LEF/arm/tsmc/cln40up/sc7mc_pmk_ehvtulp_c50/r0p1/lef/sc7mc_cln40ulp_pmk_ehvtulp_c50.lef",
      "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_256x13/lef/rf_arm_40ulp_256x14.lef",
      "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_32x48/lef/rf_arm_40ulp_32x48.lef",
      "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_128x33/lef/rf_arm_40ulp_128x34.lef",
      "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_80x12/lef/rf_arm_40ulp_80x12.lef",
      "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_128x48/lef/rf_arm_40ulp_128x48.lef",
      "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_128x93/lef/rf_arm_40ulp_128x94.lef",
      "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_256x32/lef/rf_arm_40ulp_256x32.lef",
      "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_128x10/lef/rf_arm_40ulp_128x10.lef",
      "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_128x32/lef/rf_arm_40ulp_128x32.lef",
      "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/sram_1024x32/lef/sram_arm_40ulp_1024x32.lef",
      "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/sram_8192x64_be/lef/sram_arm_40ulp_8192x64_be.lef",
      "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/sram_4096x10/lef/sram_arm_40ulp_4096x10.lef",
      "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/sram_2048x32/lef/sram_arm_40ulp_2048x32.lef",
      "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/sram_4096x33/lef/sram_arm_40ulp_4096x33.lef",
      "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rom_8192x64_00/lef/rom_arm_40ulp_8192x64_00.lef",
      "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/sram_1056x32/lef/sram_arm_40ulp_1056x32.lef",
      "/data/sigmasense/sdc300/users/subash/libs/small_mem/rom_16384x64_00/lef/rom_arm_40ulp_16384x64_00.lef",
      "/data/sigmasense/sdc300/users/subash/libs/small_mem/lef/sram_arm_40ulp_4096x32_be.lef",
      "/data/sigmasense/athenadm/TS69/IG000/LEF/arm/tsmc/cln40up/io_gppr_t25_mv11_mv33_fs33_svt_dr/r7p0/lef/io_gppr_40ulp_t25_mv11_mv33_fs33_svt_dr_1p8m_5x1z1u.lef"
    ]
  },
  "init_power_nets": [
    "VDD"
  ],
  "init_ground_nets": [
    "VSS"
  ],
  "init_def_files": [
    "inputs/floorplan1v8dolphin_60microns.def",
    "inputs/scandef_sdc300_chip_scan_04_07_23.gz"
  ],
  "init_floorplan_file": "",
  "timing_analysis_aocv": true,
  "timing_analysis_socv": false,
  "init_gds_files": [
    "/data/sigmasense/sdc300/SVN_Data/PD_0.5_Ver1.0/Analog/sdc300_topB.gds",
    "/data/sigmasense/sdc300/PD/project1/yg/sc7mc_cln40ulp_base_ehvtulp_c50.gds2",
    "/data/sigmasense/sdc300/PD/project1/yg/sc7mc_cln40ulp_base_svtulp_c50.gds2",
    "/data/sigmasense/sdc300/PD/project1/yg/sc7mc_cln40ulp_base_lvtulp_c50.gds2",
    "/data/sigmasense/sdc300/PD/project1/yg/io_gppr_40ulp_t25_mv11_mv33_fs33_svt_dr_1p8m_5x1z1u.gds2",
    "/data/sigmasense/sdc300/PD/yogesh/PNR/SDC300_collaterals/GDS/SDC300_sealring.gds",
    "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_256x13/gds2/rf_arm_40ulp_256x14.gds2",
    "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_32x48/gds2/rf_arm_40ulp_32x48.gds2",
    "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_128x33/gds2/rf_arm_40ulp_128x34.gds2",
    "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_80x12/gds2/rf_arm_40ulp_80x12.gds2",
    "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_128x48/gds2/rf_arm_40ulp_128x48.gds2",
    "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_128x93/gds2/rf_arm_40ulp_128x94.gds2",
    "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_256x32/gds2/rf_arm_40ulp_256x32.gds2",
    "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_128x10/gds2/rf_arm_40ulp_128x10.gds2",
    "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rf_128x32/gds2/rf_arm_40ulp_128x32.gds2",
    "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/sram_1024x32/gds2/sram_arm_40ulp_1024x32.gds2",
    "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/sram_8192x64_be/gds2/sram_arm_40ulp_8192x64_be.gds2",
    "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/sram_4096x10/gds2/sram_arm_40ulp_4096x10.gds2",
    "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/sram_2048x32/gds2/sram_arm_40ulp_2048x32.gds2",
    "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/sram_4096x33/gds2/sram_arm_40ulp_4096x33.gds2",
    "/data/sigmasense/sdc300/IP_library/memories/arm_crn40ulp/2023_01_23/rom_8192x64_00/gds2/rom_arm_40ulp_8192x64_00.gds2",
    "/data/sigmasense/sdc300/Releases/sdc300-project/sdc300-project/design/regulator_dolphin/RAR_eSR_qLR_ref_162_363_055_25_Iq150_I100_04_20221117/gds_socket/RAR_eSR_qLR_ref_162_363_055_25_Iq150_I100_04.gds.gz",
    "/data/sigmasense/sdc300/PD/gunalanb/lef/efuse_macro/TSMCHOME/efuse/Back_End/gds/tef40ulp128x8hd_ph_140b/io25/tef40ulp128x8hd_ph_140b.gds",
    "/data/sigmasense/sdc300/users/ranjit/chantop_wrap/release5/chantop_wrap.gds"
  ],
  "dont_use_cells": [
    "*0P*",
    "*X1M*",
    "*X1B*",
    "*DLY8*",
    "*DLY6*",
    "*DLY10*"
  ],
  "add_tieoffs_cells": [
    "TIEHI_X1M_A7TSULP_C50",
    "TIELO_X1M_A7TSULP_C50"
  ],
  "add_fillers_cells": null,
  "cts_buffer_cells": [
    "BUF_X11B_A7TLULP_C50",
    "BUF_X11M_A7TLULP_C50",
    "BUF_X13B_A7TLULP_C50",
    "BUF_X13M_A7TLULP_C50",
    "BUF_X16B_A7TLULP_C50",
    "BUF_X16M_A7TLULP_C50",
    "BUF_X1B_A7TLULP_C50",
    "BUF_X1M_A7TLULP_C50",
    "BUF_X1P2B_A7TLULP_C50",
    "BUF_X1P2M_A7TLULP_C50",
    "BUF_X1P4B_A7TLULP_C50",
    "BUF_X1P4M_A7TLULP_C50",
    "BUF_X1P7B_A7TLULP_C50",
    "BUF_X1P7M_A7TLULP_C50",
    "BUF_X2B_A7TLULP_C50",
    "BUF_X2M_A7TLULP_C50",
    "BUF_X2P5B_A7TLULP_C50",
    "BUF_X2P5M_A7TLULP_C50",
    "BUF_X3B_A7TLULP_C50",
    "BUF_X3M_A7TLULP_C50",
    "BUF_X3P5B_A7TLULP_C50",
    "BUF_X3P5M_A7TLULP_C50",
    "BUF_X4B_A7TLULP_C50",
    "BUF_X4M_A7TLULP_C50",
    "BUF_X5B_A7TLULP_C50",
    "BUF_X5M_A7TLULP_C50",
    "BUF_X6B_A7TLULP_C50",
    "BUF_X6M_A7TLULP_C50",
    "BUF_X7P5B_A7TLULP_C50",
    "BUF_X7P5M_A7TLULP_C50",
    "BUF_X9B_A7TLULP_C50",
    "BUF_X9M_A7TLULP_C50"
  ],
  "cts_inverter_cells": [
    "INV_X11B_A7TLULP_C50",
    "INV_X11M_A7TLULP_C50",
    "INV_X13B_A7TLULP_C50",
    "INV_X13M_A7TLULP_C50",
    "INV_X16B_A7TLULP_C50",
    "INV_X16M_A7TLULP_C50",
    "INV_X1B_A7TLULP_C50",
    "INV_X1M_A7TLULP_C50",
    "INV_X1P2B_A7TLULP_C50",
    "INV_X1P2M_A7TLULP_C50",
    "INV_X1P4B_A7TLULP_C50",
    "INV_X1P4M_A7TLULP_C50",
    "INV_X1P7B_A7TLULP_C50",
    "INV_X1P7M_A7TLULP_C50",
    "INV_X2B_A7TLULP_C50",
    "INV_X2M_A7TLULP_C50",
    "INV_X2P5B_A7TLULP_C50",
    "INV_X2P5M_A7TLULP_C50",
    "INV_X3B_A7TLULP_C50",
    "INV_X3M_A7TLULP_C50",
    "INV_X3P5B_A7TLULP_C50",
    "INV_X3P5M_A7TLULP_C50",
    "INV_X4B_A7TLULP_C50",
    "INV_X4M_A7TLULP_C50",
    "INV_X5B_A7TLULP_C50",
    "INV_X5M_A7TLULP_C50",
    "INV_X6B_A7TLULP_C50",
    "INV_X6M_A7TLULP_C50",
    "INV_X7P5B_A7TLULP_C50",
    "INV_X7P5M_A7TLULP_C50",
    "INV_X9B_A7TLULP_C50",
    "INV_X9M_A7TLULP_C50"
  ],
  "cts_clock_gating_cells": [
    "PREICG_X11B_A7TLULP_C50",
    "PREICG_X13B_A7TLULP_C50",
    "PREICG_X16B_A7TLULP_C50",
    "PREICG_X1B_A7TLULP_C50",
    "PREICG_X1P2B_A7TLULP_C50",
    "PREICG_X1P4B_A7TLULP_C50",
    "PREICG_X1P7B_A7TLULP_C50",
    "PREICG_X2B_A7TLULP_C50",
    "PREICG_X2P5B_A7TLULP_C50",
    "PREICG_X3B_A7TLULP_C50",
    "PREICG_X3P5B_A7TLULP_C50",
    "PREICG_X4B_A7TLULP_C50",
    "PREICG_X5B_A7TLULP_C50",
    "PREICG_X6B_A7TLULP_C50",
    "PREICG_X7P5B_A7TLULP_C50",
    "PREICG_X9B_A7TLULP_C50"
  ],
  "cts_logic_cells": null
}