# Execution Log
Clock Cycle 1:
add: IF
Clock Cycle 2:
add: ID
add: IF
Clock Cycle 3:
add: EX RegDst=1 ALUSrc=0 Branch=X MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
add: ID
add: IF
Clock Cycle 4:
add: MEM Branch=X MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
add: EX RegDst=1 ALUSrc=0 Branch=X MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
add: ID
sw: IF
Clock Cycle 5:
add: WB RegWrite=1 MemToReg=0
add: MEM Branch=X MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
add: EX RegDst=1 ALUSrc=0 Branch=X MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
sw: ID
Clock Cycle 6:
add: WB RegWrite=1 MemToReg=0
add: MEM Branch=X MemRead=0 MemWrite=0 RegWrite=1 MemToReg=0
sw: EX RegDst=X ALUSrc=1 Branch=X MemRead=0 MemWrite=1 RegWrite=0 MemToReg=X
Clock Cycle 7:
add: WB RegWrite=1 MemToReg=0
sw: MEM Branch=X MemRead=0 MemWrite=1 RegWrite=0 MemToReg=X
Clock Cycle 8:
sw: WB RegWrite=0 MemToReg=X

## Final Results:
Total Cycles: 8

Final Register Values:
0 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Final Memory Values:
1 1 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
