strict digraph "" {
	node [label="\N"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f65375ef550>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f65375ef590>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f65375ef4d0>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "18:BL"	[cond="['a', 'b']",
		label="!((a && b))",
		lineno=17];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f65375ef810>",
		fillcolor=firebrick,
		label="17:NS
next_state <= SAB;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f65375ef810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "17:NS"	[cond="['a', 'b']",
		label="(a && b)",
		lineno=17];
	"Leaf_16:AL"	[def_var="['next_state']",
		label="Leaf_16:AL"];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f65375ef190>",
		fillcolor=firebrick,
		label="19:NS
next_state <= ~a + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f65375ef190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"19:IF" -> "19:NS"	[cond="['cur_state', 'IDLE']",
		label="(cur_state == IDLE)",
		lineno=19];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f65375ef5d0>",
		fillcolor=firebrick,
		label="20:NS
next_state <= cur_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f65375ef5d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"19:IF" -> "20:NS"	[cond="['cur_state', 'IDLE']",
		label="!((cur_state == IDLE))",
		lineno=19];
	"19:NS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"17:NS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"16:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f65375efa10>",
		clk_sens=False,
		fillcolor=gold,
		label="16:AL",
		sens="['cur_state', 'a', 'b']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['a', 'cur_state', 'IDLE', 'b']"];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f65375efc10>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"16:AL" -> "16:BL"	[cond="[]",
		lineno=None];
	"20:NS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
