module register_file (input logic clk, rst,
input logic [4:0] A1, A2, A3, //A1,A2,A3 are the address
input logic [31:0] WD3, //data from data memory
input logic WE3, //WE3 = 1, write register file
output logic [31:0] RD1, //output port one for register file
output logic [31:0] RD2, //output port two for register file
output logic [31:0] prode //prode to check the result in the register file
);
assign prode = rf_regs[1];
// .......
endmodule