C:/Users/spenc/Documents/GitHub/Justin-Beamformer/ZNC/carry.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/ZNC/carry.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module carry

Top level modules:
	carry

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Yellow/instruction/INSTY.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Yellow/instruction/INSTY.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module INSTY

Top level modules:
	INSTY

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Yellow/instruction/CMP.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Yellow/instruction/CMP.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CMP

Top level modules:
	CMP

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Green/BR.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Green/BR.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module BR

Top level modules:
	BR

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/XOR.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/XOR.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module XOR

Top level modules:
	XOR

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Red/red.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Red/red.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module red

Top level modules:
	red

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/SUB.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/SUB.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SUB

Top level modules:
	SUB

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/DECO.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/DECO.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DECO

Top level modules:
	DECO

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/AND.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/AND.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module AND

Top level modules:
	AND

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/blue.v {0 {vlog -work work -stats=none {C:\Users\spenc\Documents\GitHub\Justin-Beamformer\Blue\blue.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module blue
** Error: C:\Users\spenc\Documents\GitHub\Justin-Beamformer\Blue\blue.v(13): In, out, or inout does not appear in port list: ZNC_in.

} {4.0 5.0} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Red/ROM.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Red/ROM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ROM

Top level modules:
	ROM

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/instruction.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/instruction.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module instruction

Top level modules:
	instruction

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Red/PC_reg.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Red/PC_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC_reg

Top level modules:
	PC_reg

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Green/DECOG.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Green/DECOG.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DECOG

Top level modules:
	DECOG

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/EXCH.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/EXCH.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module EXCH

Top level modules:
	EXCH

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/ADD.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/ADD.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ADD

Top level modules:
	ADD

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/OR.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/OR.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module OR

Top level modules:
	OR

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/ZNC/negative.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/ZNC/negative.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module negative

Top level modules:
	negative

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Yellow/instruction/EXT.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Yellow/instruction/EXT.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module EXT

Top level modules:
	EXT

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Yellow/instruction/CLR.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Yellow/instruction/CLR.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CLR

Top level modules:
	CLR

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Red/PC.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Red/PC.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC

Top level modules:
	PC

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Main/reg3.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Main/reg3.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reg3

Top level modules:
	reg3

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/MOV.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/MOV.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MOV

Top level modules:
	MOV

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Main/becode.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Main/becode.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module becode

Top level modules:
	becode

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Yellow/yellow.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Yellow/yellow.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module yellow

Top level modules:
	yellow

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Green/ST.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Green/ST.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ST

Top level modules:
	ST

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Yellow/instruction/SET.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Yellow/instruction/SET.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SET

Top level modules:
	SET

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Yellow/instruction/DECOY.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Yellow/instruction/DECOY.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DECOY

Top level modules:
	DECOY

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Yellow/yellow1.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Yellow/yellow1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module yellow

Top level modules:
	yellow

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Green/RAM.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Green/RAM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RAM

Top level modules:
	RAM

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Green/LD.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Green/LD.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module LD

Top level modules:
	LD

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/SHR.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/SHR.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SHR

Top level modules:
	SHR

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Main/reg16.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Main/reg16.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reg16

Top level modules:
	reg16

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Green/green.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Green/green.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module green

Top level modules:
	green

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/INST.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Blue/Instructions/INST.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module INST

Top level modules:
	INST

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/ZNC/zero.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/ZNC/zero.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module zero

Top level modules:
	zero

} {} {}} C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Green/INC.v {1 {vlog -work work -stats=none C:/Users/spenc/Documents/GitHub/Justin-Beamformer/Green/INC.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module INC

Top level modules:
	INC

} {} {}}
