m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/anmol/udemy_verilog/017_half_adder _behavorial/sim
vfull_adder_dataflow
Z0 !s110 1729496539
!i10b 1
!s100 Z`fC=QZUTd:4EmTAFi7>>1
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IKTd2bTM0PIZ:NP>;5kU5P0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 d/home/anmol/udemy_verilog/022_ripple_adder_dataflow/sim
w1729496490
8/home/anmol/udemy_verilog/022_ripple_adder_dataflow/full_adder_dataflow.v
F/home/anmol/udemy_verilog/022_ripple_adder_dataflow/full_adder_dataflow.v
!i122 12
L0 1 22
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1729496539.000000
!s107 /home/anmol/udemy_verilog/022_ripple_adder_dataflow/full_adder_dataflow.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/anmol/udemy_verilog/022_ripple_adder_dataflow/full_adder_dataflow.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vfull_adder_structural
Z8 !s110 1729495652
!i10b 1
!s100 bPCY;A^Jk]=`:In3=8[643
R1
I5;@gd7UE0VlOKGdN]lBKF3
R2
Z9 d/home/anmol/udemy_verilog/021_ripple_adder_structural/sim
w1729493544
8/home/anmol/udemy_verilog/021_ripple_adder_structural/full_adder_structural.v
F/home/anmol/udemy_verilog/021_ripple_adder_structural/full_adder_structural.v
!i122 3
L0 1 32
R4
r1
!s85 0
31
Z10 !s108 1729495652.000000
!s107 /home/anmol/udemy_verilog/021_ripple_adder_structural/full_adder_structural.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/anmol/udemy_verilog/021_ripple_adder_structural/full_adder_structural.v|
!i113 1
R6
R7
vhalf_adder_structural
R8
!i10b 1
!s100 05^HZb8z@cQPBfl]C;e]h0
R1
IjnYTI>`cnMobkXf5DScoV1
R2
R9
w1729493522
8/home/anmol/udemy_verilog/021_ripple_adder_structural/half_adder_structural.v
F/home/anmol/udemy_verilog/021_ripple_adder_structural/half_adder_structural.v
!i122 4
L0 1 12
R4
r1
!s85 0
31
R10
!s107 /home/anmol/udemy_verilog/021_ripple_adder_structural/half_adder_structural.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/anmol/udemy_verilog/021_ripple_adder_structural/half_adder_structural.v|
!i113 1
R6
R7
vripple_adder_4_bit_dataflow
R0
!i10b 1
!s100 I;Ud2GIA2?XZLSkaDmHb81
R1
IengfmjVn:=]l?7B?b1@gA2
R2
R3
w1729496247
8/home/anmol/udemy_verilog/022_ripple_adder_dataflow/ripple_adder_4_bit_dataflow.v
F/home/anmol/udemy_verilog/022_ripple_adder_dataflow/ripple_adder_4_bit_dataflow.v
!i122 13
Z11 L0 1 46
R4
r1
!s85 0
31
R5
!s107 /home/anmol/udemy_verilog/022_ripple_adder_dataflow/ripple_adder_4_bit_dataflow.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/anmol/udemy_verilog/022_ripple_adder_dataflow/ripple_adder_4_bit_dataflow.v|
!i113 1
R6
R7
vripple_adder_4_bit_structural
R8
!i10b 1
!s100 zQIzZP6HI2[fTzTQGg4Q_2
R1
I6EP0@Qn<6FPiK1?iIT@9b0
R2
R9
w1729495646
8/home/anmol/udemy_verilog/021_ripple_adder_structural/ripple_adder_4_bit_structural.v
F/home/anmol/udemy_verilog/021_ripple_adder_structural/ripple_adder_4_bit_structural.v
!i122 5
R11
R4
r1
!s85 0
31
R10
!s107 /home/anmol/udemy_verilog/021_ripple_adder_structural/ripple_adder_4_bit_structural.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/anmol/udemy_verilog/021_ripple_adder_structural/ripple_adder_4_bit_structural.v|
!i113 1
R6
R7
vtestbench
R0
!i10b 1
!s100 jV9GE5QzlbccUUIS?RKT92
R1
IeGlW<h`FV7HFnTKLo?3Z:2
R2
R3
w1729496296
8/home/anmol/udemy_verilog/022_ripple_adder_dataflow/testbench_4bit_adder.v
F/home/anmol/udemy_verilog/022_ripple_adder_dataflow/testbench_4bit_adder.v
!i122 14
L0 1 43
R4
r1
!s85 0
31
R5
!s107 /home/anmol/udemy_verilog/022_ripple_adder_dataflow/testbench_4bit_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/anmol/udemy_verilog/022_ripple_adder_dataflow/testbench_4bit_adder.v|
!i113 1
R6
R7
