INFO-FLOW: Workspace /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1 opened at Mon Feb 06 23:54:31 EST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu19eg-ffvc1760-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu19eg:-ffvc1760:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu19eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.31 sec.
Execute   set_part xczu19eg-ffvc1760-2-i -tool vivado 
Execute     add_library xilinx/zynquplus/zynquplus:xczu19eg:-ffvc1760:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xczu19eg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 5 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling src/top.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted src/top.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "src/top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pp.0.cpp" 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E src/top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pp.0.cpp
Command       clang done; 2.03 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.21 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pp.0.cpp"  -o "/home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pp.0.cpp -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/useless.bc
Command       clang done; 2.72 sec.
INFO-FLOW: Done: GCC PP time: 6 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=/home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.04 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=/home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.13 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.diag.yml /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.out.log 2> /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.err.log 
Command       ap_eval done; 1.01 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/modules.hpp:244:2
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:469:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:560:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:696:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:773:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1159:24
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:1583:24
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/modules.hpp:2146:76
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/modules.hpp:2846:27
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: src/top.cpp:13:23
Execute       send_msg_by_id WARNING @200-471@%s%s 10 src/top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file src/top.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.out.log 2> /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.err.log 
Command         ap_eval done; 1.82 sec.
Execute         ap_eval exec -ignorestderr /mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.out.log 2> /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.err.log 
Command         ap_eval done; 1.43 sec.
Command       tidy_31 done; 3.29 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.bc" 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.bc
Command       clang done; 2.87 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/top.g.bc -hls-opt -except-internalize kernel_4 -L/mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.16 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 433.832 ; gain = 0.125 ; free physical = 1537 ; free virtual = 105013
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 433.832 ; gain = 0.125 ; free physical = 1537 ; free virtual = 105013
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.pp.bc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.12 sec.
Execute         llvm-ld /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/mnt/shares/tools/Xilinx/Vivado/2018.3/lnx64/lib -lfloatconversion -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.16 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_4 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.g.0.bc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2.1' (src/modules.hpp:1709) in function 'void softmax_read_data<config_t_softmax_4>(hls::stream<dataword>&, hls::stream<ap_uint<96> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1783) in function 'void softmax_subtract_max<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (src/modules.hpp:1836) in function 'void softmax_process_1<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:1896) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (src/modules.hpp:1920) in function 'void softmax_QuantAct_1_channel<config_t_softmax_4>(ap_int<FORWARD_REFERENCE::DATA_WIDTH>, ap_int<FORWARD_REFERENCE::QUANT_DATA_WIDTH>, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<((FORWARD_REFERENCE::DATA_WIDTH) * (2)) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:2030) in function 'void softmax_divide_precise<config_t_softmax_4>(hls::stream<ap_uint<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::QUANT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&, hls::stream<ap_int<32> >&, hls::stream<ap_uint<32> >&, hls::stream<ap_int<(FORWARD_REFERENCE::OUT_DATA_WIDTH) * (FORWARD_REFERENCE::UNROLL_FACTOR)> >&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'AttentionMatmul<config_t_attention_matmul_4>' into 'kernel_4' (src/top.cpp:14).
INFO: [XFORM 203-603] Inlining function 'Softmax<config_t_softmax_4>' into 'kernel_4' (src/top.cpp:21).
Command         transform done; 0.67 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 562.586 ; gain = 128.879 ; free physical = 1475 ; free virtual = 104955
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.g.1.bc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.7 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] src/modules.hpp:2111: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 562.586 ; gain = 128.879 ; free physical = 1455 ; free virtual = 104936
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.g.1.bc to /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.o.1.bc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:2095) in function 'softmax_write_out<config_t_softmax_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1676) in function 'softmax_read_data<config_t_softmax_4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.2' (src/modules.hpp:1706) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:1128) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (src/modules.hpp:1083) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (src/modules.hpp:928) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (src/modules.hpp:950) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (src/modules.hpp:876) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (src/modules.hpp:999) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:2099) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:2109) in function 'softmax_write_out<config_t_softmax_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1691) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1706) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1721) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1730) in function 'softmax_read_data<config_t_softmax_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:1177) in function 'kernel_4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1134) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (src/modules.hpp:1089) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1091) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (src/modules.hpp:1098) in function 'AttentionMatmulWrite<config_t_attention_matmul_4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:912) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (src/modules.hpp:938) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (src/modules.hpp:955) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (src/modules.hpp:957) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (src/modules.hpp:866) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (src/modules.hpp:882) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (src/modules.hpp:884) in function 'AttentionMatmulReadA<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (src/modules.hpp:1005) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (src/modules.hpp:1011) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (src/modules.hpp:1025) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (src/modules.hpp:1030) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (src/modules.hpp:1039) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.data.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.id.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.dest.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.user.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_arb.V.last.V' (src/modules.hpp:1158) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_r.V.V' (src/modules.hpp:1162) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_n_c.V.V' (src/modules.hpp:1163) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_a.V.V' (src/modules.hpp:1166) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_compute_b.V.V' (src/modules.hpp:1167) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_compute.V.V' (src/modules.hpp:1168) .
WARNING: [XFORM 203-104] Completely partitioning array 'temp.V' (src/modules.hpp:2088) accessed through non-constant indices on dimension 1 (src/modules.hpp:2105:68), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'temp.V' (src/modules.hpp:2088) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:1663) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_1.V' (src/modules.hpp:1660) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_2.V' (src/modules.hpp:1661) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_3.V' (src/modules.hpp:1662) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_data.V' (src/modules.hpp:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_a.V' (src/modules.hpp:978) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read2_b.V' (src/modules.hpp:979) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'read1.V' (src/modules.hpp:980) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c_read.V' (src/modules.hpp:981) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c1.V' (src/modules.hpp:982) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c2.V' (src/modules.hpp:983) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.V' (src/modules.hpp:1817) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'q.V' (src/modules.hpp:1818) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.V' (src/modules.hpp:1819) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp.V' (src/modules.hpp:1820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (src/modules.hpp:1883) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.data.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.id.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.dest.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.user.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_arb.V.last.V' (src/modules.hpp:1158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_r.V.V' (src/modules.hpp:1162) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_n_c.V.V' (src/modules.hpp:1163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:1168) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_a.V.V' (src/modules.hpp:1166) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'out_compute.V.V' (src/modules.hpp:1168) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (src/modules.hpp:920) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'in_compute_b.V.V' (src/modules.hpp:1167) in dimension 3 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_4', detected/extracted 16 process function(s): 
	 'AttentionMatmulArbiter<config_t_attention_matmul_4>'
	 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>173'
	 'AttentionMatmulReadA<config_t_attention_matmul_4>'
	 'AttentionMatmulReadB<config_t_attention_matmul_4>'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>174'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>175'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'
	 'AttentionMatmulComputePE<config_t_attention_matmul_4>177'
	 'AttentionMatmulWrite<config_t_attention_matmul_4>'
	 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'
	 'softmax_read_data<config_t_softmax_4>'
	 'softmax_subtract_max<config_t_softmax_4>'
	 'softmax_process_1<config_t_softmax_4>178'
	 'softmax_QuantAct_1_channel<config_t_softmax_4>179'
	 'softmax_divide_precise<config_t_softmax_4>'
	 'softmax_write_out<config_t_softmax_4>'.
Command         transform done; 302.4 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:2092:25) in function 'softmax_write_out<config_t_softmax_4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1676:75) to (src/modules.hpp:1746:4) in function 'softmax_read_data<config_t_softmax_4>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1889:30) to (src/modules.hpp:1918:4) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>179'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/modules.hpp:836:14) in function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>173'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>177'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>175'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/modules.hpp:1013:26) to (src/modules.hpp:999:57) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>174'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>177' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>175' (src/modules.hpp:993:5)...120 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>174' (src/modules.hpp:993:5)...120 expression(s) balanced.
Command         transform done; 128.84 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:33 ; elapsed = 00:07:34 . Memory (MB): peak = 841.707 ; gain = 408.000 ; free physical = 2077 ; free virtual = 97211
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.o.2.bc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:2092:27) in function 'softmax_write_out<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1772:20) in function 'softmax_subtract_max<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1673:20) in function 'softmax_read_data<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1826:14) in function 'softmax_process_1<config_t_softmax_4>178'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:2018:20) in function 'softmax_divide_precise<config_t_softmax_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1887:14) in function 'softmax_QuantAct_1_channel<config_t_softmax_4>179'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:1126:16) in function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (src/modules.hpp:948:26) in function 'AttentionMatmulReadB<config_t_attention_matmul_4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>177'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>175'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (src/modules.hpp:997:16) in function 'AttentionMatmulComputePE<config_t_attention_matmul_4>174'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (src/modules.hpp:796:17) in function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'softmax_write_out<config_t_softmax_4>' to 'softmax_write_out' (src/modules.hpp:2056:72)
WARNING: [XFORM 203-631] Renaming function 'softmax_subtract_max<config_t_softmax_4>' to 'softmax_subtract_max' (src/modules.hpp:1766:50)
WARNING: [XFORM 203-631] Renaming function 'softmax_read_data<config_t_softmax_4>' to 'softmax_read_data' (src/modules.hpp:19:64)
WARNING: [XFORM 203-631] Renaming function 'softmax_process_1<config_t_softmax_4>178' to 'softmax_process_1178' (src/modules.hpp:1812:24)
WARNING: [XFORM 203-631] Renaming function 'softmax_divide_precise<config_t_softmax_4>' to 'softmax_divide_preci' (src/modules.hpp:2013:49)
WARNING: [XFORM 203-631] Renaming function 'softmax_QuantAct_1_channel<config_t_softmax_4>179' to 'softmax_QuantAct_1_c' (src/modules.hpp:1878:24)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulWrite<config_t_attention_matmul_4>' to 'AttentionMatmulWrite' (src/modules.hpp:1063:76)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulSoftmaxQuantizer<config_t_attention_matmul_4>' to 'AttentionMatmulSoftm' (src/modules.hpp:19:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadB<config_t_attention_matmul_4>' to 'AttentionMatmulReadB' (src/modules.hpp:19:9)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulReadA<config_t_attention_matmul_4>' to 'AttentionMatmulReadA' (src/modules.hpp:19:6)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulQuantizerB<config_t_attention_matmul_4>173' to 'AttentionMatmulQuant' (src/modules.hpp:19:24)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>177' to 'AttentionMatmulCompu' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>176' to 'AttentionMatmulCompu.1' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>175' to 'AttentionMatmulCompu.2' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulComputePE<config_t_attention_matmul_4>174' to 'AttentionMatmulCompu.3' (src/modules.hpp:993:5)
WARNING: [XFORM 203-631] Renaming function 'AttentionMatmulArbiter<config_t_attention_matmul_4>' to 'AttentionMatmulArbit' (src/modules.hpp:19:22)
Command         transform done; 166.49 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:19 ; elapsed = 00:10:21 . Memory (MB): peak = 1097.707 ; gain = 664.000 ; free physical = 977 ; free virtual = 94530
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 600.5 sec.
Command     elaborate done; 619.48 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_4' ...
Execute       ap_set_top_model kernel_4 
WARNING: [SYN 201-103] Legalizing function name 'AttentionMatmulCompu.3' to 'AttentionMatmulCompu_3'.
WARNING: [SYN 201-103] Legalizing function name 'AttentionMatmulCompu.2' to 'AttentionMatmulCompu_2'.
WARNING: [SYN 201-103] Legalizing function name 'AttentionMatmulCompu.1' to 'AttentionMatmulCompu_1'.
Execute       get_model_list kernel_4 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model kernel_4 
Execute       preproc_iomode -model softmax_write_out 
Execute       preproc_iomode -model softmax_divide_preci 
Execute       preproc_iomode -model softmax_QuantAct_1_c 
Execute       preproc_iomode -model softmax_process_1178 
Execute       preproc_iomode -model softmax_subtract_max 
Execute       preproc_iomode -model softmax_read_data 
Execute       preproc_iomode -model AttentionMatmulSoftm 
Execute       preproc_iomode -model AttentionMatmulWrite 
Execute       preproc_iomode -model AttentionMatmulCompu 
Execute       preproc_iomode -model AttentionMatmulCompu.1 
Execute       preproc_iomode -model AttentionMatmulCompu.2 
Execute       preproc_iomode -model AttentionMatmulCompu.3 
Execute       preproc_iomode -model AttentionMatmulReadB 
Execute       preproc_iomode -model AttentionMatmulReadA 
Execute       preproc_iomode -model AttentionMatmulQuant 
Execute       preproc_iomode -model AttentionMatmulArbit 
Execute       get_model_list kernel_4 -filter all-wo-channel 
INFO-FLOW: Model list for configure: AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4
INFO-FLOW: Configuring Module : AttentionMatmulArbit ...
Execute       set_default_model AttentionMatmulArbit 
Execute       apply_spec_resource_limit AttentionMatmulArbit 
INFO-FLOW: Configuring Module : AttentionMatmulQuant ...
Execute       set_default_model AttentionMatmulQuant 
Execute       apply_spec_resource_limit AttentionMatmulQuant 
INFO-FLOW: Configuring Module : AttentionMatmulReadA ...
Execute       set_default_model AttentionMatmulReadA 
Execute       apply_spec_resource_limit AttentionMatmulReadA 
INFO-FLOW: Configuring Module : AttentionMatmulReadB ...
Execute       set_default_model AttentionMatmulReadB 
Execute       apply_spec_resource_limit AttentionMatmulReadB 
INFO-FLOW: Configuring Module : AttentionMatmulCompu.3 ...
Execute       set_default_model AttentionMatmulCompu.3 
Execute       apply_spec_resource_limit AttentionMatmulCompu.3 
INFO-FLOW: Configuring Module : AttentionMatmulCompu.2 ...
Execute       set_default_model AttentionMatmulCompu.2 
Execute       apply_spec_resource_limit AttentionMatmulCompu.2 
INFO-FLOW: Configuring Module : AttentionMatmulCompu.1 ...
Execute       set_default_model AttentionMatmulCompu.1 
Execute       apply_spec_resource_limit AttentionMatmulCompu.1 
INFO-FLOW: Configuring Module : AttentionMatmulCompu ...
Execute       set_default_model AttentionMatmulCompu 
Execute       apply_spec_resource_limit AttentionMatmulCompu 
INFO-FLOW: Configuring Module : AttentionMatmulWrite ...
Execute       set_default_model AttentionMatmulWrite 
Execute       apply_spec_resource_limit AttentionMatmulWrite 
INFO-FLOW: Configuring Module : AttentionMatmulSoftm ...
Execute       set_default_model AttentionMatmulSoftm 
Execute       apply_spec_resource_limit AttentionMatmulSoftm 
INFO-FLOW: Configuring Module : softmax_read_data ...
Execute       set_default_model softmax_read_data 
Execute       apply_spec_resource_limit softmax_read_data 
INFO-FLOW: Configuring Module : softmax_subtract_max ...
Execute       set_default_model softmax_subtract_max 
Execute       apply_spec_resource_limit softmax_subtract_max 
INFO-FLOW: Configuring Module : softmax_process_1178 ...
Execute       set_default_model softmax_process_1178 
Execute       apply_spec_resource_limit softmax_process_1178 
INFO-FLOW: Configuring Module : softmax_QuantAct_1_c ...
Execute       set_default_model softmax_QuantAct_1_c 
Execute       apply_spec_resource_limit softmax_QuantAct_1_c 
INFO-FLOW: Configuring Module : softmax_divide_preci ...
Execute       set_default_model softmax_divide_preci 
Execute       apply_spec_resource_limit softmax_divide_preci 
INFO-FLOW: Configuring Module : softmax_write_out ...
Execute       set_default_model softmax_write_out 
Execute       apply_spec_resource_limit softmax_write_out 
INFO-FLOW: Configuring Module : kernel_4 ...
Execute       set_default_model kernel_4 
Execute       apply_spec_resource_limit kernel_4 
INFO-FLOW: Model list for preprocess: AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4
INFO-FLOW: Preprocessing Module: AttentionMatmulArbit ...
Execute       set_default_model AttentionMatmulArbit 
Execute       cdfg_preprocess -model AttentionMatmulArbit 
Execute       rtl_gen_preprocess AttentionMatmulArbit 
INFO-FLOW: Preprocessing Module: AttentionMatmulQuant ...
Execute       set_default_model AttentionMatmulQuant 
Execute       cdfg_preprocess -model AttentionMatmulQuant 
Execute       rtl_gen_preprocess AttentionMatmulQuant 
INFO-FLOW: Preprocessing Module: AttentionMatmulReadA ...
Execute       set_default_model AttentionMatmulReadA 
Execute       cdfg_preprocess -model AttentionMatmulReadA 
Command       cdfg_preprocess done; 0.2 sec.
Execute       rtl_gen_preprocess AttentionMatmulReadA 
INFO-FLOW: Preprocessing Module: AttentionMatmulReadB ...
Execute       set_default_model AttentionMatmulReadB 
Execute       cdfg_preprocess -model AttentionMatmulReadB 
Command       cdfg_preprocess done; 8.52 sec.
Execute       rtl_gen_preprocess AttentionMatmulReadB 
INFO-FLOW: Preprocessing Module: AttentionMatmulCompu.3 ...
Execute       set_default_model AttentionMatmulCompu.3 
Execute       cdfg_preprocess -model AttentionMatmulCompu.3 
Command       cdfg_preprocess done; 0.47 sec.
Execute       rtl_gen_preprocess AttentionMatmulCompu.3 
INFO-FLOW: Preprocessing Module: AttentionMatmulCompu.2 ...
Execute       set_default_model AttentionMatmulCompu.2 
Execute       cdfg_preprocess -model AttentionMatmulCompu.2 
Command       cdfg_preprocess done; 0.47 sec.
Execute       rtl_gen_preprocess AttentionMatmulCompu.2 
INFO-FLOW: Preprocessing Module: AttentionMatmulCompu.1 ...
Execute       set_default_model AttentionMatmulCompu.1 
Execute       cdfg_preprocess -model AttentionMatmulCompu.1 
Command       cdfg_preprocess done; 0.47 sec.
Execute       rtl_gen_preprocess AttentionMatmulCompu.1 
INFO-FLOW: Preprocessing Module: AttentionMatmulCompu ...
Execute       set_default_model AttentionMatmulCompu 
Execute       cdfg_preprocess -model AttentionMatmulCompu 
Command       cdfg_preprocess done; 0.47 sec.
Execute       rtl_gen_preprocess AttentionMatmulCompu 
INFO-FLOW: Preprocessing Module: AttentionMatmulWrite ...
Execute       set_default_model AttentionMatmulWrite 
Execute       cdfg_preprocess -model AttentionMatmulWrite 
Execute       rtl_gen_preprocess AttentionMatmulWrite 
INFO-FLOW: Preprocessing Module: AttentionMatmulSoftm ...
Execute       set_default_model AttentionMatmulSoftm 
Execute       cdfg_preprocess -model AttentionMatmulSoftm 
Execute       rtl_gen_preprocess AttentionMatmulSoftm 
INFO-FLOW: Preprocessing Module: softmax_read_data ...
Execute       set_default_model softmax_read_data 
Execute       cdfg_preprocess -model softmax_read_data 
Execute       rtl_gen_preprocess softmax_read_data 
INFO-FLOW: Preprocessing Module: softmax_subtract_max ...
Execute       set_default_model softmax_subtract_max 
Execute       cdfg_preprocess -model softmax_subtract_max 
Execute       rtl_gen_preprocess softmax_subtract_max 
INFO-FLOW: Preprocessing Module: softmax_process_1178 ...
Execute       set_default_model softmax_process_1178 
Execute       cdfg_preprocess -model softmax_process_1178 
Execute       rtl_gen_preprocess softmax_process_1178 
INFO-FLOW: Preprocessing Module: softmax_QuantAct_1_c ...
Execute       set_default_model softmax_QuantAct_1_c 
Execute       cdfg_preprocess -model softmax_QuantAct_1_c 
Execute       rtl_gen_preprocess softmax_QuantAct_1_c 
INFO-FLOW: Preprocessing Module: softmax_divide_preci ...
Execute       set_default_model softmax_divide_preci 
Execute       cdfg_preprocess -model softmax_divide_preci 
Execute       rtl_gen_preprocess softmax_divide_preci 
INFO-FLOW: Preprocessing Module: softmax_write_out ...
Execute       set_default_model softmax_write_out 
Execute       cdfg_preprocess -model softmax_write_out 
Command       cdfg_preprocess done; 0.72 sec.
Execute       rtl_gen_preprocess softmax_write_out 
INFO-FLOW: Preprocessing Module: kernel_4 ...
Execute       set_default_model kernel_4 
Execute       cdfg_preprocess -model kernel_4 
Execute       rtl_gen_preprocess kernel_4 
INFO-FLOW: Model list for synthesis: AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulArbit 
Execute       schedule -model AttentionMatmulArbit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 632.14 seconds; current allocated memory: 611.404 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulArbit.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulArbit.sched.adb -f 
INFO-FLOW: Finish scheduling AttentionMatmulArbit.
Execute       set_default_model AttentionMatmulArbit 
Execute       bind -model AttentionMatmulArbit 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AttentionMatmulArbit
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 611.730 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulArbit.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulArbit.bind.adb -f 
INFO-FLOW: Finish binding AttentionMatmulArbit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulQuant 
Execute       schedule -model AttentionMatmulQuant 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 611.962 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulQuant.verbose.sched.rpt -verbose -f 
Command       report done; 0.11 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulQuant.sched.adb -f 
INFO-FLOW: Finish scheduling AttentionMatmulQuant.
Execute       set_default_model AttentionMatmulQuant 
Execute       bind -model AttentionMatmulQuant 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AttentionMatmulQuant
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 612.327 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulQuant.verbose.bind.rpt -verbose -f 
Command       report done; 0.14 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulQuant.bind.adb -f 
INFO-FLOW: Finish binding AttentionMatmulQuant.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulReadA 
Execute       schedule -model AttentionMatmulReadA 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.36 sec.
INFO: [HLS 200-111]  Elapsed time: 7.6 seconds; current allocated memory: 613.697 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadA.verbose.sched.rpt -verbose -f 
Command       report done; 0.93 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadA.sched.adb -f 
Command       db_write done; 0.81 sec.
INFO-FLOW: Finish scheduling AttentionMatmulReadA.
Execute       set_default_model AttentionMatmulReadA 
Execute       bind -model AttentionMatmulReadA 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AttentionMatmulReadA
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 618.296 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadA.verbose.bind.rpt -verbose -f 
Command       report done; 0.93 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadA.bind.adb -f 
Command       db_write done; 0.8 sec.
INFO-FLOW: Finish binding AttentionMatmulReadA.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulReadB 
Execute       schedule -model AttentionMatmulReadB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 127.18 sec.
INFO: [HLS 200-111]  Elapsed time: 128.93 seconds; current allocated memory: 681.787 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadB.verbose.sched.rpt -verbose -f 
Command       report done; 11.75 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadB.sched.adb -f 
Command       db_write done; 10.47 sec.
INFO-FLOW: Finish scheduling AttentionMatmulReadB.
Execute       set_default_model AttentionMatmulReadB 
Execute       bind -model AttentionMatmulReadB 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AttentionMatmulReadB
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.16 sec.
INFO: [HLS 200-111]  Elapsed time: 24.38 seconds; current allocated memory: 701.225 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadB.verbose.bind.rpt -verbose -f 
Command       report done; 13.57 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadB.bind.adb -f 
Command       db_write done; 9.28 sec.
INFO-FLOW: Finish binding AttentionMatmulReadB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulCompu.3 
Execute       schedule -model AttentionMatmulCompu.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.03 sec.
INFO: [HLS 200-111]  Elapsed time: 29.93 seconds; current allocated memory: 705.931 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_3.verbose.sched.rpt -verbose -f 
Command       report done; 2.99 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_3.sched.adb -f 
Command       db_write done; 2.64 sec.
INFO-FLOW: Finish scheduling AttentionMatmulCompu.3.
Execute       set_default_model AttentionMatmulCompu.3 
Execute       bind -model AttentionMatmulCompu.3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AttentionMatmulCompu.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.66 sec.
INFO: [HLS 200-111]  Elapsed time: 6.29 seconds; current allocated memory: 714.302 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_3.verbose.bind.rpt -verbose -f 
Command       report done; 3.54 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_3.bind.adb -f 
Command       db_write done; 2.66 sec.
INFO-FLOW: Finish binding AttentionMatmulCompu.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulCompu.2 
Execute       schedule -model AttentionMatmulCompu.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.11 sec.
INFO: [HLS 200-111]  Elapsed time: 13.36 seconds; current allocated memory: 719.236 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_2.verbose.sched.rpt -verbose -f 
Command       report done; 3.02 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_2.sched.adb -f 
Command       db_write done; 2.63 sec.
INFO-FLOW: Finish scheduling AttentionMatmulCompu.2.
Execute       set_default_model AttentionMatmulCompu.2 
Execute       bind -model AttentionMatmulCompu.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AttentionMatmulCompu.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.66 sec.
INFO: [HLS 200-111]  Elapsed time: 6.31 seconds; current allocated memory: 727.570 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_2.verbose.bind.rpt -verbose -f 
Command       report done; 3.51 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_2.bind.adb -f 
Command       db_write done; 2.64 sec.
INFO-FLOW: Finish binding AttentionMatmulCompu.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulCompu.1 
Execute       schedule -model AttentionMatmulCompu.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.08 sec.
INFO: [HLS 200-111]  Elapsed time: 15.27 seconds; current allocated memory: 732.594 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_1.verbose.sched.rpt -verbose -f 
Command       report done; 3.99 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_1.sched.adb -f 
Command       db_write done; 2.63 sec.
INFO-FLOW: Finish scheduling AttentionMatmulCompu.1.
Execute       set_default_model AttentionMatmulCompu.1 
Execute       bind -model AttentionMatmulCompu.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AttentionMatmulCompu.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.63 sec.
INFO: [HLS 200-111]  Elapsed time: 7.25 seconds; current allocated memory: 740.981 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_1.verbose.bind.rpt -verbose -f 
Command       report done; 3.62 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_1.bind.adb -f 
Command       db_write done; 2.71 sec.
INFO-FLOW: Finish binding AttentionMatmulCompu.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulCompu 
Execute       schedule -model AttentionMatmulCompu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.02 sec.
INFO: [HLS 200-111]  Elapsed time: 13.4 seconds; current allocated memory: 745.930 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu.verbose.sched.rpt -verbose -f 
Command       report done; 3.01 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu.sched.adb -f 
Command       db_write done; 2.63 sec.
INFO-FLOW: Finish scheduling AttentionMatmulCompu.
Execute       set_default_model AttentionMatmulCompu 
Execute       bind -model AttentionMatmulCompu 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AttentionMatmulCompu
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.63 sec.
INFO: [HLS 200-111]  Elapsed time: 6.27 seconds; current allocated memory: 754.268 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu.verbose.bind.rpt -verbose -f 
Command       report done; 3.54 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu.bind.adb -f 
Command       db_write done; 2.66 sec.
INFO-FLOW: Finish binding AttentionMatmulCompu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulWrite 
Execute       schedule -model AttentionMatmulWrite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 6.6 seconds; current allocated memory: 754.956 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulWrite.verbose.sched.rpt -verbose -f 
Command       report done; 0.21 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulWrite.sched.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling AttentionMatmulWrite.
Execute       set_default_model AttentionMatmulWrite 
Execute       bind -model AttentionMatmulWrite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AttentionMatmulWrite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 755.612 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulWrite.verbose.bind.rpt -verbose -f 
Command       report done; 0.26 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulWrite.bind.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish binding AttentionMatmulWrite.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AttentionMatmulSoftm 
Execute       schedule -model AttentionMatmulSoftm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 756.095 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulSoftm.verbose.sched.rpt -verbose -f 
Command       report done; 0.22 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulSoftm.sched.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling AttentionMatmulSoftm.
Execute       set_default_model AttentionMatmulSoftm 
Execute       bind -model AttentionMatmulSoftm 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AttentionMatmulSoftm
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 756.831 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulSoftm.verbose.bind.rpt -verbose -f 
Command       report done; 0.26 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulSoftm.bind.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish binding AttentionMatmulSoftm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_read_data 
Execute       schedule -model softmax_read_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
WARNING: [SCHED 204-68] The II Violation in module 'softmax_read_data': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) and fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.79 sec.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 757.363 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_read_data.verbose.sched.rpt -verbose -f 
Command       report done; 0.23 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_read_data.sched.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling softmax_read_data.
Execute       set_default_model softmax_read_data 
Execute       bind -model softmax_read_data 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=softmax_read_data
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 757.988 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_read_data.verbose.bind.rpt -verbose -f 
Command       report done; 0.28 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_read_data.bind.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish binding softmax_read_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_subtract_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_subtract_max 
Execute       schedule -model softmax_subtract_max 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 758.225 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_subtract_max.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_subtract_max.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_subtract_max.
Execute       set_default_model softmax_subtract_max 
Execute       bind -model softmax_subtract_max 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=softmax_subtract_max
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 758.459 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_subtract_max.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_subtract_max.bind.adb -f 
INFO-FLOW: Finish binding softmax_subtract_max.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_process_1178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_process_1178 
Execute       schedule -model softmax_process_1178 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 758.711 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_process_1178.verbose.sched.rpt -verbose -f 
Command       report done; 0.11 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_process_1178.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_process_1178.
Execute       set_default_model softmax_process_1178 
Execute       bind -model softmax_process_1178 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=softmax_process_1178
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 759.014 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_process_1178.verbose.bind.rpt -verbose -f 
Command       report done; 0.16 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_process_1178.bind.adb -f 
INFO-FLOW: Finish binding softmax_process_1178.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_QuantAct_1_c 
Execute       schedule -model softmax_QuantAct_1_c 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 759.280 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_QuantAct_1_c.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_QuantAct_1_c.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_QuantAct_1_c.
Execute       set_default_model softmax_QuantAct_1_c 
Execute       bind -model softmax_QuantAct_1_c 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=softmax_QuantAct_1_c
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 759.610 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_QuantAct_1_c.verbose.bind.rpt -verbose -f 
Command       report done; 0.12 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_QuantAct_1_c.bind.adb -f 
INFO-FLOW: Finish binding softmax_QuantAct_1_c.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_divide_preci' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_divide_preci 
Execute       schedule -model softmax_divide_preci 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 759.841 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_divide_preci.verbose.sched.rpt -verbose -f 
Command       report done; 0.21 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_divide_preci.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling softmax_divide_preci.
Execute       set_default_model softmax_divide_preci 
Execute       bind -model softmax_divide_preci 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=softmax_divide_preci
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 760.189 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_divide_preci.verbose.bind.rpt -verbose -f 
Command       report done; 0.17 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_divide_preci.bind.adb -f 
INFO-FLOW: Finish binding softmax_divide_preci.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_write_out 
Execute       schedule -model softmax_write_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 23.4 sec.
INFO: [HLS 200-111]  Elapsed time: 23.71 seconds; current allocated memory: 786.540 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_write_out.verbose.sched.rpt -verbose -f 
Command       report done; 6.69 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_write_out.sched.adb -f 
Command       db_write done; 6.2 sec.
INFO-FLOW: Finish scheduling softmax_write_out.
Execute       set_default_model softmax_write_out 
Execute       bind -model softmax_write_out 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=softmax_write_out
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.73 sec.
INFO: [HLS 200-111]  Elapsed time: 14.63 seconds; current allocated memory: 794.259 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_write_out.verbose.bind.rpt -verbose -f 
Command       report done; 6.11 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_write_out.bind.adb -f 
Command       db_write done; 6.06 sec.
INFO-FLOW: Finish binding softmax_write_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_4 
Execute       schedule -model kernel_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.48 sec.
INFO: [HLS 200-111]  Elapsed time: 13.7 seconds; current allocated memory: 798.657 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.verbose.sched.rpt -verbose -f 
Command       report done; 3.68 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.sched.adb -f 
Command       db_write done; 3.36 sec.
INFO-FLOW: Finish scheduling kernel_4.
Execute       set_default_model kernel_4 
Execute       bind -model kernel_4 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=kernel_4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 16.98 sec.
INFO: [HLS 200-111]  Elapsed time: 24.03 seconds; current allocated memory: 822.512 MB.
Execute       report -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.verbose.bind.rpt -verbose -f 
Command       report done; 9.9 sec.
Execute       db_write -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.bind.adb -f 
Command       db_write done; 3.39 sec.
INFO-FLOW: Finish binding kernel_4.
Execute       get_model_list kernel_4 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess AttentionMatmulArbit 
Execute       rtl_gen_preprocess AttentionMatmulQuant 
Execute       rtl_gen_preprocess AttentionMatmulReadA 
Execute       rtl_gen_preprocess AttentionMatmulReadB 
Execute       rtl_gen_preprocess AttentionMatmulCompu.3 
Execute       rtl_gen_preprocess AttentionMatmulCompu.2 
Execute       rtl_gen_preprocess AttentionMatmulCompu.1 
Execute       rtl_gen_preprocess AttentionMatmulCompu 
Execute       rtl_gen_preprocess AttentionMatmulWrite 
Execute       rtl_gen_preprocess AttentionMatmulSoftm 
Execute       rtl_gen_preprocess softmax_read_data 
Execute       rtl_gen_preprocess softmax_subtract_max 
Execute       rtl_gen_preprocess softmax_process_1178 
Execute       rtl_gen_preprocess softmax_QuantAct_1_c 
Execute       rtl_gen_preprocess softmax_divide_preci 
Execute       rtl_gen_preprocess softmax_write_out 
Execute       rtl_gen_preprocess kernel_4 
INFO-FLOW: Model list for RTL generation: AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulArbit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AttentionMatmulArbit -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulArbit'.
INFO: [HLS 200-111]  Elapsed time: 13.36 seconds; current allocated memory: 824.608 MB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulArbit -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/AttentionMatmulArbit -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Execute       gen_rtl AttentionMatmulArbit -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/AttentionMatmulArbit 
Execute       gen_rtl AttentionMatmulArbit -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/AttentionMatmulArbit 
Execute       gen_tb_info AttentionMatmulArbit -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulArbit -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Execute       report -model AttentionMatmulArbit -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulArbit_csynth.rpt -f 
Execute       report -model AttentionMatmulArbit -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulArbit_csynth.xml -f -x 
Execute       report -model AttentionMatmulArbit -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulArbit.verbose.rpt -verbose -f 
Command       report done; 0.14 sec.
Execute       db_write -model AttentionMatmulArbit -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulArbit.adb -f 
Command       db_write done; 0.12 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulQuant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AttentionMatmulQuant -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulQuant'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 826.206 MB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulQuant -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/AttentionMatmulQuant -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Execute       gen_rtl AttentionMatmulQuant -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/AttentionMatmulQuant 
Execute       gen_rtl AttentionMatmulQuant -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/AttentionMatmulQuant 
Execute       gen_tb_info AttentionMatmulQuant -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulQuant -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Execute       report -model AttentionMatmulQuant -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulQuant_csynth.rpt -f 
Execute       report -model AttentionMatmulQuant -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulQuant_csynth.xml -f -x 
Execute       report -model AttentionMatmulQuant -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulQuant.verbose.rpt -verbose -f 
Command       report done; 0.16 sec.
Execute       db_write -model AttentionMatmulQuant -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulQuant.adb -f 
Command       db_write done; 0.13 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AttentionMatmulReadA -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadA'.
Command       create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 832.773 MB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulReadA -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/AttentionMatmulReadA -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Execute       gen_rtl AttentionMatmulReadA -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/AttentionMatmulReadA 
Execute       gen_rtl AttentionMatmulReadA -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/AttentionMatmulReadA 
Execute       gen_tb_info AttentionMatmulReadA -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadA -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Execute       report -model AttentionMatmulReadA -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulReadA_csynth.rpt -f 
Command       report done; 0.11 sec.
Execute       report -model AttentionMatmulReadA -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulReadA_csynth.xml -f -x 
Execute       report -model AttentionMatmulReadA -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadA.verbose.rpt -verbose -f 
Command       report done; 1.08 sec.
Execute       db_write -model AttentionMatmulReadA -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadA.adb -f 
Command       db_write done; 1.19 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulReadB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AttentionMatmulReadB -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'AttentionMatmulReadB' is 6080 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_17ns_16ns_13ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulReadB'.
Command       create_rtl_model done; 4.7 sec.
INFO: [HLS 200-111]  Elapsed time: 7.52 seconds; current allocated memory: 879.597 MB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulReadB -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/AttentionMatmulReadB -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl AttentionMatmulReadB -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/AttentionMatmulReadB 
Execute       gen_rtl AttentionMatmulReadB -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/AttentionMatmulReadB 
Command       gen_rtl done; 0.12 sec.
Execute       gen_tb_info AttentionMatmulReadB -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadB -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Command       gen_tb_info done; 1.28 sec.
Execute       report -model AttentionMatmulReadB -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulReadB_csynth.rpt -f 
Command       report done; 1.32 sec.
Execute       report -model AttentionMatmulReadB -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulReadB_csynth.xml -f -x 
Command       report done; 1.28 sec.
Execute       report -model AttentionMatmulReadB -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadB.verbose.rpt -verbose -f 
Command       report done; 16.54 sec.
Execute       db_write -model AttentionMatmulReadB -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadB.adb -f 
Command       db_write done; 12.29 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AttentionMatmulCompu.3 -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_13ns_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu_3'.
Command       create_rtl_model done; 0.6 sec.
INFO: [HLS 200-111]  Elapsed time: 35 seconds; current allocated memory: 977.964 MB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulCompu.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/AttentionMatmulCompu_3 -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Execute       gen_rtl AttentionMatmulCompu.3 -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/AttentionMatmulCompu_3 
Execute       gen_rtl AttentionMatmulCompu.3 -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/AttentionMatmulCompu_3 
Execute       gen_tb_info AttentionMatmulCompu.3 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_3 -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Command       gen_tb_info done; 0.3 sec.
Execute       report -model AttentionMatmulCompu.3 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulCompu_3_csynth.rpt -f 
Command       report done; 0.35 sec.
Execute       report -model AttentionMatmulCompu.3 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulCompu_3_csynth.xml -f -x 
Command       report done; 0.3 sec.
Execute       report -model AttentionMatmulCompu.3 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_3.verbose.rpt -verbose -f 
Command       report done; 4.01 sec.
Execute       db_write -model AttentionMatmulCompu.3 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_3.adb -f 
Command       db_write done; 4.29 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AttentionMatmulCompu.2 -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_13ns_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu_2'.
Command       create_rtl_model done; 0.83 sec.
INFO: [HLS 200-111]  Elapsed time: 10.85 seconds; current allocated memory: 1014.163 MB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulCompu.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/AttentionMatmulCompu_2 -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Execute       gen_rtl AttentionMatmulCompu.2 -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/AttentionMatmulCompu_2 
Execute       gen_rtl AttentionMatmulCompu.2 -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/AttentionMatmulCompu_2 
Execute       gen_tb_info AttentionMatmulCompu.2 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_2 -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Command       gen_tb_info done; 0.4 sec.
Execute       report -model AttentionMatmulCompu.2 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulCompu_2_csynth.rpt -f 
Command       report done; 0.4 sec.
Execute       report -model AttentionMatmulCompu.2 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulCompu_2_csynth.xml -f -x 
Command       report done; 0.42 sec.
Execute       report -model AttentionMatmulCompu.2 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_2.verbose.rpt -verbose -f 
Command       report done; 5.26 sec.
Execute       db_write -model AttentionMatmulCompu.2 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_2.adb -f 
Command       db_write done; 4.64 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AttentionMatmulCompu.1 -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_13ns_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu_1'.
Command       create_rtl_model done; 0.88 sec.
INFO: [HLS 200-111]  Elapsed time: 12.57 seconds; current allocated memory: 1.026 GB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulCompu.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/AttentionMatmulCompu_1 -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Execute       gen_rtl AttentionMatmulCompu.1 -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/AttentionMatmulCompu_1 
Execute       gen_rtl AttentionMatmulCompu.1 -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/AttentionMatmulCompu_1 
Execute       gen_tb_info AttentionMatmulCompu.1 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_1 -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Command       gen_tb_info done; 0.36 sec.
Execute       report -model AttentionMatmulCompu.1 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulCompu_1_csynth.rpt -f 
Command       report done; 0.46 sec.
Execute       report -model AttentionMatmulCompu.1 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulCompu_1_csynth.xml -f -x 
Command       report done; 0.43 sec.
Execute       report -model AttentionMatmulCompu.1 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_1.verbose.rpt -verbose -f 
Command       report done; 5.31 sec.
Execute       db_write -model AttentionMatmulCompu.1 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_1.adb -f 
Command       db_write done; 5.61 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulCompu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AttentionMatmulCompu -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_am_addmul_24s_24s_8s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_13ns_16ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulCompu'.
Command       create_rtl_model done; 0.74 sec.
INFO: [HLS 200-111]  Elapsed time: 13.63 seconds; current allocated memory: 1.062 GB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulCompu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/AttentionMatmulCompu -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Execute       gen_rtl AttentionMatmulCompu -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/AttentionMatmulCompu 
Execute       gen_rtl AttentionMatmulCompu -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/AttentionMatmulCompu 
Execute       gen_tb_info AttentionMatmulCompu -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Command       gen_tb_info done; 0.42 sec.
Execute       report -model AttentionMatmulCompu -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulCompu_csynth.rpt -f 
Command       report done; 0.45 sec.
Execute       report -model AttentionMatmulCompu -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulCompu_csynth.xml -f -x 
Command       report done; 0.36 sec.
Execute       report -model AttentionMatmulCompu -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu.verbose.rpt -verbose -f 
Command       report done; 4.83 sec.
Execute       db_write -model AttentionMatmulCompu -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu.adb -f 
Command       db_write done; 4.47 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AttentionMatmulWrite -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulWrite'.
INFO: [HLS 200-111]  Elapsed time: 11.09 seconds; current allocated memory: 1.087 GB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulWrite -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/AttentionMatmulWrite -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Execute       gen_rtl AttentionMatmulWrite -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/AttentionMatmulWrite 
Execute       gen_rtl AttentionMatmulWrite -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/AttentionMatmulWrite 
Execute       gen_tb_info AttentionMatmulWrite -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulWrite -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Execute       report -model AttentionMatmulWrite -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulWrite_csynth.rpt -f 
Execute       report -model AttentionMatmulWrite -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulWrite_csynth.xml -f -x 
Execute       report -model AttentionMatmulWrite -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulWrite.verbose.rpt -verbose -f 
Command       report done; 0.34 sec.
Execute       db_write -model AttentionMatmulWrite -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulWrite.adb -f 
Command       db_write done; 1.62 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AttentionMatmulSoftm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AttentionMatmulSoftm -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_12ns_16ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AttentionMatmulSoftm'.
INFO: [HLS 200-111]  Elapsed time: 2.21 seconds; current allocated memory: 1.090 GB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl AttentionMatmulSoftm -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/AttentionMatmulSoftm -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Execute       gen_rtl AttentionMatmulSoftm -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/AttentionMatmulSoftm 
Execute       gen_rtl AttentionMatmulSoftm -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/AttentionMatmulSoftm 
Execute       gen_tb_info AttentionMatmulSoftm -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulSoftm -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Execute       report -model AttentionMatmulSoftm -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulSoftm_csynth.rpt -f 
Execute       report -model AttentionMatmulSoftm -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/AttentionMatmulSoftm_csynth.xml -f -x 
Execute       report -model AttentionMatmulSoftm -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulSoftm.verbose.rpt -verbose -f 
Command       report done; 0.33 sec.
Execute       db_write -model AttentionMatmulSoftm -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulSoftm.adb -f 
Command       db_write done; 1.7 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model softmax_read_data -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_read_data.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_read_data'.
INFO: [HLS 200-111]  Elapsed time: 2.36 seconds; current allocated memory: 1.094 GB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_read_data -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/softmax_read_data -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Execute       gen_rtl softmax_read_data -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/softmax_read_data 
Execute       gen_rtl softmax_read_data -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/softmax_read_data 
Execute       gen_tb_info softmax_read_data -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_read_data -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Execute       report -model softmax_read_data -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/softmax_read_data_csynth.rpt -f 
Execute       report -model softmax_read_data -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/softmax_read_data_csynth.xml -f -x 
Execute       report -model softmax_read_data -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_read_data.verbose.rpt -verbose -f 
Command       report done; 0.34 sec.
Execute       db_write -model softmax_read_data -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_read_data.adb -f 
Command       db_write done; 1.72 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_subtract_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model softmax_subtract_max -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_subtract_max.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_subtract_max'.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 1.096 GB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_subtract_max -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/softmax_subtract_max -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Execute       gen_rtl softmax_subtract_max -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/softmax_subtract_max 
Execute       gen_rtl softmax_subtract_max -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/softmax_subtract_max 
Execute       gen_tb_info softmax_subtract_max -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_subtract_max -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Execute       report -model softmax_subtract_max -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/softmax_subtract_max_csynth.rpt -f 
Execute       report -model softmax_subtract_max -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/softmax_subtract_max_csynth.xml -f -x 
Execute       report -model softmax_subtract_max -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_subtract_max.verbose.rpt -verbose -f 
Execute       db_write -model softmax_subtract_max -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_subtract_max.adb -f 
Command       db_write done; 1.67 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_process_1178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model softmax_process_1178 -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_process_1178.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_process_1178'.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 1.097 GB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_process_1178 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/softmax_process_1178 -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Execute       gen_rtl softmax_process_1178 -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/softmax_process_1178 
Execute       gen_rtl softmax_process_1178 -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/softmax_process_1178 
Execute       gen_tb_info softmax_process_1178 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_process_1178 -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Execute       report -model softmax_process_1178 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/softmax_process_1178_csynth.rpt -f 
Execute       report -model softmax_process_1178 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/softmax_process_1178_csynth.xml -f -x 
Execute       report -model softmax_process_1178 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_process_1178.verbose.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -model softmax_process_1178 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_process_1178.adb -f 
Command       db_write done; 1.52 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_QuantAct_1_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model softmax_QuantAct_1_c -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_32ns_64s_95_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_QuantAct_1_c'.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 1.099 GB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_QuantAct_1_c -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/softmax_QuantAct_1_c -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Execute       gen_rtl softmax_QuantAct_1_c -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/softmax_QuantAct_1_c 
Execute       gen_rtl softmax_QuantAct_1_c -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/softmax_QuantAct_1_c 
Execute       gen_tb_info softmax_QuantAct_1_c -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_QuantAct_1_c -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Execute       report -model softmax_QuantAct_1_c -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/softmax_QuantAct_1_c_csynth.rpt -f 
Execute       report -model softmax_QuantAct_1_c -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/softmax_QuantAct_1_c_csynth.xml -f -x 
Execute       report -model softmax_QuantAct_1_c -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_QuantAct_1_c.verbose.rpt -verbose -f 
Command       report done; 0.14 sec.
Execute       db_write -model softmax_QuantAct_1_c -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_QuantAct_1_c.adb -f 
Command       db_write done; 1.51 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_divide_preci' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model softmax_divide_preci -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_divide_preci.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_sdiv_26ns_32ns_32_30_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_divide_preci'.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 1.101 GB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_divide_preci -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/softmax_divide_preci -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Execute       gen_rtl softmax_divide_preci -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/softmax_divide_preci 
Execute       gen_rtl softmax_divide_preci -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/softmax_divide_preci 
Execute       gen_tb_info softmax_divide_preci -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_divide_preci -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Execute       report -model softmax_divide_preci -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/softmax_divide_preci_csynth.rpt -f 
Execute       report -model softmax_divide_preci -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/softmax_divide_preci_csynth.xml -f -x 
Execute       report -model softmax_divide_preci -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_divide_preci.verbose.rpt -verbose -f 
Command       report done; 0.17 sec.
Execute       db_write -model softmax_divide_preci -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_divide_preci.adb -f 
Command       db_write done; 1.54 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model softmax_write_out -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_write_out.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'kernel_4_mul_mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_write_out'.
Command       create_rtl_model done; 0.82 sec.
INFO: [HLS 200-111]  Elapsed time: 2.63 seconds; current allocated memory: 1.111 GB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_write_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/softmax_write_out -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Execute       gen_rtl softmax_write_out -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/softmax_write_out 
Execute       gen_rtl softmax_write_out -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/softmax_write_out 
Execute       gen_tb_info softmax_write_out -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_write_out -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Execute       report -model softmax_write_out -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/softmax_write_out_csynth.rpt -f 
Execute       report -model softmax_write_out -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/softmax_write_out_csynth.xml -f -x 
Execute       report -model softmax_write_out -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_write_out.verbose.rpt -verbose -f 
Command       report done; 6.15 sec.
Execute       db_write -model softmax_write_out -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_write_out.adb -f 
Command       db_write done; 7.68 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model kernel_4 -vendor xilinx -mg_file /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_4/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_4' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_4'.
Command       create_rtl_model done; 15.67 sec.
INFO: [HLS 200-111]  Elapsed time: 30.82 seconds; current allocated memory: 1.195 GB.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_4 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/systemc/kernel_4 -synmodules AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4 
Execute       gen_rtl kernel_4 -istop -style xilinx -f -lang vhdl -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/vhdl/kernel_4 
Command       gen_rtl done; 3.01 sec.
Execute       gen_rtl kernel_4 -istop -style xilinx -f -lang vlog -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/verilog/kernel_4 
Command       gen_rtl done; 1.51 sec.
Execute       export_constraint_db -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.constraint.tcl -f -tool general 
Execute       report -model kernel_4 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.design.xml -verbose -f -dv 
Command       report done; 8.93 sec.
Execute       report -model kernel_4 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 4.5 sec.
Execute       gen_tb_info kernel_4 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4 -p /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db 
Execute       report -model kernel_4 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/kernel_4_csynth.rpt -f 
Command       report done; 1.49 sec.
Execute       report -model kernel_4 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/syn/report/kernel_4_csynth.xml -f -x 
Command       report done; 1.48 sec.
Execute       report -model kernel_4 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.verbose.rpt -verbose -f 
Command       report done; 11.35 sec.
Execute       db_write -model kernel_4 -o /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.adb -f 
Command       db_write done; 9.06 sec.
Execute       sc_get_clocks kernel_4 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain kernel_4 
INFO-FLOW: Model list for RTL component generation: AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu.3 AttentionMatmulCompu.2 AttentionMatmulCompu.1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4
INFO-FLOW: Handling components in module [AttentionMatmulArbit] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
INFO-FLOW: Handling components in module [AttentionMatmulQuant] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
INFO-FLOW: Handling components in module [AttentionMatmulReadA] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
INFO-FLOW: Handling components in module [AttentionMatmulReadB] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
INFO-FLOW: Found component kernel_4_am_addmul_17ns_16ns_13ns_30_1_1.
INFO-FLOW: Append model kernel_4_am_addmul_17ns_16ns_13ns_30_1_1
INFO-FLOW: Found component AttentionMatmulReadB_buffer_0_0_0_V.
INFO-FLOW: Append model AttentionMatmulReadB_buffer_0_0_0_V
INFO-FLOW: Handling components in module [AttentionMatmulCompu_3] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_3.compgen.tcl 
INFO-FLOW: Found component kernel_4_mul_mul_13ns_16ns_29_1_1.
INFO-FLOW: Append model kernel_4_mul_mul_13ns_16ns_29_1_1
INFO-FLOW: Found component kernel_4_am_addmul_24s_24s_8s_32_1_1.
INFO-FLOW: Append model kernel_4_am_addmul_24s_24s_8s_32_1_1
INFO-FLOW: Handling components in module [AttentionMatmulCompu_2] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_2.compgen.tcl 
INFO-FLOW: Handling components in module [AttentionMatmulCompu_1] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_1.compgen.tcl 
INFO-FLOW: Handling components in module [AttentionMatmulCompu] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
INFO-FLOW: Handling components in module [AttentionMatmulWrite] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
INFO-FLOW: Found component kernel_4_mul_mul_16ns_16ns_32_1_1.
INFO-FLOW: Append model kernel_4_mul_mul_16ns_16ns_32_1_1
INFO-FLOW: Handling components in module [AttentionMatmulSoftm] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
INFO-FLOW: Found component kernel_4_mul_mul_12ns_16ns_28_1_1.
INFO-FLOW: Append model kernel_4_mul_mul_12ns_16ns_28_1_1
INFO-FLOW: Handling components in module [softmax_read_data] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_read_data.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_subtract_max] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_subtract_max.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_process_1178] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_process_1178.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_QuantAct_1_c] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
INFO-FLOW: Found component kernel_4_mul_32ns_64s_95_2_1.
INFO-FLOW: Append model kernel_4_mul_32ns_64s_95_2_1
INFO-FLOW: Handling components in module [softmax_divide_preci] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_divide_preci.compgen.tcl 
INFO-FLOW: Found component kernel_4_sdiv_26ns_32ns_32_30_1.
INFO-FLOW: Append model kernel_4_sdiv_26ns_32ns_32_30_1
INFO-FLOW: Handling components in module [softmax_write_out] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_write_out.compgen.tcl 
INFO-FLOW: Handling components in module [kernel_4] ... 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.compgen.tcl 
INFO-FLOW: Found component fifo_w512_d128_A.
INFO-FLOW: Append model fifo_w512_d128_A
INFO-FLOW: Found component fifo_w512_d128_A.
INFO-FLOW: Append model fifo_w512_d128_A
INFO-FLOW: Found component fifo_w8_d128_A.
INFO-FLOW: Append model fifo_w8_d128_A
INFO-FLOW: Found component fifo_w8_d128_A.
INFO-FLOW: Append model fifo_w8_d128_A
INFO-FLOW: Found component fifo_w8_d128_A.
INFO-FLOW: Append model fifo_w8_d128_A
INFO-FLOW: Found component fifo_w8_d128_A.
INFO-FLOW: Append model fifo_w8_d128_A
INFO-FLOW: Found component fifo_w16_d128_A.
INFO-FLOW: Append model fifo_w16_d128_A
INFO-FLOW: Found component fifo_w16_d128_A.
INFO-FLOW: Append model fifo_w16_d128_A
INFO-FLOW: Found component fifo_w1_d128_A.
INFO-FLOW: Append model fifo_w1_d128_A
INFO-FLOW: Found component fifo_w1_d128_A.
INFO-FLOW: Append model fifo_w1_d128_A
INFO-FLOW: Found component fifo_w512_d2_A.
INFO-FLOW: Append model fifo_w512_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w512_d2_A.
INFO-FLOW: Append model fifo_w512_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w512_d2_A.
INFO-FLOW: Append model fifo_w512_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w96_d2_A.
INFO-FLOW: Append model fifo_w96_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d129_A.
INFO-FLOW: Append model fifo_w32_d129_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w16_d129_A.
INFO-FLOW: Append model fifo_w16_d129_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_AttentionMatmulQuant_U0.
INFO-FLOW: Append model start_for_AttentionMatmulQuant_U0
INFO-FLOW: Found component start_for_AttentionMatmulReadA_U0.
INFO-FLOW: Append model start_for_AttentionMatmulReadA_U0
INFO-FLOW: Found component start_for_AttentionMatmulReadB_U0.
INFO-FLOW: Append model start_for_AttentionMatmulReadB_U0
INFO-FLOW: Found component start_for_AttentionMatmulCompu_3_U0.
INFO-FLOW: Append model start_for_AttentionMatmulCompu_3_U0
INFO-FLOW: Found component start_for_AttentionMatmulCompu_2_U0.
INFO-FLOW: Append model start_for_AttentionMatmulCompu_2_U0
INFO-FLOW: Found component start_for_AttentionMatmulCompu_1_U0.
INFO-FLOW: Append model start_for_AttentionMatmulCompu_1_U0
INFO-FLOW: Found component start_for_AttentionMatmulCompu_U0.
INFO-FLOW: Append model start_for_AttentionMatmulCompu_U0
INFO-FLOW: Found component start_for_AttentionMatmulWrite_U0.
INFO-FLOW: Append model start_for_AttentionMatmulWrite_U0
INFO-FLOW: Found component start_for_AttentionMatmulSoftm_U0.
INFO-FLOW: Append model start_for_AttentionMatmulSoftm_U0
INFO-FLOW: Found component start_for_softmax_read_data_U0.
INFO-FLOW: Append model start_for_softmax_read_data_U0
INFO-FLOW: Found component start_for_softmax_subtract_max_U0.
INFO-FLOW: Append model start_for_softmax_subtract_max_U0
INFO-FLOW: Found component start_for_softmax_write_out_U0.
INFO-FLOW: Append model start_for_softmax_write_out_U0
INFO-FLOW: Found component start_for_softmax_process_1178_U0.
INFO-FLOW: Append model start_for_softmax_process_1178_U0
INFO-FLOW: Found component start_for_softmax_QuantAct_1_c_U0.
INFO-FLOW: Append model start_for_softmax_QuantAct_1_c_U0
INFO-FLOW: Found component start_for_softmax_divide_preci_U0.
INFO-FLOW: Append model start_for_softmax_divide_preci_U0
Command       ap_source done; 0.18 sec.
INFO-FLOW: Append model AttentionMatmulArbit
INFO-FLOW: Append model AttentionMatmulQuant
INFO-FLOW: Append model AttentionMatmulReadA
INFO-FLOW: Append model AttentionMatmulReadB
INFO-FLOW: Append model AttentionMatmulCompu_3
INFO-FLOW: Append model AttentionMatmulCompu_2
INFO-FLOW: Append model AttentionMatmulCompu_1
INFO-FLOW: Append model AttentionMatmulCompu
INFO-FLOW: Append model AttentionMatmulWrite
INFO-FLOW: Append model AttentionMatmulSoftm
INFO-FLOW: Append model softmax_read_data
INFO-FLOW: Append model softmax_subtract_max
INFO-FLOW: Append model softmax_process_1178
INFO-FLOW: Append model softmax_QuantAct_1_c
INFO-FLOW: Append model softmax_divide_preci
INFO-FLOW: Append model softmax_write_out
INFO-FLOW: Append model kernel_4
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_4_am_addmul_17ns_16ns_13ns_30_1_1 AttentionMatmulReadB_buffer_0_0_0_V kernel_4_mul_mul_13ns_16ns_29_1_1 kernel_4_am_addmul_24s_24s_8s_32_1_1 kernel_4_mul_mul_16ns_16ns_32_1_1 kernel_4_mul_mul_12ns_16ns_28_1_1 kernel_4_mul_32ns_64s_95_2_1 kernel_4_sdiv_26ns_32ns_32_30_1 fifo_w512_d128_A fifo_w512_d128_A fifo_w8_d128_A fifo_w8_d128_A fifo_w8_d128_A fifo_w8_d128_A fifo_w16_d128_A fifo_w16_d128_A fifo_w1_d128_A fifo_w1_d128_A fifo_w512_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w1_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w512_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w1_d2_A fifo_w512_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w1_d2_A fifo_w96_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d129_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w64_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w16_d129_A fifo_w32_d2_A fifo_w8_d2_A start_for_AttentionMatmulQuant_U0 start_for_AttentionMatmulReadA_U0 start_for_AttentionMatmulReadB_U0 start_for_AttentionMatmulCompu_3_U0 start_for_AttentionMatmulCompu_2_U0 start_for_AttentionMatmulCompu_1_U0 start_for_AttentionMatmulCompu_U0 start_for_AttentionMatmulWrite_U0 start_for_AttentionMatmulSoftm_U0 start_for_softmax_read_data_U0 start_for_softmax_subtract_max_U0 start_for_softmax_write_out_U0 start_for_softmax_process_1178_U0 start_for_softmax_QuantAct_1_c_U0 start_for_softmax_divide_preci_U0 AttentionMatmulArbit AttentionMatmulQuant AttentionMatmulReadA AttentionMatmulReadB AttentionMatmulCompu_3 AttentionMatmulCompu_2 AttentionMatmulCompu_1 AttentionMatmulCompu AttentionMatmulWrite AttentionMatmulSoftm softmax_read_data softmax_subtract_max softmax_process_1178 softmax_QuantAct_1_c softmax_divide_preci softmax_write_out kernel_4
INFO-FLOW: To file: write model kernel_4_am_addmul_17ns_16ns_13ns_30_1_1
INFO-FLOW: To file: write model AttentionMatmulReadB_buffer_0_0_0_V
INFO-FLOW: To file: write model kernel_4_mul_mul_13ns_16ns_29_1_1
INFO-FLOW: To file: write model kernel_4_am_addmul_24s_24s_8s_32_1_1
INFO-FLOW: To file: write model kernel_4_mul_mul_16ns_16ns_32_1_1
INFO-FLOW: To file: write model kernel_4_mul_mul_12ns_16ns_28_1_1
INFO-FLOW: To file: write model kernel_4_mul_32ns_64s_95_2_1
INFO-FLOW: To file: write model kernel_4_sdiv_26ns_32ns_32_30_1
INFO-FLOW: To file: write model fifo_w512_d128_A
INFO-FLOW: To file: write model fifo_w512_d128_A
INFO-FLOW: To file: write model fifo_w8_d128_A
INFO-FLOW: To file: write model fifo_w8_d128_A
INFO-FLOW: To file: write model fifo_w8_d128_A
INFO-FLOW: To file: write model fifo_w8_d128_A
INFO-FLOW: To file: write model fifo_w16_d128_A
INFO-FLOW: To file: write model fifo_w16_d128_A
INFO-FLOW: To file: write model fifo_w1_d128_A
INFO-FLOW: To file: write model fifo_w1_d128_A
INFO-FLOW: To file: write model fifo_w512_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w512_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w512_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w96_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d129_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w16_d129_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_AttentionMatmulQuant_U0
INFO-FLOW: To file: write model start_for_AttentionMatmulReadA_U0
INFO-FLOW: To file: write model start_for_AttentionMatmulReadB_U0
INFO-FLOW: To file: write model start_for_AttentionMatmulCompu_3_U0
INFO-FLOW: To file: write model start_for_AttentionMatmulCompu_2_U0
INFO-FLOW: To file: write model start_for_AttentionMatmulCompu_1_U0
INFO-FLOW: To file: write model start_for_AttentionMatmulCompu_U0
INFO-FLOW: To file: write model start_for_AttentionMatmulWrite_U0
INFO-FLOW: To file: write model start_for_AttentionMatmulSoftm_U0
INFO-FLOW: To file: write model start_for_softmax_read_data_U0
INFO-FLOW: To file: write model start_for_softmax_subtract_max_U0
INFO-FLOW: To file: write model start_for_softmax_write_out_U0
INFO-FLOW: To file: write model start_for_softmax_process_1178_U0
INFO-FLOW: To file: write model start_for_softmax_QuantAct_1_c_U0
INFO-FLOW: To file: write model start_for_softmax_divide_preci_U0
INFO-FLOW: To file: write model AttentionMatmulArbit
INFO-FLOW: To file: write model AttentionMatmulQuant
INFO-FLOW: To file: write model AttentionMatmulReadA
INFO-FLOW: To file: write model AttentionMatmulReadB
INFO-FLOW: To file: write model AttentionMatmulCompu_3
INFO-FLOW: To file: write model AttentionMatmulCompu_2
INFO-FLOW: To file: write model AttentionMatmulCompu_1
INFO-FLOW: To file: write model AttentionMatmulCompu
INFO-FLOW: To file: write model AttentionMatmulWrite
INFO-FLOW: To file: write model AttentionMatmulSoftm
INFO-FLOW: To file: write model softmax_read_data
INFO-FLOW: To file: write model softmax_subtract_max
INFO-FLOW: To file: write model softmax_process_1178
INFO-FLOW: To file: write model softmax_QuantAct_1_c
INFO-FLOW: To file: write model softmax_divide_preci
INFO-FLOW: To file: write model softmax_write_out
INFO-FLOW: To file: write model kernel_4
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.22 sec.
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.23 sec.
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'AttentionMatmulReadB_buffer_0_0_0_V_ram (RAM)' using distributed RAMs.
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_3.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_2.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_1.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_read_data.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_subtract_max.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_process_1178.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_4_mul_32ns_64s_95_2_1_MulnS_0'
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_divide_preci.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'kernel_4_sdiv_26ns_32ns_32_30_1_div'
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_write_out.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_data_V_U(fifo_w512_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_id_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_dest_V_U(fifo_w8_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_user_V_U(fifo_w16_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_0_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_arb_1_V_last_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_data_V_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_id_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_dest_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_user_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b1_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_1_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_2_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_r_3_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_0_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_1_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_2_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_3_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_4_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_5_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_6_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_7_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_8_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_9_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_10_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_11_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_12_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_13_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_14_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_15_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_16_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_17_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_18_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_19_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_20_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_21_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_22_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_23_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_24_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_25_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_26_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_27_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_28_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_29_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_30_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_31_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_32_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_33_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_34_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_35_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_36_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_37_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_38_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_39_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_40_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_41_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_42_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_43_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_44_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_45_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_46_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_47_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_48_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_49_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_50_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_51_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_52_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_53_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_54_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_55_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_56_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_57_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_58_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_59_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_60_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_61_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_62_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_a_3_63_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_1_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_2_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_n_c_3_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_0_1_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_1_1_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_2_1_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_0_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_1_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_2_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_3_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_4_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_5_10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_6_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_6_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_6_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_compute_b_3_1_6_4_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_compute_0_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_compute_0_1_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_compute_1_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_compute_1_1_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_compute_2_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_compute_2_1_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_compute_3_0_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_compute_3_1_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_data_V_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_id_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_dest_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_user_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c1_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pipe_1_V_data_V_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pipe_1_V_id_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pipe_1_V_dest_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pipe_1_V_user_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pipe_1_V_last_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_V_V_U(fifo_w96_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sub_max_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sub_max_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_input_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sub_max_V_V_U(fifo_w32_d129_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_1_iter_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_1_iter_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_1_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_quant_iter_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_quant_iter_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_quant_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_2_iter_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_2_iter_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_2_V_V_U(fifo_w16_d129_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_2_iter_c_V_s_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AttentionMatmulQuant_U0_U(start_for_AttentionMatmulQuant_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AttentionMatmulReadA_U0_U(start_for_AttentionMatmulReadA_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AttentionMatmulReadB_U0_U(start_for_AttentionMatmulReadB_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AttentionMatmulCompu_3_U0_U(start_for_AttentionMatmulCompu_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AttentionMatmulCompu_2_U0_U(start_for_AttentionMatmulCompu_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AttentionMatmulCompu_1_U0_U(start_for_AttentionMatmulCompu_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AttentionMatmulCompu_U0_U(start_for_AttentionMatmulCompu_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AttentionMatmulWrite_U0_U(start_for_AttentionMatmulWrite_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AttentionMatmulSoftm_U0_U(start_for_AttentionMatmulSoftm_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_read_data_U0_U(start_for_softmax_read_data_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_subtract_max_U0_U(start_for_softmax_subtract_max_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_write_out_U0_U(start_for_softmax_write_out_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_process_1178_U0_U(start_for_softmax_process_1178_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_QuantAct_1_c_U0_U(start_for_softmax_QuantAct_1_c_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_divide_preci_U0_U(start_for_softmax_divide_preci_U0)' using Shift Registers.
Command       ap_source done; 44.37 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.14 sec.
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kernel_4 xml_exists=0
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_3.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_2.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_1.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_read_data.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_subtract_max.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_process_1178.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_divide_preci.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_write_out.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_3.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_2.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_1.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_read_data.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_subtract_max.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_process_1178.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_divide_preci.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_write_out.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_3.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_2.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_1.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_read_data.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_subtract_max.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_process_1178.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_divide_preci.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_write_out.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.compgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.constraint.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=20
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=869 #gSsdmPorts=20
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.constraint.tcl 
Execute       sc_get_clocks kernel_4 
Execute       source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:19:35 ; elapsed = 00:20:23 . Memory (MB): peak = 1994.711 ; gain = 1561.004 ; free physical = 6851 ; free virtual = 99312
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_4.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_4.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_4.
Command     autosyn done; 602.84 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 1222.34 sec.
Command ap_source done; 1222.76 sec.
Execute cleanup_all 
Command cleanup_all done; 0.78 sec.
INFO-FLOW: Workspace /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1 opened at Tue Feb 07 00:16:35 EST 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.14 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu19eg-ffvc1760-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu19eg:-ffvc1760:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu19eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.32 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kernel_4 xml_exists=1
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_3.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_2.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_1.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_read_data.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_subtract_max.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_process_1178.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_divide_preci.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_write_out.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_3.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_2.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_1.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_read_data.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_subtract_max.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_process_1178.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_divide_preci.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_write_out.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulArbit.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulQuant.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadA.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulReadB.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_3.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_2.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu_1.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulCompu.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulWrite.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/AttentionMatmulSoftm.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_read_data.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_subtract_max.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_process_1178.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_QuantAct_1_c.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_divide_preci.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/softmax_write_out.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.compgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.constraint.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=20
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=20
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=kernel_4
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=kernel_4
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.rtl_wrap.cfg.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.constraint.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.constraint.tcl 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/kernel_4.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.14 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec /home/andy/Desktop/feb7_kern4/kern_4_pe8/kern_4/solution1/impl/ip/pack.sh
Command   export_design done; 18.65 sec.
Command ap_source done; 18.97 sec.
Execute cleanup_all 
