{"version":3,"sources":["../../src/cpu/ret.ts"],"names":["createRet","opCode","InstructionDefinition","loadRegister","readMemoryWord","storeInRegister","incrementRegister","internalDelay"],"mappings":";;;;;;;AAAA;;AAEO,IAAMA,SAAS,GAAG,SAAZA,SAAY,CAACC,MAAD;AAAA,SACvB,IAAIC,mCAAJ,CAA0BD,MAA1B,EAAkC,KAAlC,EACGE,YADH,CACgB,IADhB,EAEGC,cAFH,GAGGC,eAHH,CAGmB,IAHnB,EAIGC,iBAJH,CAIqB,IAJrB,EAKGA,iBALH,CAKqB,IALrB,EAMGC,aANH,EADuB;AAAA,CAAlB","sourcesContent":["import { Instruction, InstructionDefinition, OpCode } from \"./instructions\";\n\nexport const createRet = (opCode: OpCode): Instruction =>\n  new InstructionDefinition(opCode, 'RET')\n    .loadRegister('sp')\n    .readMemoryWord()\n    .storeInRegister('pc')\n    .incrementRegister('sp')\n    .incrementRegister('sp')\n    .internalDelay();\n"],"file":"ret.js"}