Model {
  Name			  "counter_test_16_ip"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.38"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Mon Oct 13 13:07:36 2008"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "tfiliba"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Nov 19 17:41:02 2008"
  ModelVersionFormat	  "1.%<AutoIncrement:38>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "6000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      Step
      Time		      "1"
      Before		      "0"
      After		      "1"
      SampleTime	      "-1"
      VectorParams1D	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "counter_test_16_ip"
    Location		    [0, 42, 1432, 874]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "80"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [207, 23, 258, 73]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2P"
      part		      "xc2vp50"
      speed		      "-7"
      package		      "ff1152"
      synthesis_tool	      "XST"
      directory		      "./counter_test_16_ip/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "5"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "16x2_gbe"
      Ports		      [3, 2]
      Position		      [1475, 238, 1585, 342]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"16x2_gbe"
	Location		[2, 70, 1422, 834]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"64"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [25, 973, 55, 987]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [135, 1023, 165, 1037]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sys_counter"
	  Position		  [970, 1305, 1000, 1320]
	  Orientation		  "up"
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "8_ip_ctr"
	  Ports			  [1, 1]
	  Position		  [1445, 763, 1555, 817]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "8_ip_ctr"
	    Location		    [588, 288, 948, 750]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Count"
	      Position		      [95, 25, 125, 40]
	      Orientation	      "down"
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [25, 90, 55, 120]
	      ShowName		      off
	      Value		      "4000"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant10"
	      Position		      [25, 270, 55, 300]
	      ShowName		      off
	      Value		      "4000"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant11"
	      Position		      [25, 315, 55, 345]
	      ShowName		      off
	      Value		      "4000"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant12"
	      Position		      [25, 360, 55, 390]
	      ShowName		      off
	      Value		      "4000"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant13"
	      Position		      [25, 405, 55, 435]
	      ShowName		      off
	      Value		      "4000"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      Position		      [25, 135, 55, 165]
	      ShowName		      off
	      Value		      "4000"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [25, 180, 55, 210]
	      ShowName		      off
	      Value		      "4000"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant4"
	      Position		      [25, 225, 55, 255]
	      ShowName		      off
	      Value		      "4000"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter1"
	      Ports		      [1, 1]
	      Position		      [125, 47, 170, 73]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "3"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [9, 1]
	      Position		      [260, 45, 280, 435]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "8"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_ip0"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 90, 185, 120]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "counter_test_16_ip_16x2_gbe_8_ip_ctr_re"
"g_ip0_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_ip1"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 135, 185, 165]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "counter_test_16_ip_16x2_gbe_8_ip_ctr_re"
"g_ip1_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_ip2"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 180, 185, 210]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "counter_test_16_ip_16x2_gbe_8_ip_ctr_re"
"g_ip2_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_ip3"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 225, 185, 255]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "counter_test_16_ip_16x2_gbe_8_ip_ctr_re"
"g_ip3_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_ip4"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 270, 185, 300]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "counter_test_16_ip_16x2_gbe_8_ip_ctr_re"
"g_ip4_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_ip5"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 315, 185, 345]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "counter_test_16_ip_16x2_gbe_8_ip_ctr_re"
"g_ip5_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_ip6"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 360, 185, 390]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "counter_test_16_ip_16x2_gbe_8_ip_ctr_re"
"g_ip6_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_ip7"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 405, 185, 435]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "counter_test_16_ip_16x2_gbe_8_ip_ctr_re"
"g_ip7_user_data_out"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ip"
	      Position		      [305, 233, 335, 247]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "reg_ip0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reg_ip0"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "reg_ip1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "reg_ip2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "reg_ip3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reg_ip1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "reg_ip2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "reg_ip3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Constant10"
	      SrcPort		      1
	      DstBlock		      "reg_ip4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reg_ip4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Constant11"
	      SrcPort		      1
	      DstBlock		      "reg_ip5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reg_ip5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Constant12"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "reg_ip6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reg_ip6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Constant13"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "reg_ip7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reg_ip7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Count"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Counter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ip"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "8_ip_ctr1"
	  Ports			  [1, 1]
	  Position		  [1470, 1393, 1580, 1447]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "8_ip_ctr1"
	    Location		    [588, 288, 948, 750]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Count"
	      Position		      [95, 25, 125, 40]
	      Orientation	      "down"
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [25, 90, 55, 120]
	      ShowName		      off
	      Value		      "4000"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant10"
	      Position		      [25, 270, 55, 300]
	      ShowName		      off
	      Value		      "4000"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant11"
	      Position		      [25, 315, 55, 345]
	      ShowName		      off
	      Value		      "4000"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant12"
	      Position		      [25, 360, 55, 390]
	      ShowName		      off
	      Value		      "4000"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant13"
	      Position		      [25, 405, 55, 435]
	      ShowName		      off
	      Value		      "4000"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      Position		      [25, 135, 55, 165]
	      ShowName		      off
	      Value		      "4000"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [25, 180, 55, 210]
	      ShowName		      off
	      Value		      "4000"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant4"
	      Position		      [25, 225, 55, 255]
	      ShowName		      off
	      Value		      "4000"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter1"
	      Ports		      [1, 1]
	      Position		      [125, 47, 170, 73]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "3"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [9, 1]
	      Position		      [260, 45, 280, 435]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "8"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_ip0"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 90, 185, 120]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "counter_test_16_ip_16x2_gbe_8_ip_ctr1_r"
"eg_ip0_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_ip1"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 135, 185, 165]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "counter_test_16_ip_16x2_gbe_8_ip_ctr1_r"
"eg_ip1_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_ip2"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 180, 185, 210]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "counter_test_16_ip_16x2_gbe_8_ip_ctr1_r"
"eg_ip2_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_ip3"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 225, 185, 255]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "counter_test_16_ip_16x2_gbe_8_ip_ctr1_r"
"eg_ip3_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_ip4"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 270, 185, 300]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "counter_test_16_ip_16x2_gbe_8_ip_ctr1_r"
"eg_ip4_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_ip5"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 315, 185, 345]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "counter_test_16_ip_16x2_gbe_8_ip_ctr1_r"
"eg_ip5_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_ip6"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 360, 185, 390]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "counter_test_16_ip_16x2_gbe_8_ip_ctr1_r"
"eg_ip6_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reg_ip7"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 405, 185, 435]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "counter_test_16_ip_16x2_gbe_8_ip_ctr1_r"
"eg_ip7_user_data_out"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ip"
	      Position		      [305, 233, 335, 247]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "reg_ip0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reg_ip0"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "reg_ip1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "reg_ip2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "reg_ip3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reg_ip1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "reg_ip2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "reg_ip3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Constant10"
	      SrcPort		      1
	      DstBlock		      "reg_ip4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reg_ip4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Constant11"
	      SrcPort		      1
	      DstBlock		      "reg_ip5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reg_ip5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Constant12"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "reg_ip6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reg_ip6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Constant13"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "reg_ip7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reg_ip7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Count"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Counter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ip"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [1345, 935, 1375, 965]
	  ShowName		  off
	  Value			  "4000"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  Position		  [1345, 1560, 1375, 1590]
	  ShowName		  off
	  Value			  "4000"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Expression"
	  Ports			  [2, 1]
	  Position		  [1665, 734, 1710, 761]
	  ShowName		  off
	  FontSize		  10
	  SourceBlock		  "xbsIndex_r3/Expression"
	  SourceType		  "Xilinx Expression Block"
	  expression		  "a & ~b"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Expression1"
	  Ports			  [2, 1]
	  Position		  [1690, 1364, 1735, 1391]
	  ShowName		  off
	  FontSize		  10
	  SourceBlock		  "xbsIndex_r3/Expression"
	  SourceType		  "Xilinx Expression Block"
	  expression		  "a & ~b"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [2010, 114, 2065, 136]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [340, 1179, 395, 1201]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [340, 1099, 395, 1121]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [340, 1139, 395, 1161]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out31"
	  Ports			  [1, 1]
	  Position		  [855, 189, 910, 211]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out35"
	  Ports			  [1, 1]
	  Position		  [855, 229, 910, 251]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out36"
	  Ports			  [1, 1]
	  Position		  [2010, 34, 2065, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out37"
	  Ports			  [1, 1]
	  Position		  [2010, 74, 2065, 96]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [855, 149, 910, 171]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [2000, 944, 2055, 966]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [340, 1219, 395, 1241]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [2000, 864, 2055, 886]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out9"
	  Ports			  [1, 1]
	  Position		  [2000, 904, 2055, 926]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [1685, 828, 1715, 852]
	  ShowName		  off
	  FontSize		  10
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [1695, 1458, 1725, 1482]
	  ShowName		  off
	  FontSize		  10
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [1590, 823, 1635, 867]
	  FontSize		  10
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [1615, 1453, 1660, 1497]
	  FontSize		  10
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope1"
	  Ports			  [3]
	  Position		  [2095, 25, 2165, 145]
	  Location		  [5, 49, 1437, 865]
	  Open			  on
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  TimeRange		  "10000"
	  YMin			  "0~0~-5"
	  YMax			  "1~1~40"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope3"
	  Ports			  [4]
	  Position		  [435, 1089, 495, 1251]
	  Location		  [5, 50, 1435, 864]
	  Open			  off
	  NumInputPorts		  "4"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	  }
	  TimeRange		  "6000"
	  YMin			  "0~0~-1~0"
	  YMax			  "1~65~1~65"
	  SaveName		  "ScopeData4"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope7"
	  Ports			  [3]
	  Position		  [945, 139, 995, 261]
	  Location		  [5, 49, 1445, 873]
	  Open			  on
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "0~0~0"
	  YMax			  "1~275~1"
	  SaveName		  "ScopeData1"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope8"
	  Ports			  [3]
	  Position		  [2090, 856, 2155, 974]
	  Location		  [5, 49, 1445, 873]
	  Open			  on
	  NumInputPorts		  "3"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  TimeRange		  "6000            "
	  YMin			  "0~0~0"
	  YMax			  "1~1~5250"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [1545, 936, 1590, 964]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  Ports			  [1, 1]
	  Position		  [1545, 1561, 1590, 1589]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [2055, 605, 2075, 625]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [2055, 630, 2075, 650]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator10"
	  Position		  [2030, 1260, 2050, 1280]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator11"
	  Position		  [2030, 1285, 2050, 1305]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator12"
	  Position		  [2030, 1310, 2050, 1330]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator13"
	  Position		  [2030, 1335, 2050, 1355]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator14"
	  Position		  [2030, 1360, 2050, 1380]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator15"
	  Position		  [2030, 1385, 2050, 1405]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator16"
	  Position		  [2030, 1410, 2050, 1430]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator17"
	  Position		  [2030, 1435, 2050, 1455]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator18"
	  Position		  [330, 995, 350, 1015]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [2055, 655, 2075, 675]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [2055, 680, 2075, 700]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  Position		  [2055, 705, 2075, 725]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  Position		  [2055, 730, 2075, 750]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  Position		  [2055, 755, 2075, 775]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  Position		  [2055, 780, 2075, 800]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  Position		  [2055, 805, 2075, 825]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator9"
	  Position		  [2030, 1235, 2050, 1255]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bs_delay1"
	  Ports			  [1, 1]
	  Position		  [1385, 714, 1410, 736]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bs_delay2"
	  Ports			  [1, 1]
	  Position		  [1125, 619, 1150, 641]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bs_delay3"
	  Ports			  [1, 1]
	  Position		  [1385, 619, 1410, 641]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bs_delay4"
	  Ports			  [1, 1]
	  Position		  [1385, 1344, 1410, 1366]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bs_delay5"
	  Ports			  [1, 1]
	  Position		  [1125, 1249, 1150, 1271]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bs_delay6"
	  Ports			  [1, 1]
	  Position		  [1385, 1249, 1410, 1271]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bs_delay7"
	  Ports			  [1, 1]
	  Position		  [1049, 1015, 1071, 1040]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "64"
	  reg_retiming		  off
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns_mux_en0"
	  Ports			  [0, 1]
	  Position		  [400, 332, 445, 348]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns_mux_en1"
	  Ports			  [0, 1]
	  Position		  [120, 907, 165, 923]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns_mux_rel0"
	  Ports			  [0, 1]
	  Position		  [565, 342, 610, 358]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "127"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "7"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns_zero_10GbE0"
	  Ports			  [0, 1]
	  Position		  [1650, 588, 1710, 612]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns_zero_10GbE1"
	  Ports			  [0, 1]
	  Position		  [1650, 1218, 1710, 1242]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns_zero_ip"
	  Ports			  [0, 1]
	  Position		  [1490, 843, 1550, 867]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns_zero_ip1"
	  Ports			  [0, 1]
	  Position		  [1515, 1473, 1575, 1497]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cnt_mux0"
	  Ports			  [2, 1]
	  Position		  [480, 302, 530, 353]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "7"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "led0_10gbe_up0"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [2085, 575, 2185, 605]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "iBOB:led"
	  io_dir		  "out"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "1"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "led0_10gbe_up1"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [2055, 1205, 2155, 1235]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "iBOB:led"
	  io_dir		  "out"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "2"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_counter_data0"
	  Ports			  [3, 1]
	  Position		  [1185, 566, 1235, 694]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_counter_data1"
	  Ports			  [3, 1]
	  Position		  [1185, 1196, 1235, 1324]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "negedge_10GbE0"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [1380, 741, 1415, 759]
	  SourceBlock		  "casper_library/Misc/negedge"
	  SourceType		  "negedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "negedge_10GbE1"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [1380, 1371, 1415, 1389]
	  SourceBlock		  "casper_library/Misc/negedge"
	  SourceType		  "negedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge_10GbE0"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [1170, 716, 1205, 734]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge_10GbE1"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [1175, 1346, 1210, 1364]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "pulse_ext_10GbE0"
	  Ports			  [1, 1]
	  Position		  [1275, 716, 1310, 734]
	  SourceBlock		  "casper_library/Misc/pulse_ext"
	  SourceType		  "pulse_ext"
	  ShowPortLabels	  on
	  pulse_len		  "65"
	}
	Block {
	  BlockType		  Reference
	  Name			  "pulse_ext_10GbE1"
	  Ports			  [1, 1]
	  Position		  [1275, 1346, 1310, 1364]
	  SourceBlock		  "casper_library/Misc/pulse_ext"
	  SourceType		  "pulse_ext"
	  ShowPortLabels	  on
	  pulse_len		  "65"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reg_port0"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1405, 935, 1505, 965]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "counter_test_16_ip_16x2_gbe_reg_port0_user_"
"data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reg_port1"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1405, 1560, 1505, 1590]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "counter_test_16_ip_16x2_gbe_reg_port1_user_"
"data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rel0"
	  Ports			  [2, 1]
	  Position		  [655, 318, 700, 362]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "reorder"
	  Ports			  [3, 3]
	  Position		  [205, 969, 300, 1041]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "order=2"
	  AncestorBlock		  "casper_library/Reorder/reorder"
	  UserDataPersistent	  on
	  UserData		  "DataTag1"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "reorder"
	  MaskPromptString	  "Output Order:|Number of inputs|BRAM Latency"
"|Map Latency|Double Buffer"
	  MaskStyleString	  "edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskVarAliasString	  ",,,,"
	  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;map_late"
"ncy=@4;double_buffer=@5;"
	  MaskInitialization	  "reorder_init(gcb, ...\n    'map', map, ..."
"\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ...\n    '"
"map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "[0 1 2 3 64 65 66 67 128 129 130 131 192 19"
"3 194 195 256 257 258 259 320 321 322 323 384 385 386 387 448 449 450 451 512"
" 513 514 515 576 577 578 579 640 641 642 643 704 705 706 707 768 769 770 771 "
"832 833 834 835 896 897 898 899 960 961 962 963 4 5 6 7 68 69 70 71 132 133 1"
"34 135 196 197 198 199 260 261 262 263 324 325 326 327 388 389 390 391 452 45"
"3 454 455 516 517 518 519 580 581 582 583 644 645 646 647 708 709 710 711 772"
" 773 774 775 836 837 838 839 900 901 902 903 964 965 966 967 8 9 10 11 72 73 "
"74 75 136 137 138 139 200 201 202 203 264 265 266 267 328 329 330 331 392 393"
" 394 395 456 457 458 459 520 521 522 523 584 585 586 587 648 649 650 651 712 "
"713 714 715 776 777 778 779 840 841 842 843 904 905 906 907 968 969 970 971 1"
"2 13 14 15 76 77 78 79 140 141 142 143 204 205 206 207 268 269 270 271 332 33"
"3 334 335 396 397 398 399 460 461 462 463 524 525 526 527 588 589 590 591 652"
" 653 654 655 716 717 718 719 780 781 782 783 844 845 846 847 908 909 910 911 "
"972 973 974 975 16 17 18 19 80 81 82 83 144 145 146 147 208 209 210 211 272 2"
"73 274 275 336 337 338 339 400 401 402 403 464 465 466 467 528 529 530 531 59"
"2 593 594 595 656 657 658 659 720 721 722 723 784 785 786 787 848 849 850 851"
" 912 913 914 915 976 977 978 979 20 21 22 23 84 85 86 87 148 149 150 151 212 "
"213 214 215 276 277 278 279 340 341 342 343 404 405 406 407 468 469 470 471 5"
"32 533 534 535 596 597 598 599 660 661 662 663 724 725 726 727 788 789 790 79"
"1 852 853 854 855 916 917 918 919 980 981 982 983 24 25 26 27 88 89 90 91 152"
" 153 154 155 216 217 218 219 280 281 282 283 344 345 346 347 408 409 410 411 "
"472 473 474 475 536 537 538 539 600 601 602 603 664 665 666 667 728 729 730 7"
"31 792 793 794 795 856 857 858 859 920 921 922 923 984 985 986 987 28 29 30 3"
"1 92 93 94 95 156 157 158 159 220 221 222 223 284 285 286 287 348 349 350 351"
" 412 413 414 415 476 477 478 479 540 541 542 543 604 605 606 607 668 669 670 "
"671 732 733 734 735 796 797 798 799 860 861 862 863 924 925 926 927 988 989 9"
"90 991 32 33 34 35 96 97 98 99 160 161 162 163 224 225 226 227 288 289 290 29"
"1 352 353 354 355 416 417 418 419 480 481 482 483 544 545 546 547 608 609 610"
" 611 672 673 674 675 736 737 738 739 800 801 802 803 864 865 866 867 928 929 "
"930 931 992 993 994 995 36 37 38 39 100 101 102 103 164 165 166 167 228 229 2"
"30 231 292 293 294 295 356 357 358 359 420 421 422 423 484 485 486 487 548 54"
"9 550 551 612 613 614 615 676 677 678 679 740 741 742 743 804 805 806 807 868"
" 869 870 871 932 933 934 935 996 997 998 999 40 41 42 43 104 105 106 107 168 "
"169 170 171 232 233 234 235 296 297 298 299 360 361 362 363 424 425 426 427 4"
"88 489 490 491 552 553 554 555 616 617 618 619 680 681 682 683 744 745 746 74"
"7 808 809 810 811 872 873 874 875 936 937 938 939 1000 1001 1002 1003 44 45 4"
"6 47 108 109 110 111 172 173 174 175 236 237 238 239 300 301 302 303 364 365 "
"366 367 428 429 430 431 492 493 494 495 556 557 558 559 620 621 622 623 684 6"
"85 686 687 748 749 750 751 812 813 814 815 876 877 878 879 940 941 942 943 10"
"04 1005 1006 1007 48 49 50 51 112 113 114 115 176 177 178 179 240 241 242 243"
" 304 305 306 307 368 369 370 371 432 433 434 435 496 497 498 499 560 561 562 "
"563 624 625 626 627 688 689 690 691 752 753 754 755 816 817 818 819 880 881 8"
"82 883 944 945 946 947 1008 1009 1010 1011 52 53 54 55 116 117 118 119 180 18"
"1 182 183 244 245 246 247 308 309 310 311 372 373 374 375 436 437 438 439 500"
" 501 502 503 564 565 566 567 628 629 630 631 692 693 694 695 756 757 758 759 "
"820 821 822 823 884 885 886 887 948 949 950 951 1012 1013 1014 1015 56 57 58 "
"59 120 121 122 123 184 185 186 187 248 249 250 251 312 313 314 315 376 377 37"
"8 379 440 441 442 443 504 505 506 507 568 569 570 571 632 633 634 635 696 697"
" 698 699 760 761 762 763 824 825 826 827 888 889 890 891 952 953 954 955 1016"
" 1017 1018 1019 60 61 62 63 124 125 126 127 188 189 190 191 252 253 254 255 3"
"16 317 318 319 380 381 382 383 444 445 446 447 508 509 510 511 572 573 574 57"
"5 636 637 638 639 700 701 702 703 764 765 766 767 828 829 830 831 892 893 894"
" 895 956 957 958 959 1020 1021 1022 1023]|1|2|1|0"
	  MaskTabNameString	  ",,,,"
	  System {
	    Name		    "reorder"
	    Location		    [142, 158, 899, 463]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [40, 63, 70, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [25, 118, 55, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din0"
	      Position		      [495, 83, 525, 97]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [95, 56, 145, 109]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "11"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "2047"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [415, 36, 440, 104]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [170, 37, 200, 53]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [170, 77, 200, 93]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "10"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram0"
	      Ports		      [3, 1]
	      Position		      [615, 63, 680, 117]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "1024"
	      initVector	      "sin(pi*(0:15)/16)"
	      write_mode	      "Read Before Write"
	      latency		      "2"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_d0"
	      Ports		      [1, 1]
	      Position		      [305, 77, 345, 93]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_din0"
	      Ports		      [1, 1]
	      Position		      [550, 80, 590, 100]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_map1"
	      Ports		      [1, 1]
	      Position		      [305, 175, 345, 195]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0*map_latency"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_sel"
	      Ports		      [1, 1]
	      Position		      [305, 37, 345, 53]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_valid"
	      Ports		      [1, 1]
	      Position		      [495, 13, 525, 27]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_we"
	      Ports		      [1, 1]
	      Position		      [305, 115, 345, 135]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "map1"
	      Ports		      [1, 1]
	      Position		      [230, 175, 270, 195]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "1024"
	      initVector	      "[0 1 2 3 64 65 66 67 128 129 130 131 19"
"2 193 194 195 256 257 258 259 320 321 322 323 384 385 386 387 448 449 450 451"
" 512 513 514 515 576 577 578 579 640 641 642 643 704 705 706 707 768 769 770 "
"771 832 833 834 835 896 897 898 899 960 961 962 963 4 5 6 7 68 69 70 71 132 1"
"33 134 135 196 197 198 199 260 261 262 263 324 325 326 327 388 389 390 391 45"
"2 453 454 455 516 517 518 519 580 581 582 583 644 645 646 647 708 709 710 711"
" 772 773 774 775 836 837 838 839 900 901 902 903 964 965 966 967 8 9 10 11 72"
" 73 74 75 136 137 138 139 200 201 202 203 264 265 266 267 328 329 330 331 392"
" 393 394 395 456 457 458 459 520 521 522 523 584 585 586 587 648 649 650 651 "
"712 713 714 715 776 777 778 779 840 841 842 843 904 905 906 907 968 969 970 9"
"71 12 13 14 15 76 77 78 79 140 141 142 143 204 205 206 207 268 269 270 271 33"
"2 333 334 335 396 397 398 399 460 461 462 463 524 525 526 527 588 589 590 591"
" 652 653 654 655 716 717 718 719 780 781 782 783 844 845 846 847 908 909 910 "
"911 972 973 974 975 16 17 18 19 80 81 82 83 144 145 146 147 208 209 210 211 2"
"72 273 274 275 336 337 338 339 400 401 402 403 464 465 466 467 528 529 530 53"
"1 592 593 594 595 656 657 658 659 720 721 722 723 784 785 786 787 848 849 850"
" 851 912 913 914 915 976 977 978 979 20 21 22 23 84 85 86 87 148 149 150 151 "
"212 213 214 215 276 277 278 279 340 341 342 343 404 405 406 407 468 469 470 4"
"71 532 533 534 535 596 597 598 599 660 661 662 663 724 725 726 727 788 789 79"
"0 791 852 853 854 855 916 917 918 919 980 981 982 983 24 25 26 27 88 89 90 91"
" 152 153 154 155 216 217 218 219 280 281 282 283 344 345 346 347 408 409 410 "
"411 472 473 474 475 536 537 538 539 600 601 602 603 664 665 666 667 728 729 7"
"30 731 792 793 794 795 856 857 858 859 920 921 922 923 984 985 986 987 28 29 "
"30 31 92 93 94 95 156 157 158 159 220 221 222 223 284 285 286 287 348 349 350"
" 351 412 413 414 415 476 477 478 479 540 541 542 543 604 605 606 607 668 669 "
"670 671 732 733 734 735 796 797 798 799 860 861 862 863 924 925 926 927 988 9"
"89 990 991 32 33 34 35 96 97 98 99 160 161 162 163 224 225 226 227 288 289 29"
"0 291 352 353 354 355 416 417 418 419 480 481 482 483 544 545 546 547 608 609"
" 610 611 672 673 674 675 736 737 738 739 800 801 802 803 864 865 866 867 928 "
"929 930 931 992 993 994 995 36 37 38 39 100 101 102 103 164 165 166 167 228 2"
"29 230 231 292 293 294 295 356 357 358 359 420 421 422 423 484 485 486 487 54"
"8 549 550 551 612 613 614 615 676 677 678 679 740 741 742 743 804 805 806 807"
" 868 869 870 871 932 933 934 935 996 997 998 999 40 41 42 43 104 105 106 107 "
"168 169 170 171 232 233 234 235 296 297 298 299 360 361 362 363 424 425 426 4"
"27 488 489 490 491 552 553 554 555 616 617 618 619 680 681 682 683 744 745 74"
"6 747 808 809 810 811 872 873 874 875 936 937 938 939 1000 1001 1002 1003 44 "
"45 46 47 108 109 110 111 172 173 174 175 236 237 238 239 300 301 302 303 364 "
"365 366 367 428 429 430 431 492 493 494 495 556 557 558 559 620 621 622 623 6"
"84 685 686 687 748 749 750 751 812 813 814 815 876 877 878 879 940 941 942 94"
"3 1004 1005 1006 1007 48 49 50 51 112 113 114 115 176 177 178 179 240 241 242"
" 243 304 305 306 307 368 369 370 371 432 433 434 435 496 497 498 499 560 561 "
"562 563 624 625 626 627 688 689 690 691 752 753 754 755 816 817 818 819 880 8"
"81 882 883 944 945 946 947 1008 1009 1010 1011 52 53 54 55 116 117 118 119 18"
"0 181 182 183 244 245 246 247 308 309 310 311 372 373 374 375 436 437 438 439"
" 500 501 502 503 564 565 566 567 628 629 630 631 692 693 694 695 756 757 758 "
"759 820 821 822 823 884 885 886 887 948 949 950 951 1012 1013 1014 1015 56 57"
" 58 59 120 121 122 123 184 185 186 187 248 249 250 251 312 313 314 315 376 37"
"7 378 379 440 441 442 443 504 505 506 507 568 569 570 571 632 633 634 635 696"
" 697 698 699 760 761 762 763 824 825 826 827 888 889 890 891 952 953 954 955 "
"1016 1017 1018 1019 60 61 62 63 124 125 126 127 188 189 190 191 252 253 254 2"
"55 316 317 318 319 380 381 382 383 444 445 446 447 508 509 510 511 572 573 57"
"4 575 636 637 638 639 700 701 702 703 764 765 766 767 828 829 830 831 892 893"
" 894 895 956 957 958 959 1020 1021 1022 1023]"
	      arith_type	      "Unsigned"
	      n_bits		      "10"
	      bin_pt		      "0"
	      latency		      "1"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      distributed_mem	      on
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "post_sync_delay"
	      Ports		      [1, 1]
	      Position		      [135, 159, 155, 201]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pre_sync_delay"
	      Ports		      [1, 1]
	      Position		      [55, 159, 75, 201]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay_en"
	      Ports		      [2, 1]
	      Position		      [85, 159, 125, 201]
	      LinkData {
		BlockName		"Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/Delays/sync_delay_en"
	      SourceType	      "sync_delay_en"
	      ShowPortLabels	      on
	      DelayLen		      "1024"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [165, 173, 195, 187]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [705, 13, 735, 27]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout0"
	      Position		      [705, 83, 735, 97]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"pre_sync_delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			2
	      }
	      Branch {
		DstBlock		"sync_delay_en"
		DstPort			2
	      }
	      Branch {
		DstBlock		"delay_we"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "delay_sel"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_sel"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"delay_d0"
		DstPort			1
	      }
	      Branch {
		DstBlock		"map1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "delay_d0"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pre_sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_delay_en"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay_en"
	      SrcPort		      1
	      DstBlock		      "post_sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "post_sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_we"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"delay_valid"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bram0"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "delay_valid"
	      SrcPort		      1
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "bram0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din0"
	      SrcPort		      1
	      DstBlock		      "delay_din0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_din0"
	      SrcPort		      1
	      DstBlock		      "bram0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bram0"
	      SrcPort		      1
	      DstBlock		      "dout0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "map1"
	      SrcPort		      1
	      DstBlock		      "delay_map1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_map1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "ten_GbE0"
	  Tag			  "xps:tengbe"
	  Ports			  [8, 10]
	  Position		  [1865, 571, 2005, 834]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/ten_GbE"
	  SourceType		  "ten_GbE"
	  ShowPortLabels	  on
	  port			  "iBOB:0"
	  mac_lite		  on
	  show_param		  on
	  pre_emph		  "2"
	  swing			  "800"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ten_GbE1"
	  Tag			  "xps:tengbe"
	  Ports			  [8, 10]
	  Position		  [1865, 1201, 2005, 1464]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/ten_GbE"
	  SourceType		  "ten_GbE"
	  ShowPortLabels	  on
	  port			  "iBOB:1"
	  mac_lite		  on
	  show_param		  on
	  pre_emph		  "2"
	  swing			  "800"
	}
	Block {
	  BlockType		  Outport
	  Name			  "led_up0"
	  Position		  [2210, 583, 2240, 597]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "led_up1"
	  Position		  [2180, 1213, 2210, 1227]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sys_counter"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    DstBlock		    "mux_counter_data1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -630]
	    DstBlock		    "mux_counter_data0"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, 120]
	    DstBlock		    "Gateway Out3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "reorder"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "reorder"
	  SrcPort		  2
	  DstBlock		  "Terminator18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out36"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE1"
	  SrcPort		  10
	  DstBlock		  "Terminator17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE1"
	  SrcPort		  9
	  DstBlock		  "Terminator16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE1"
	  SrcPort		  8
	  DstBlock		  "Terminator15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE1"
	  SrcPort		  7
	  DstBlock		  "Terminator14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE1"
	  SrcPort		  6
	  DstBlock		  "Terminator13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE1"
	  SrcPort		  5
	  DstBlock		  "Terminator12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE1"
	  SrcPort		  4
	  DstBlock		  "Terminator11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE1"
	  SrcPort		  3
	  DstBlock		  "Terminator10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE1"
	  SrcPort		  2
	  DstBlock		  "Terminator9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE0"
	  SrcPort		  10
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE0"
	  SrcPort		  9
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE0"
	  SrcPort		  8
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE0"
	  SrcPort		  7
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE0"
	  SrcPort		  6
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE0"
	  SrcPort		  5
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE0"
	  SrcPort		  4
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE0"
	  SrcPort		  3
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE0"
	  SrcPort		  2
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ten_GbE0"
	  SrcPort		  1
	  DstBlock		  "led0_10gbe_up0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg_port0"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Slice1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "reg_port0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [135, 0; 0, -230]
	  DstBlock		  "ten_GbE0"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "cns_zero_10GbE0"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    DstBlock		    "ten_GbE0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 210]
	    DstBlock		    "ten_GbE0"
	    DstPort		    8
	  }
	}
	Line {
	  SrcBlock		  "mux_counter_data0"
	  SrcPort		  1
	  DstBlock		  "bs_delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cnt_mux0"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "rel0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -130]
	    DstBlock		    "Gateway Out31"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "cns_mux_en0"
	  SrcPort		  1
	  DstBlock		  "cnt_mux0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out37"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pulse_ext_10GbE0"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "bs_delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "negedge_10GbE0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "negedge_10GbE0"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "8_ip_ctr"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [210, 0]
	    Branch {
	      Points		      [0, 85]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -10]
	      DstBlock		      "Expression"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "cns_mux_rel0"
	  SrcPort		  1
	  DstBlock		  "rel0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "rel0"
	  SrcPort		  1
	  Points		  [0, 0; 40, 0]
	  Branch {
	    Points		    [315, 0; 0, 250]
	    Branch {
	      DstBlock		      "mux_counter_data0"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 135]
	      Branch {
		DstBlock		"posedge_10GbE0"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bs_delay7"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    Points		    [0, -100]
	    DstBlock		    "Gateway Out35"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "posedge_10GbE0"
	  SrcPort		  1
	  DstBlock		  "pulse_ext_10GbE0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bs_delay1"
	  SrcPort		  1
	  Points		  [295, 0; 0, -65; 95, 0]
	  Branch {
	    DstBlock		    "ten_GbE0"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -615]
	    DstBlock		    "Gateway Out36"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "bs_delay3"
	  SrcPort		  1
	  Points		  [0, 0; 380, 0]
	  Branch {
	    DstBlock		    "ten_GbE0"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -505]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out31"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out35"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope7"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "bs_delay2"
	  SrcPort		  1
	  DstBlock		  "mux_counter_data0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ten_GbE1"
	  SrcPort		  1
	  DstBlock		  "led0_10gbe_up1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg_port1"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Slice6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "reg_port1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cns_zero_10GbE1"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    DstBlock		    "ten_GbE1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 210]
	    DstBlock		    "ten_GbE1"
	    DstPort		    8
	  }
	}
	Line {
	  SrcBlock		  "mux_counter_data1"
	  SrcPort		  1
	  DstBlock		  "bs_delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pulse_ext_10GbE1"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "negedge_10GbE1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bs_delay4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "negedge_10GbE1"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "8_ip_ctr1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [215, 0]
	    Branch {
	      Points		      [0, 85]
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -10]
	      DstBlock		      "Expression1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "posedge_10GbE1"
	  SrcPort		  1
	  DstBlock		  "pulse_ext_10GbE1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bs_delay4"
	  SrcPort		  1
	  Points		  [295, 0; 0, -65; 85, 0]
	  Branch {
	    DstBlock		    "ten_GbE1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -415]
	    DstBlock		    "Gateway Out7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "bs_delay6"
	  SrcPort		  1
	  Points		  [0, 0; 370, 0]
	  Branch {
	    DstBlock		    "ten_GbE1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -305]
	    DstBlock		    "Gateway Out5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "bs_delay5"
	  SrcPort		  1
	  DstBlock		  "mux_counter_data1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bs_delay7"
	  SrcPort		  1
	  Points		  [0, 0; 0, 175]
	  Branch {
	    DstBlock		    "mux_counter_data1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 135]
	    DstBlock		    "posedge_10GbE1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope8"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "reorder"
	  SrcPort		  3
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [205, 0]
	    Branch {
	      Points		      [0, 230]
	      DstBlock		      "bs_delay5"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -400]
	      DstBlock		      "bs_delay2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 200]
	    DstBlock		    "Gateway Out6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "cns_mux_en1"
	  SrcPort		  1
	  Points		  [15, 0; 0, 90]
	  DstBlock		  "reorder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "reorder"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, 210]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -665]
	    Branch {
	      DstBlock		      "cnt_mux0"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -155]
	      DstBlock		      "Gateway Out4"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "8_ip_ctr"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [145, 0; 0, -100]
	    DstBlock		    "ten_GbE0"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "Relational"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "reorder"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 130]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "led0_10gbe_up0"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "led_up0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "led0_10gbe_up1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "led_up1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cns_zero_ip"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [15, 0; 0, -60]
	  DstBlock		  "ten_GbE0"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Expression"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Expression"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    DstBlock		    "ten_GbE0"
	    DstPort		    6
	  }
	  Branch {
	    Points		    [0, -665]
	    DstBlock		    "Gateway Out37"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "8_ip_ctr1"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [240, 0; 0, -100]
	    DstBlock		    "ten_GbE1"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Logical1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Expression1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  Points		  [250, 0; 0, -225]
	  DstBlock		  "ten_GbE1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [25, 0; 0, -60]
	  DstBlock		  "ten_GbE1"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Expression1"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    DstBlock		    "ten_GbE1"
	    DstPort		    6
	  }
	  Branch {
	    Points		    [0, -465]
	    DstBlock		    "Gateway Out9"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "cns_zero_ip1"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Annotation {
	  Name			  "Delay the valid and data signals so that\ne"
"nd-of-frame goes high for the last clock\nthat valid is high. This is a requi"
"rement for\nthe 10GbE block to work."
	  Position		  [1833, 531]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Delay the valid and data signals so that\ne"
"nd-of-frame goes high for the last clock\nthat valid is high. This is a requi"
"rement for\nthe 10GbE block to work."
	  Position		  [1833, 1161]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Counter"
      Ports		      [1, 1]
      Position		      [1220, 265, 1270, 315]
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Count Limited"
      n_bits		      "64"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "63"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      on
      period		      "1"
      load_pin		      off
      rst		      on
      en		      off
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      From
      Name		      "FromPPS"
      Position		      [605, 492, 645, 508]
      CloseFcn		      "tagdialog Close"
      GotoTag		      "PPS"
    }
    Block {
      BlockType		      From
      Name		      "FromPPSARMReset"
      Position		      [865, 131, 970, 149]
      CloseFcn		      "tagdialog Close"
      GotoTag		      "PPSARMReset"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out8"
      Ports		      [1, 1]
      Position		      [1225, 119, 1280, 141]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Goto
      Name		      "GotoPPS"
      Position		      [460, 361, 500, 379]
      GotoTag		      "PPS"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "GotoPPSARMReset"
      Position		      [1155, 480, 1265, 500]
      GotoTag		      "PPSARMReset"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope2"
      Ports		      [1]
      Position		      [1310, 106, 1355, 154]
      Location		      [6, 49, 1278, 767]
      Open		      off
      NumInputPorts	      "1"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      YMin		      "-1"
      YMax		      "1"
      SaveName		      "ScopeData3"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [140, 24, 186, 67]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      on
      hw_sys		      "iBOB"
      ibob_linux	      off
      clk_src		      "adc0_clk"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "200"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc405"
    }
    Block {
      BlockType		      Reference
      Name		      "adc"
      Tag		      "xps:adc"
      Ports		      [4, 17]
      Position		      [160, 154, 305, 416]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/adc"
      SourceType	      "adc"
      ShowPortLabels	      on
      adc_brd		      "iBOB:adc0"
      adc_clk_rate	      "800"
      adc_interleave	      off
      sample_period	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "cns_reset"
      Ports		      [0, 1]
      Position		      [770, 535, 815, 565]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "1"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Constant
      Name		      "cns_sync_period"
      Position		      [560, 105, 590, 135]
      Value		      "2048"
    }
    Block {
      BlockType		      Reference
      Name		      "ibob_lwip"
      Ports		      []
      Position		      [49, 14, 96, 57]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/ibob_lwip"
      SourceType	      "ibobethlite"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "led2_pps"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [510, 295, 610, 325]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "3"
      sample_period	      "1"
      use_single_ended	      off
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "log_arm_pps"
      Ports		      [2, 1]
      Position		      [1030, 538, 1075, 582]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "AND"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "posedge_arm"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [780, 601, 815, 619]
      SourceBlock	      "casper_library/Misc/posedge"
      SourceType	      "posedge"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "posedge_pps"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [390, 361, 425, 379]
      SourceBlock	      "casper_library/Misc/posedge"
      SourceType	      "posedge"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "pulse_ext"
      Ports		      [1, 1]
      Position		      [450, 301, 485, 319]
      SourceBlock	      "casper_library/Misc/pulse_ext"
      SourceType	      "pulse_ext"
      ShowPortLabels	      on
      pulse_len		      "10000000"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_arm"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [550, 595, 650, 625]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "counter_test_16_ip_reg_arm_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_reset_arm"
      Ports		      [3, 1]
      Position		      [885, 571, 930, 619]
      SourceBlock	      "xbsIndex_r3/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      reg_only_valid	      off
      explicit_period	      on
      period		      "1"
      rst		      on
      en		      on
      out_en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "reg_sync_period"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [670, 105, 770, 135]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "counter_test_16_ip_reg_sync_period_user_data_ou"
"t"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "sim_1pps"
      Ports		      [0, 1]
      Position		      [70, 303, 115, 337]
      Period		      "1000"
      PulseWidth	      "3"
    }
    Block {
      BlockType		      Constant
      Name		      "sim_cns"
      Position		      [75, 175, 105, 205]
      Value		      "0.1"
    }
    Block {
      BlockType		      Constant
      Name		      "sim_cns1"
      Position		      [75, 240, 105, 270]
      Value		      "0.15"
    }
    Block {
      BlockType		      Step
      Name		      "sim_step_arm"
      Position		      [475, 595, 505, 625]
      SampleTime	      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "sim_zero"
      Position		      [75, 370, 105, 400]
      Value		      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "slc_arm"
      Ports		      [1, 1]
      Position		      [695, 595, 735, 625]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "sync_generator"
      Ports		      [2, 1]
      Position		      [1010, 112, 1095, 148]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"sync_generator"
	Location		[6, 74, 729, 369]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "period"
	  Position		  [90, 188, 120, 202]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "reset"
	  Position		  [450, 48, 480, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [395, 70, 440, 110]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [175, 53, 225, 107]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "1"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [510, 58, 555, 102]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [295, 68, 340, 112]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a>=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns"
	  Ports			  [0, 1]
	  Position		  [85, 235, 130, 265]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "4"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "3"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "period_sub"
	  Ports			  [2, 1]
	  Position		  [185, 182, 235, 233]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Subtraction"
	  precision		  "User Defined"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_core		  on
	  pipeline		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [590, 71, 625, 89]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  Position		  [650, 73, 680, 87]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -50; -445, 0; 0, 50]
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "posedge"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "reset"
	  SrcPort		  1
	  Points		  [5, 0; 0, 15]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "period"
	  SrcPort		  1
	  DstBlock		  "period_sub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "period_sub"
	  SrcPort		  1
	  Points		  [25, 0; 0, -110]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "cns"
	  SrcPort		  1
	  Points		  [15, 0; 0, -30]
	  DstBlock		  "period_sub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "sync"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "sync_or"
      Ports		      [4, 1]
      Position		      [330, 337, 365, 398]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "OR"
      inputs		      "4"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "1"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "system_counter"
      Ports		      [1, 1]
      Position		      [1215, 535, 1265, 585]
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Free Running"
      n_bits		      "64"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      on
      en		      off
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Line {
      SrcBlock		      "reg_arm"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "slc_arm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "cns_reset"
      SrcPort		      1
      Points		      [15, 0; 0, 30]
      DstBlock		      "reg_reset_arm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_reset_arm"
      SrcPort		      1
      Points		      [40, 0; 0, -25]
      DstBlock		      "log_arm_pps"
      DstPort		      2
    }
    Line {
      SrcBlock		      "FromPPS"
      SrcPort		      1
      Points		      [225, 0; 0, 50]
      DstBlock		      "log_arm_pps"
      DstPort		      1
    }
    Line {
      SrcBlock		      "log_arm_pps"
      SrcPort		      1
      Points		      [0, 0; 20, 0]
      Branch {
	Points			[0, 95; -240, 0; 0, -60]
	DstBlock		"reg_reset_arm"
	DstPort			2
      }
      Branch {
	DstBlock		"system_counter"
	DstPort			1
      }
      Branch {
	Points			[0, -70]
	DstBlock		"GotoPPSARMReset"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "slc_arm"
      SrcPort		      1
      DstBlock		      "posedge_arm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "posedge_arm"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_reset_arm"
      DstPort		      3
    }
    Line {
      SrcBlock		      "sim_step_arm"
      SrcPort		      1
      DstBlock		      "reg_arm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_sync_period"
      SrcPort		      1
      DstBlock		      "sync_generator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_generator"
      SrcPort		      1
      Points		      [0, 0; 50, 0]
      Branch {
	DstBlock		"Gateway Out8"
	DstPort			1
      }
      Branch {
	Points			[0, 125]
	Branch {
	  Points		  [0, 35]
	  DstBlock		  "Counter"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "16x2_gbe"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "cns_sync_period"
      SrcPort		      1
      DstBlock		      "reg_sync_period"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out8"
      SrcPort		      1
      DstBlock		      "Scope2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FromPPSARMReset"
      SrcPort		      1
      DstBlock		      "sync_generator"
      DstPort		      2
    }
    Line {
      SrcBlock		      "sim_zero"
      SrcPort		      1
      Points		      [0, 0; 25, 0]
      Branch {
	DstBlock		"adc"
	DstPort			4
      }
      Branch {
	Points			[0, -65]
	DstBlock		"adc"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      13
      Points		      [0, 0]
      DstBlock		      "sync_or"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      14
      Points		      [0, 0]
      DstBlock		      "sync_or"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      15
      Points		      [0, 0]
      DstBlock		      "sync_or"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      16
      Points		      [0, 0]
      DstBlock		      "sync_or"
      DstPort		      4
    }
    Line {
      SrcBlock		      "sync_or"
      SrcPort		      1
      DstBlock		      "posedge_pps"
      DstPort		      1
    }
    Line {
      SrcBlock		      "posedge_pps"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	DstBlock		"GotoPPS"
	DstPort			1
      }
      Branch {
	DstBlock		"pulse_ext"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "pulse_ext"
      SrcPort		      1
      DstBlock		      "led2_pps"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sim_cns"
      SrcPort		      1
      DstBlock		      "adc"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sim_cns1"
      SrcPort		      1
      DstBlock		      "adc"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Counter"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "16x2_gbe"
      DstPort		      2
    }
    Line {
      SrcBlock		      "system_counter"
      SrcPort		      1
      Points		      [190, 0]
      DstBlock		      "16x2_gbe"
      DstPort		      3
    }
    Annotation {
      Name		      "ARM/PPS Reset Circuit\n1. User sets ARM high at"
" half-second\n2. 1PPS arrives.\n3. PPSARMReset signal goes high for one clock"
" on the 1PPS\n4. ARM is reset, and won't go high again until user brings it l"
"ow then high"
      Position		      [695, 703]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
  }
}
MatData {
  NumRecords		  2
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 M=&<!P"
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    :!H   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X    ("
"#0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@ "
"  !S:&%R960       !C;VUP:6QA=&EO;@ .    \" 0   8    (     @         %    \"  "
"   $    !     0         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!"
"I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?"
"=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X  "
"  X    !@    @    $          4    (     0    <    !         !     '    =&%R9V"
"5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P"
"    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (  "
"   0    (    !          X   !     !@    @    $          4    (     0    L    "
"!         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4 "
"   (     0    L    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@  "
"  @    !          4    (     0    (    !          X    X    !@    @    $     "
"     4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (  "
"  !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #    "
" &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     "
"8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@"
"    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!"
"I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $    "
"     $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !      "
"    %    \"     $    #     0         0  , ;V9F  X   \"@\"   !@    @    \"    "
"      4    (     0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E="
"#( #@   . #   &    \"     (         !0    @    !     0    $         !0 $ !   "
"  !    P    'AI;&EN>&9A;6EL>0    !P87)T                <W!E960              '"
"!A8VMA9V4           !S>6YT:&5S:7-?=&]O;   9&ER96-T;W)Y         '1E<W1B96YC:  "
"       !S>7-C;&M?<&5R:6]D    8V]R95]G96YE<F%T:6]N ')U;E]C;W)E9V5N      !E=F%L"
"7V9I96QD        8VQO8VM?;&]C          X    X    !@    @    $          4    ( "
"    0    @    !         !     (    5FER=&5X,E .    .     8    (    !         "
" %    \"     $    '     0         0    !P   'AC,G9P-3  #@   #     &    \"    "
" 0         !0    @    !     @    $         $  \" \"TW   .    .     8    (    "
"!          %    \"     $    &     0         0    !@   &9F,3$U,@  #@   #     &"
"    \"     0         !0    @    !     P    $         $  # %A35  .    2     8 "
"   (    !          %    \"     $    1     0         0    $0   \"XO=6YT:71L960"
"O<WES9V5N          X    P    !@    @    $          4    (     0    ,    !    "
"     !   P!O9F8 #@   #     &    \"     0         !0    @    !     0    $     "
"    $  ! #4    .    2     8    (    !          %    \"     $    8     0      "
"   0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $        "
"  4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         "
"!0    @    !     0    $         $  ! #     .    ,     8    (    !          % "
"   \"                0         0          X   !H!   !@    @    \"          4 "
"   (     0    $    !          4 !  3     0   -$   !N9V-?8V]N9FEG            <"
"WEN=&AE<VES7VQA;F=U86=E '-Y;G1H97-I<U]T;V]L      !X:6QI;GAF86UI;'D         <&"
"%R=                    '-P965D                  !T97-T8F5N8V@             <&%"
"C:V%G90               &1I<F5C=&]R>0            !S>7-C;&M?<&5R:6]D        8VQO"
"8VM?;&]C                       .    Z     8    (     @         %    \"     $ "
"   !     0         %  0 %0    $    J    :6YC;'5D95]C;&]C:W=R87!P97( :6YC;'5D9"
"5]C9@                      #@   #@    &    \"     8         !0    @    !     "
"0    $         \"0    @           #P/PX    X    !@    @    &          4    ( "
"    0    $    !          D    (               .    ,     8    (    !         "
" %    \"     $    $     0         0  0 5DA$3 X    P    !@    @    $          "
"4    (     0    ,    !         !   P!84U0 #@   #@    &    \"     0         !0"
"    @    !    \"     $         $     @   !6:7)T97@R4 X    X    !@    @    $  "
"        4    (     0    <    !         !     '    >&,R=G U,  .    ,     8    "
"(    !          %    \"     $    \"     0         0  ( +3<   X    P    !@    "
"@    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \" "
"    0         !0    @    !    !@    $         $     8   !F9C$Q-3(   X   !0   "
" !@    @    $          4    (     0   !L    !         !     ;    +B]C;W5N=&5R"
"7W1E<W1?,39?:7 O<WES9V5N       .    ,     8    (    !          %    \"     $ "
"   !     0         0  $ -0    X    P    !@    @    $          4    (         "
"      !         !          #@    @-   &    \"     (         !0    @    !     "
"0    $         !0 $  P    !    &    '-H87)E9        &-O;7!I;&%T:6]N  X    (! "
"  !@    @    \"          4    (     0    $    !          4 !  3     0   (4   "
"!C;VUP:6QA=&EO;@          8V]M<&EL871I;VY?;'5T     '-I;75L:6YK7W!E<FEO9     !"
"I;F-R7VYE=&QI<W0         =')I;5]V8FET<P           &1B;%]O=G)D              !D"
"97!R96-A=&5D7V-O;G1R;VP     #@   #@    &    \"     0         !0    @    !    "
"!P    $         $     <   !T87)G970R  X   \"X 0  !@    @    \"          4    "
"(     0    $    !          4 !  '     0    X   !K97ES    =F%L=65S    #@   +@ "
"   &    \"     $         !0    @    !     @    $         #@   $     &    \"  "
"   0         !0    @    !    \"P    $         $     L   !(1$P@3F5T;&ES=      "
" #@   $     &    \"     0         !0    @    !    \"P    $         $     L   "
"!.1T,@3F5T;&ES=       #@   *@    &    \"     $         !0    @    !     @    "
"$         #@   #@    &    \"     0         !0    @    !    !P    $         $ "
"    <   !T87)G970Q  X    X    !@    @    $          4    (     0    <    !   "
"      !     '    =&%R9V5T,@ .    ,     8    (    !          %    \"     $    "
"!     0         0  $ ,0    X    P    !@    @    $          4    (     0    , "
"   !         !   P!O9F8 #@   $@    &    \"     0         !0    @    !    %P  "
"  $         $    !<   !%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;0 .    2     8    (    !"
"          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C"
":R!-87-K<PX    P    !@    @    $          4    (     0    ,    !         !   "
"P!O9F8 #@   * (   &    \"     (         !0    @    !     0    $         !0 $ "
" @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    X ,   8    (     @         %    \""
"     $    !     0         %  0 $     $   #     >&EL:6YX9F%M:6QY     '!A<G0   "
"            !S<&5E9               <&%C:V%G90           '-Y;G1H97-I<U]T;V]L  !"
"D:7)E8W1O<GD         =&5S=&)E;F-H         '-Y<V-L:U]P97)I;V0   !C;W)E7V=E;F5R"
"871I;VX <G5N7V-O<F5G96X      &5V86Q?9FEE;&0       !C;&]C:U]L;V,         #@   "
"#@    &    \"     0         !0    @    !    \"     $         $     @   !6:7)T"
"97@R4 X    X    !@    @    $          4    (     0    <    !         !     ' "
"   >&,R=G U,  .    ,     8    (    !          %    \"     $    \"     0      "
"   0  ( +3<   X    X    !@    @    $          4    (     0    8    !         "
"!     &    9F8Q,34R   .    ,     8    (    !          %    \"     $    #     "
"0         0  , 6%-4  X   !(    !@    @    $          4    (     0   !$    !  "
"       !     1    +B]U;G1I=&QE9\"]S>7-G96X         #@   #     &    \"     0  "
"       !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !     "
"     %    \"     $    !     0         0  $ -0    X   !(    !@    @    $      "
"    4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VM"
"S#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
".    ,     8    (    !          %    \"     $    !     0         0  $ ,     X"
"    P    !@    @    $          4    (               !         !          #@  "
" &@$   &    \"     (         !0    @    !     0    $         !0 $ !,    !    "
"T0   &YG8U]C;VYF:6<           !S>6YT:&5S:7-?;&%N9W5A9V4 <WEN=&AE<VES7W1O;VP  "
"    'AI;&EN>&9A;6EL>0        !P87)T                    <W!E960               "
"   '1E<W1B96YC:             !P86-K86=E                9&ER96-T;W)Y           "
"  '-Y<V-L:U]P97)I;V0       !C;&]C:U]L;V,                       X   #H    !@  "
"  @    \"          4    (     0    $    !          4 !  5     0   \"H   !I;F-"
"L=61E7V-L;V-K=W)A<'!E<@!I;F-L=61E7V-F                       .    .     8    ("
"    !@         %    \"     $    !     0         )    \"            / _#@   #@"
"    &    \"     8         !0    @    !     0    $         \"0    @           "
"    X    P    !@    @    $          4    (     0    0    !         !  ! !62$1"
",#@   #     &    \"     0         !0    @    !     P    $         $  # %A35  "
".    .     8    (    !          %    \"     $    (     0         0    \"    %"
"9I<G1E>#)0#@   #@    &    \"     0         !0    @    !    !P    $         $ "
"    <   !X8S)V<#4P  X    P    !@    @    $          4    (     0    (    !   "
"      !   @ M-P  #@   #     &    \"     0         !0    @    !     P    $    "
"     $  # &]F9@ .    .     8    (    !          %    \"     $    &     0     "
"    0    !@   &9F,3$U,@  #@   %     &    \"     0         !0    @    !    &P "
"   $         $    !L    N+V-O=6YT97)?=&5S=%\\Q-E]I<\"]S>7-G96X       X    P  "
"  !@    @    $          4    (     0    $    !         !   0 U    #@   #     "
"&    \"     0         !0    @               $         $          "
  }
}
