DSCH 2.7a
VERSION 08/12/2021 18:00:33
BB(-180,-130,304,223)
SYM  #4x1
BB(-25,-60,25,0)
TITLE -15 -62  #4x1
MODEL 6000
PROP                                                                                                                                                                                                            
REC(-20,-55,40,50,r)
VIS 5
PIN(0,0,0.000,0.000)S1
PIN(-25,-50,0.000,0.000)I0
PIN(-25,-40,0.000,0.000)I1
PIN(-25,-30,0.000,0.000)I2
PIN(-25,-20,0.000,0.000)I3
PIN(-10,0,0.000,0.000)S2
PIN(25,-50,0.060,0.140)Y
LIG(0,-5,0,0)
LIG(-25,-50,-20,-50)
LIG(-25,-40,-20,-40)
LIG(-25,-30,-20,-30)
LIG(-25,-20,-20,-20)
LIG(-10,-5,-10,0)
LIG(20,-50,25,-50)
LIG(-20,-55,-20,-5)
LIG(-20,-55,20,-55)
LIG(20,-55,20,-5)
LIG(20,-5,-20,-5)
VLG     module 4x1( S1,I0,I1,I2,I3,S2,Y);
VLG      input S1,I0,I1,I2,I3,S2;
VLG      output Y;
VLG      mux #(10) mux(Y,w1,w2,S1);
VLG      mux #(10) mux(w1,I0,I1,S2);
VLG      mux #(10) mux(w2,I2,I3,S2);
VLG     endmodule
FSYM
SYM  #4x1
BB(15,15,65,75)
TITLE 25 13  #4x1
MODEL 6000
PROP                                                                                                                                                                                                            
REC(20,20,40,50,r)
VIS 5
PIN(40,75,0.000,0.000)S1
PIN(15,25,0.000,0.000)I0
PIN(15,35,0.000,0.000)I1
PIN(15,45,0.000,0.000)I2
PIN(15,55,0.000,0.000)I3
PIN(30,75,0.000,0.000)S2
PIN(65,25,0.060,0.140)Y
LIG(40,70,40,75)
LIG(15,25,20,25)
LIG(15,35,20,35)
LIG(15,45,20,45)
LIG(15,55,20,55)
LIG(30,70,30,75)
LIG(60,25,65,25)
LIG(20,20,20,70)
LIG(20,20,60,20)
LIG(60,20,60,70)
LIG(60,70,20,70)
VLG     module 4x1( S1,I0,I1,I2,I3,S2,Y);
VLG      input S1,I0,I1,I2,I3,S2;
VLG      output Y;
VLG      mux #(10) mux(Y,w1,w2,S1);
VLG      mux #(10) mux(w1,I0,I1,S2);
VLG      mux #(10) mux(w2,I2,I3,S2);
VLG     endmodule
FSYM
SYM  #4x1
BB(60,85,110,145)
TITLE 70 83  #4x1
MODEL 6000
PROP                                                                                                                                                                                                            
REC(65,90,40,50,r)
VIS 5
PIN(85,145,0.000,0.000)S1
PIN(60,95,0.000,0.000)I0
PIN(60,105,0.000,0.000)I1
PIN(60,115,0.000,0.000)I2
PIN(60,125,0.000,0.000)I3
PIN(75,145,0.000,0.000)S2
PIN(110,95,0.060,0.140)Y
LIG(85,140,85,145)
LIG(60,95,65,95)
LIG(60,105,65,105)
LIG(60,115,65,115)
LIG(60,125,65,125)
LIG(75,140,75,145)
LIG(105,95,110,95)
LIG(65,90,65,140)
LIG(65,90,105,90)
LIG(105,90,105,140)
LIG(105,140,65,140)
VLG     module 4x1( S1,I0,I1,I2,I3,S2,Y);
VLG      input S1,I0,I1,I2,I3,S2;
VLG      output Y;
VLG      mux #(10) mux(Y,w1,w2,S1);
VLG      mux #(10) mux(w1,I0,I1,S2);
VLG      mux #(10) mux(w2,I2,I3,S2);
VLG     endmodule
FSYM
SYM  #4x1
BB(-70,-130,-20,-70)
TITLE -60 -132  #4x1
MODEL 6000
PROP                                                                                                                                                                                                           
REC(-65,-125,40,50,r)
VIS 5
PIN(-45,-70,0.000,0.000)S1
PIN(-70,-120,0.000,0.000)I0
PIN(-70,-110,0.000,0.000)I1
PIN(-70,-100,0.000,0.000)I2
PIN(-70,-90,0.000,0.000)I3
PIN(-55,-70,0.000,0.000)S2
PIN(-20,-120,0.060,0.070)Y
LIG(-45,-75,-45,-70)
LIG(-70,-120,-65,-120)
LIG(-70,-110,-65,-110)
LIG(-70,-100,-65,-100)
LIG(-70,-90,-65,-90)
LIG(-55,-75,-55,-70)
LIG(-25,-120,-20,-120)
LIG(-65,-125,-65,-75)
LIG(-65,-125,-25,-125)
LIG(-25,-125,-25,-75)
LIG(-25,-75,-65,-75)
VLG  module 4x1( S1,I0,I1,I2,I3,S2,Y);
VLG   input S1,I0,I1,I2,I3,S2;
VLG   output Y;
VLG   wire w10,w11,w12,w13,w14,w15,w16,w17;
VLG   wire w18,w19,w20,w21,w22,w23,w24;
VLG   nmos #(61) nmos_2x1(w11,w10,S1); //  
VLG   nmos #(12) nmos_2x2(w10,vss,w1); //  
VLG   nmos #(61) nmos_2x3(w11,w12,w13); //  
VLG   nmos #(12) nmos_2x4(w12,vss,w2); //  
VLG   pmos #(33) pmos_2x5(w14,vdd,S1); //  
VLG   pmos #(61) pmos_2x6(w11,w14,w13); //  
VLG   pmos #(33) pmos_2x7(w14,vdd,w1); //  
VLG   pmos #(61) pmos_2x8(w11,w14,w2); //  
VLG   not #(35) inverter_2x9(Y,w11);
VLG   not #(45) inverter_2x10(w13,S1);
VLG   pmos #(32) pmos_in1_2x11(Y,vdd,w11); //  
VLG   nmos #(32) nmos_in2_2x12(Y,vss,w11); //  
VLG   pmos #(42) pmos_in3_2x13(w13,vdd,S1); //  
VLG   nmos #(42) nmos_in4_2x14(w13,vss,S1); //  
VLG   nmos #(61) nmos_2x15(w16,w15,S2); //  
VLG   nmos #(12) nmos_2x16(w15,vss,I1); //  
VLG   nmos #(61) nmos_2x17(w16,w17,w18); //  
VLG   nmos #(12) nmos_2x18(w17,vss,I0); //  
VLG   pmos #(33) pmos_2x19(w19,vdd,S2); //  
VLG   pmos #(61) pmos_2x20(w16,w19,w18); //  
VLG   pmos #(33) pmos_2x21(w19,vdd,I1); //  
VLG   pmos #(61) pmos_2x22(w16,w19,I0); //  
VLG   not #(42) inverter_2x23(w2,w16);
VLG   not #(45) inverter_2x24(w18,S2);
VLG   pmos #(39) pmos_in1_2x25(w2,vdd,w16); //  
VLG   nmos #(39) nmos_in2_2x26(w2,vss,w16); //  
VLG   pmos #(42) pmos_in3_2x27(w18,vdd,S2); //  
VLG   nmos #(42) nmos_in4_2x28(w18,vss,S2); //  
VLG   nmos #(61) nmos_2x29(w21,w20,S2); //  
VLG   nmos #(12) nmos_2x30(w20,vss,I3); //  
VLG   nmos #(61) nmos_2x31(w21,w22,w23); //  
VLG   nmos #(12) nmos_2x32(w22,vss,I2); //  
VLG   pmos #(33) pmos_2x33(w24,vdd,S2); //  
VLG   pmos #(61) pmos_2x34(w21,w24,w23); //  
VLG   pmos #(33) pmos_2x35(w24,vdd,I3); //  
VLG   pmos #(61) pmos_2x36(w21,w24,I2); //  
VLG   not #(42) inverter_2x37(w1,w21);
VLG   not #(45) inverter_2x38(w23,S2);
VLG   pmos #(39) pmos_in1_2x39(w1,vdd,w21); //  
VLG   nmos #(39) nmos_in2_2x40(w1,vss,w21); //  
VLG   pmos #(42) pmos_in3_2x41(w23,vdd,S2); //  
VLG   nmos #(42) nmos_in4_2x42(w23,vss,S2); //  
VLG  endmodule
FSYM
SYM  #4x1
BB(230,-45,280,15)
TITLE 240 -47  #4x1
MODEL 6000
PROP                                                                                                                                                                                                            
REC(235,-40,40,50,r)
VIS 5
PIN(255,15,0.000,0.000)S1
PIN(230,-35,0.000,0.000)I0
PIN(230,-25,0.000,0.000)I1
PIN(230,-15,0.000,0.000)I2
PIN(230,-5,0.000,0.000)I3
PIN(245,15,0.000,0.000)S2
PIN(280,-35,0.060,0.140)Y
LIG(255,10,255,15)
LIG(230,-35,235,-35)
LIG(230,-25,235,-25)
LIG(230,-15,235,-15)
LIG(230,-5,235,-5)
LIG(245,10,245,15)
LIG(275,-35,280,-35)
LIG(235,-40,235,10)
LIG(235,-40,275,-40)
LIG(275,-40,275,10)
LIG(275,10,235,10)
VLG     module 4x1( S1,I0,I1,I2,I3,S2,Y);
VLG      input S1,I0,I1,I2,I3,S2;
VLG      output Y;
VLG      mux #(10) mux(Y,w1,w2,S1);
VLG      mux #(10) mux(w1,I0,I1,S2);
VLG      mux #(10) mux(w2,I2,I3,S2);
VLG     endmodule
FSYM
SYM  #vss
BB(-180,132,-170,140)
TITLE -176 137  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(-180,130,0,0,b)
VIS 0
PIN(-175,130,0.000,0.000)vss
LIG(-175,130,-175,135)
LIG(-180,135,-170,135)
LIG(-180,138,-178,135)
LIG(-178,138,-176,135)
LIG(-176,138,-174,135)
LIG(-174,138,-172,135)
FSYM
SYM  #vdd
BB(-145,-130,-135,-120)
TITLE -142 -124  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(0,0,0,0,	)
VIS 0
PIN(-140,-120,0.000,0.000)vdd
LIG(-140,-120,-140,-125)
LIG(-140,-125,-145,-125)
LIG(-145,-125,-140,-130)
LIG(-140,-130,-135,-125)
LIG(-135,-125,-140,-125)
FSYM
SYM  #light1
BB(298,-50,304,-36)
TITLE 300 -36  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(299,-49,4,4,r)
VIS 1
PIN(300,-35,0.000,0.000)f
LIG(303,-44,303,-49)
LIG(303,-49,302,-50)
LIG(299,-49,299,-44)
LIG(302,-39,302,-42)
LIG(301,-39,304,-39)
LIG(301,-37,303,-39)
LIG(302,-37,304,-39)
LIG(298,-42,304,-42)
LIG(300,-42,300,-35)
LIG(298,-44,298,-42)
LIG(304,-44,298,-44)
LIG(304,-42,304,-44)
LIG(300,-50,299,-49)
LIG(302,-50,300,-50)
FSYM
SYM  #clock4
BB(-150,172,-135,178)
TITLE -145 175  #clock
MODEL 69
PROP   40.000 40.000                                                                                                                                                                                                        
REC(-148,173,6,4,r)
VIS 1
PIN(-135,175,0.000,0.070)B
LIG(-140,175,-135,175)
LIG(-145,173,-147,173)
LIG(-141,173,-143,173)
LIG(-140,172,-140,178)
LIG(-150,178,-150,172)
LIG(-145,177,-145,173)
LIG(-143,173,-143,177)
LIG(-143,177,-145,177)
LIG(-147,177,-149,177)
LIG(-147,173,-147,177)
LIG(-140,178,-150,178)
LIG(-140,172,-150,172)
FSYM
SYM  #clock5
BB(-150,137,-135,143)
TITLE -145 140  #clock
MODEL 69
PROP   80.000 80.000                                                                                                                                                                                                        
REC(-148,138,6,4,r)
VIS 1
PIN(-135,140,0.000,0.350)A
LIG(-140,140,-135,140)
LIG(-145,138,-147,138)
LIG(-141,138,-143,138)
LIG(-140,137,-140,143)
LIG(-150,143,-150,137)
LIG(-145,142,-145,138)
LIG(-143,138,-143,142)
LIG(-143,142,-145,142)
LIG(-147,142,-149,142)
LIG(-147,138,-147,142)
LIG(-140,143,-150,143)
LIG(-140,137,-150,137)
FSYM
SYM  #inverter
BB(-115,130,-95,150)
TITLE -105 128  #inverter
MODEL 6000
PROP                                                                                                                                                                                                            
REC(-110,135,10,10,r)
VIS 5
PIN(-115,140,0.000,0.000)a
PIN(-95,140,0.060,0.560)~a
LIG(-115,140,-110,140)
LIG(-100,140,-95,140)
LIG(-110,135,-110,145)
LIG(-110,135,-100,135)
LIG(-100,135,-100,145)
LIG(-100,145,-110,145)
VLG     module inverter( a,~a);
VLG      input a;
VLG      output ~a;
VLG      pmos #(14) pmos(~a,vdd,a); // 2.0u 0.12u
VLG      nmos #(14) nmos(~a,vss,a); // 1.0u 0.12u
VLG     endmodule
FSYM
SYM  #clock1
BB(-150,217,-135,223)
TITLE -145 220  #clock
MODEL 69
PROP   5.000 5.000                                                                                                                                                                                                        
REC(-148,218,6,4,r)
VIS 1
PIN(-135,220,0.000,0.560)E
LIG(-140,220,-135,220)
LIG(-145,218,-147,218)
LIG(-141,218,-143,218)
LIG(-140,217,-140,223)
LIG(-150,223,-150,217)
LIG(-145,222,-145,218)
LIG(-143,218,-143,222)
LIG(-143,222,-145,222)
LIG(-147,222,-149,222)
LIG(-147,218,-147,222)
LIG(-140,223,-150,223)
LIG(-140,217,-150,217)
FSYM
SYM  #clock2
BB(-150,202,-135,208)
TITLE -145 205  #clock
MODEL 69
PROP   10.000 10.000                                                                                                                                                                                                        
REC(-148,203,6,4,r)
VIS 1
PIN(-135,205,0.000,0.280)D
LIG(-140,205,-135,205)
LIG(-145,203,-147,203)
LIG(-141,203,-143,203)
LIG(-140,202,-140,208)
LIG(-150,208,-150,202)
LIG(-145,207,-145,203)
LIG(-143,203,-143,207)
LIG(-143,207,-145,207)
LIG(-147,207,-149,207)
LIG(-147,203,-147,207)
LIG(-140,208,-150,208)
LIG(-140,202,-150,202)
FSYM
SYM  #clock3
BB(-150,187,-135,193)
TITLE -145 190  #clock
MODEL 69
PROP   20.000 20.000                                                                                                                                                                                                        
REC(-148,188,6,4,r)
VIS 1
PIN(-135,190,0.000,0.140)C
LIG(-140,190,-135,190)
LIG(-145,188,-147,188)
LIG(-141,188,-143,188)
LIG(-140,187,-140,193)
LIG(-150,193,-150,187)
LIG(-145,192,-145,188)
LIG(-143,188,-143,192)
LIG(-143,192,-145,192)
LIG(-147,192,-149,192)
LIG(-147,188,-147,192)
LIG(-140,193,-150,193)
LIG(-140,187,-150,187)
FSYM
CNC(30 145)
CNC(-10 145)
CNC(40 160)
CNC(0 160)
CNC(-130 35)
CNC(-130 45)
CNC(-95 -90)
CNC(-95 -20)
CNC(-95 25)
CNC(-95 55)
CNC(-95 115)
CNC(-120 140)
CNC(-120 95)
CNC(-120 105)
CNC(-130 -100)
CNC(-130 125)
CNC(-55 145)
CNC(85 160)
CNC(-130 -30)
LIG(0,0,0,160)
LIG(-130,-30,-130,35)
LIG(220,-35,230,-35)
LIG(25,-25,230,-25)
LIG(25,-50,25,-25)
LIG(40,160,85,160)
LIG(230,-15,65,-15)
LIG(65,-15,65,25)
LIG(110,-5,230,-5)
LIG(110,-5,110,95)
LIG(30,145,75,145)
LIG(-55,-70,-55,145)
LIG(-55,145,-10,145)
LIG(30,75,30,145)
LIG(-10,0,-10,145)
LIG(-10,145,30,145)
LIG(85,145,85,160)
LIG(40,75,40,160)
LIG(-45,160,0,160)
LIG(0,160,40,160)
LIG(-45,-70,-45,160)
LIG(-20,-120,220,-120)
LIG(220,-35,220,-120)
LIG(-135,175,255,175)
LIG(-70,-110,-130,-110)
LIG(85,205,-135,205)
LIG(-70,-100,-130,-100)
LIG(-135,190,245,190)
LIG(255,175,255,15)
LIG(-130,-110,-130,-100)
LIG(-135,140,-120,140)
LIG(-95,140,-95,115)
LIG(-95,-120,-70,-120)
LIG(-95,-90,-70,-90)
LIG(-95,-90,-95,-120)
LIG(-25,-20,-95,-20)
LIG(-95,-20,-95,-90)
LIG(15,25,-95,25)
LIG(-95,25,-95,-20)
LIG(15,55,-95,55)
LIG(-95,55,-95,25)
LIG(60,115,-95,115)
LIG(-95,115,-95,55)
LIG(-120,-40,-25,-40)
LIG(-120,-40,-120,95)
LIG(-120,140,-115,140)
LIG(-130,-100,-130,-30)
LIG(60,95,-120,95)
LIG(-120,95,-120,105)
LIG(60,105,-120,105)
LIG(-120,105,-120,140)
LIG(-25,-50,-140,-50)
LIG(-140,-120,-140,-50)
LIG(60,125,-130,125)
LIG(-175,125,-175,130)
LIG(15,45,-130,45)
LIG(-130,45,-130,125)
LIG(-130,125,-175,125)
LIG(-130,35,15,35)
LIG(-130,35,-130,45)
LIG(245,190,245,15)
LIG(-55,145,-55,220)
LIG(-55,220,-135,220)
LIG(85,160,85,205)
LIG(280,-35,300,-35)
LIG(-25,-30,-130,-30)
FFIG A:\FALL 2021\CSE460\Lab\LAB Assignment 3\Lab Task\Problem2\problem2_19101196.sch
