
---------- Begin Simulation Statistics ----------
final_tick                               403123203500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 196575                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699912                       # Number of bytes of host memory used
host_op_rate                                   362050                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   508.71                       # Real time elapsed on the host
host_tick_rate                              792438352                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184179363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.403123                       # Number of seconds simulated
sim_ticks                                403123203500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.959236                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561376                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565683                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1366                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562238                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             147                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              131                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570220                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2662                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           89                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184179363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               8.062464                       # CPI: cycles per instruction
system.cpu.discardedOps                          3899                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44891101                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086205                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169178                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       553465530                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.124032                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        806246407                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640740     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114661      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                2      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082333      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84341627     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184179363                       # Class of committed instruction
system.cpu.tickCycles                       252780877                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests          490                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5263772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10529943                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 403123203500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2422                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5261820                       # Transaction distribution
system.membus.trans_dist::WritebackClean          316                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1636                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263749                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263749                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            667                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1755                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port     15794464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15796114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        62912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    673748736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673811648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5266171                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000093                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009646                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5265681     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     490      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5266171                       # Request fanout histogram
system.membus.reqLayer0.occupancy         31580072500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3546500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        27692305500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 403123203500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336992256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          337034944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336756480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336756480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5265504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5266171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5261820                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5261820                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            105893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         835953508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             836059401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       105893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           105893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      835368634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            835368634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      835368634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           105893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        835953508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1671428035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5261644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000878178250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328845                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328845                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15560003                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4936816                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5266171                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5262123                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5266171                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5262123                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    637                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   479                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            330032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            329071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328778                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58101408750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26327670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            156830171250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11034.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29784.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4848293                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4897058                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5266171                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5262123                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5264188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 324258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 333425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       781807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    861.770212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   752.371096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.886318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26052      3.33%      3.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38049      4.87%      8.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27679      3.54%     11.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        23996      3.07%     14.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34169      4.37%     19.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23167      2.96%     22.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        31286      4.00%     26.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        31277      4.00%     30.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       546132     69.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       781807                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       328845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.012203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.003194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.579357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           4583      1.39%      1.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31        324216     98.59%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            24      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328845                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.025863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328793     99.98%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               48      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328845                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336994176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   40768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336744064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               337034944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336775872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       835.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       835.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    836.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    835.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  403123191500                       # Total gap between requests
system.mem_ctrls.avgGap                      38289.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336952128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336744064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 104305.581110019135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 835853964.928118944168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 835337834.876081466675                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          667                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5265504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5262123                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19386500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 156810784750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9944232457750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29065.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29780.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1889775.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2787227520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1481446560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18788610120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13729680540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31821756720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      97137108030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      72999640320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       238745469810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        592.239464                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 186391983000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13460980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 203270240500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2794888740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1485511005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18807302640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13736007180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31821756720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      97200910410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      72945912000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       238792288695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.355604                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 186241281500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13460980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 203420942000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    403123203500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 403123203500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     42395283                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42395283                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42395283                       # number of overall hits
system.cpu.icache.overall_hits::total        42395283                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          667                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            667                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          667                       # number of overall misses
system.cpu.icache.overall_misses::total           667                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41463500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41463500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41463500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41463500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42395950                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42395950                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42395950                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42395950                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62164.167916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62164.167916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62164.167916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62164.167916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          316                       # number of writebacks
system.cpu.icache.writebacks::total               316                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          667                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          667                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          667                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          667                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40796500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40796500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40796500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40796500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61164.167916                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61164.167916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61164.167916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61164.167916                       # average overall mshr miss latency
system.cpu.icache.replacements                    316                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42395283                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42395283                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          667                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           667                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41463500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41463500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42395950                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42395950                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62164.167916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62164.167916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          667                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          667                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40796500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40796500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61164.167916                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61164.167916                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 403123203500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           314.593736                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42395950                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               667                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          63562.143928                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   314.593736                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.614441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.614441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          42396617                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         42396617                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 403123203500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 403123203500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 403123203500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     75858434                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75858434                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75858461                       # number of overall hits
system.cpu.dcache.overall_hits::total        75858461                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10526287                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10526287                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10526305                       # number of overall misses
system.cpu.dcache.overall_misses::total      10526305                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 671439096500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 671439096500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 671439096500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 671439096500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86384721                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86384721                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86384766                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86384766                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121854                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121854                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121854                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121854                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63786.888625                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63786.888625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63786.779549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63786.779549                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5261820                       # number of writebacks
system.cpu.dcache.writebacks::total           5261820                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260799                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260799                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260799                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260799                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5265488                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5265488                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5265503                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5265503                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 321401362000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 321401362000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 321402397500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 321402397500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060954                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060954                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060954                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060954                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61039.235490                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61039.235490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61039.258263                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61039.258263                       # average overall mshr miss latency
system.cpu.dcache.replacements                5263456                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2041676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2041676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1761                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1761                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    118704000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    118704000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043437                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043437                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000862                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000862                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67407.155026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67407.155026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1739                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1739                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    115696000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    115696000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66530.189764                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66530.189764                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73816758                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73816758                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10524526                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10524526                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 671320392500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 671320392500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84341284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84341284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124785                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124785                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63786.282869                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63786.282869                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260777                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260777                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 321285666000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 321285666000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61037.421427                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61037.421427                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           18                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           18                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           45                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           45                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           15                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           15                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1035500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1035500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 69033.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 69033.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.020000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.020000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        51000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        51000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        50000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        50000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        50000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        50000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 403123203500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2043.125520                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81124064                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5265504                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.406704                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2043.125520                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997620                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997620                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          735                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91650370                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91650370                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 403123203500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 403123203500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
