// Seed: 3679239215
module module_0 (
    output uwire id_0
);
  assign id_0 = 1;
  module_2 modCall_1 ();
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    input  wor   id_2,
    output uwire id_3,
    input  tri   id_4
);
  module_0 modCall_1 (id_3);
endmodule
module module_2;
  wire id_1;
  always_latch $display(1'b0, 1);
  wire id_2;
  tri1 id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  assign module_0.type_2 = 0;
  wire id_16;
  wire id_17;
  wor id_18, id_19 = id_7, id_20, id_21, id_22;
endmodule
