<profile>

<section name = "Vivado HLS Report for 'preprocessor_cam52'" level="0">
<item name = "Date">Mon Jul 20 13:08:28 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">binarycam</item>
<item name = "Solution">solution2</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.470, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 514, 1, 514, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">512, 512, 2, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 50, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 192, -</column>
<column name="Register">-, -, 20, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_246_p2">+, 0, 0, 13, 2, 11</column>
<column name="and_ln30_fu_212_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln30_fu_206_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">or, 0, 0, 2, 1, 1</column>
<column name="or_ln37_fu_235_p2">or, 0, 0, 10, 10, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="fatherSearch_blk_n">9, 2, 1, 2</column>
<column name="fatherSearch_out2_blk_n">9, 2, 1, 2</column>
<column name="fatherSearch_out_blk_n">9, 2, 1, 2</column>
<column name="i_0_i_i_i_i_reg_195">9, 2, 11, 22</column>
<column name="in1_V_V_blk_n">9, 2, 1, 2</column>
<column name="in1_V_V_din">15, 3, 24, 72</column>
<column name="in2_V_V_blk_n">9, 2, 1, 2</column>
<column name="in2_V_V_din">15, 3, 24, 72</column>
<column name="nodo_V_blk_n">9, 2, 1, 2</column>
<column name="nodo_V_out1_blk_n">9, 2, 1, 2</column>
<column name="nodo_V_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="relationship_V_blk_n">9, 2, 1, 2</column>
<column name="relationship_V_out3_blk_n">9, 2, 1, 2</column>
<column name="relationship_V_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln30_reg_252">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_0_i_i_i_i_reg_195">11, 0, 11, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_reg_256">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, preprocessor_cam52, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, preprocessor_cam52, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, preprocessor_cam52, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, preprocessor_cam52, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, preprocessor_cam52, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, preprocessor_cam52, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, preprocessor_cam52, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, preprocessor_cam52, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, preprocessor_cam52, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, preprocessor_cam52, return value</column>
<column name="tree_V_address0">out, 10, ap_memory, tree_V, array</column>
<column name="tree_V_ce0">out, 1, ap_memory, tree_V, array</column>
<column name="tree_V_q0">in, 24, ap_memory, tree_V, array</column>
<column name="tree_V_address1">out, 10, ap_memory, tree_V, array</column>
<column name="tree_V_ce1">out, 1, ap_memory, tree_V, array</column>
<column name="tree_V_q1">in, 24, ap_memory, tree_V, array</column>
<column name="nodo_V_dout">in, 11, ap_fifo, nodo_V, pointer</column>
<column name="nodo_V_empty_n">in, 1, ap_fifo, nodo_V, pointer</column>
<column name="nodo_V_read">out, 1, ap_fifo, nodo_V, pointer</column>
<column name="fatherSearch_dout">in, 1, ap_fifo, fatherSearch, pointer</column>
<column name="fatherSearch_empty_n">in, 1, ap_fifo, fatherSearch, pointer</column>
<column name="fatherSearch_read">out, 1, ap_fifo, fatherSearch, pointer</column>
<column name="relationship_V_dout">in, 2, ap_fifo, relationship_V, pointer</column>
<column name="relationship_V_empty_n">in, 1, ap_fifo, relationship_V, pointer</column>
<column name="relationship_V_read">out, 1, ap_fifo, relationship_V, pointer</column>
<column name="nodo_V_out_din">out, 11, ap_fifo, nodo_V_out, pointer</column>
<column name="nodo_V_out_full_n">in, 1, ap_fifo, nodo_V_out, pointer</column>
<column name="nodo_V_out_write">out, 1, ap_fifo, nodo_V_out, pointer</column>
<column name="nodo_V_out1_din">out, 11, ap_fifo, nodo_V_out1, pointer</column>
<column name="nodo_V_out1_full_n">in, 1, ap_fifo, nodo_V_out1, pointer</column>
<column name="nodo_V_out1_write">out, 1, ap_fifo, nodo_V_out1, pointer</column>
<column name="fatherSearch_out_din">out, 1, ap_fifo, fatherSearch_out, pointer</column>
<column name="fatherSearch_out_full_n">in, 1, ap_fifo, fatherSearch_out, pointer</column>
<column name="fatherSearch_out_write">out, 1, ap_fifo, fatherSearch_out, pointer</column>
<column name="fatherSearch_out2_din">out, 1, ap_fifo, fatherSearch_out2, pointer</column>
<column name="fatherSearch_out2_full_n">in, 1, ap_fifo, fatherSearch_out2, pointer</column>
<column name="fatherSearch_out2_write">out, 1, ap_fifo, fatherSearch_out2, pointer</column>
<column name="relationship_V_out_din">out, 2, ap_fifo, relationship_V_out, pointer</column>
<column name="relationship_V_out_full_n">in, 1, ap_fifo, relationship_V_out, pointer</column>
<column name="relationship_V_out_write">out, 1, ap_fifo, relationship_V_out, pointer</column>
<column name="relationship_V_out3_din">out, 2, ap_fifo, relationship_V_out3, pointer</column>
<column name="relationship_V_out3_full_n">in, 1, ap_fifo, relationship_V_out3, pointer</column>
<column name="relationship_V_out3_write">out, 1, ap_fifo, relationship_V_out3, pointer</column>
<column name="in1_V_V_din">out, 24, ap_fifo, in1_V_V, pointer</column>
<column name="in1_V_V_full_n">in, 1, ap_fifo, in1_V_V, pointer</column>
<column name="in1_V_V_write">out, 1, ap_fifo, in1_V_V, pointer</column>
<column name="in2_V_V_din">out, 24, ap_fifo, in2_V_V, pointer</column>
<column name="in2_V_V_full_n">in, 1, ap_fifo, in2_V_V, pointer</column>
<column name="in2_V_V_write">out, 1, ap_fifo, in2_V_V, pointer</column>
</table>
</item>
</section>
</profile>
