

================================================================
== Vivado HLS Report for 'flashSetPathNoFilter'
================================================================
* Date:           Fri Nov  9 23:09:50 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     4.347|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.34>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%flashSetState_load = load i1* @flashSetState, align 1" [sources/valueStore/flashValueStore.cpp:413]   --->   Operation 4 'load' 'flashSetState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %flashSetState_load, label %3, label %0" [sources/valueStore/flashValueStore.cpp:413]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_445 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i48P(i48* @flashDemux2setPathMe_1, i32 1)"   --->   Operation 6 'nbreadreq' 'tmp_445' <Predicate = (!flashSetState_load)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 66> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "br i1 %tmp_445, label %1, label %._crit_edge3.i" [sources/valueStore/flashValueStore.cpp:417]   --->   Operation 7 'br' <Predicate = (!flashSetState_load)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_448 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i66P(i66* @flashDemux2setPathVa_1, i32 1)"   --->   Operation 8 'nbreadreq' 'tmp_448' <Predicate = (!flashSetState_load & tmp_445)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 66> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (2.39ns)   --->   "%tmp29 = call i48 @_ssdm_op_Read.ap_fifo.volatile.i48P(i48* @flashDemux2setPathMe_1)"   --->   Operation 9 'read' 'tmp29' <Predicate = (!flashSetState_load & tmp_445 & tmp_448)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 66> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%setCtrlWord_address_s = trunc i48 %tmp29 to i32" [sources/valueStore/../globals.h:148->sources/valueStore/flashValueStore.cpp:418]   --->   Operation 10 'trunc' 'setCtrlWord_address_s' <Predicate = (!flashSetState_load & tmp_445 & tmp_448)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_length_V_load_ne = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %tmp29, i32 32, i32 47)" [sources/valueStore/../globals.h:148->sources/valueStore/flashValueStore.cpp:418]   --->   Operation 11 'partselect' 'tmp_length_V_load_ne' <Predicate = (!flashSetState_load & tmp_445 & tmp_448)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_s = call i13 @_ssdm_op_PartSelect.i13.i48.i32.i32(i48 %tmp29, i32 35, i32 47)"   --->   Operation 12 'partselect' 'tmp_s' <Predicate = (!flashSetState_load & tmp_445 & tmp_448)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%op2_assign = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_s, i3 0)" [sources/valueStore/flashValueStore.cpp:420]   --->   Operation 13 'bitconcatenate' 'op2_assign' <Predicate = (!flashSetState_load & tmp_445 & tmp_448)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.18ns)   --->   "%tmp_197_i = icmp ugt i16 %tmp_length_V_load_ne, %op2_assign" [sources/valueStore/flashValueStore.cpp:420]   --->   Operation 14 'icmp' 'tmp_197_i' <Predicate = (!flashSetState_load & tmp_445 & tmp_448)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.32ns)   --->   "%tmp_68_i = add i13 1, %tmp_s" [sources/valueStore/flashValueStore.cpp:420]   --->   Operation 15 'add' 'tmp_68_i' <Predicate = (!flashSetState_load & tmp_445 & tmp_448)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.62ns)   --->   "%setCtrlWord_count_V = select i1 %tmp_197_i, i13 %tmp_68_i, i13 %tmp_s" [sources/valueStore/flashValueStore.cpp:420]   --->   Operation 16 'select' 'setCtrlWord_count_V' <Predicate = (!flashSetState_load & tmp_445 & tmp_448)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.39ns)   --->   "%tmp_1 = call i66 @_ssdm_op_Read.ap_fifo.volatile.i66P(i66* @flashDemux2setPathVa_1)"   --->   Operation 17 'read' 'tmp_1' <Predicate = (!flashSetState_load & tmp_445 & tmp_448)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 66> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_V_54 = trunc i66 %tmp_1 to i64" [sources/valueStore/../globals.h:114->sources/valueStore/flashValueStore.cpp:422]   --->   Operation 18 'trunc' 'tmp_V_54' <Predicate = (!flashSetState_load & tmp_445 & tmp_448)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %tmp_1, i32 64)" [sources/valueStore/../globals.h:114->sources/valueStore/flashValueStore.cpp:422]   --->   Operation 19 'bitselect' 'tmp_451' <Predicate = (!flashSetState_load & tmp_445 & tmp_448)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp_451, label %2, label %._crit_edge6.i" [sources/valueStore/flashValueStore.cpp:423]   --->   Operation 20 'br' <Predicate = (!flashSetState_load & tmp_445 & tmp_448)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "store i1 true, i1* @flashSetState, align 1" [sources/valueStore/flashValueStore.cpp:427]   --->   Operation 21 'store' <Predicate = (!flashSetState_load & tmp_445 & tmp_448 & tmp_451)> <Delay = 0.85>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i66P(i66* @flashDemux2setPathVa_1, i32 1)"   --->   Operation 22 'nbreadreq' 'tmp' <Predicate = (flashSetState_load)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 66> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (2.39ns)   --->   "%tmp_3 = call i66 @_ssdm_op_Read.ap_fifo.volatile.i66P(i66* @flashDemux2setPathVa_1)"   --->   Operation 23 'read' 'tmp_3' <Predicate = (flashSetState_load & tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 66> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_V = trunc i66 %tmp_3 to i64" [sources/valueStore/../globals.h:114->sources/valueStore/flashValueStore.cpp:435]   --->   Operation 24 'trunc' 'tmp_V' <Predicate = (flashSetState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %tmp_3, i32 65)" [sources/valueStore/../globals.h:114->sources/valueStore/flashValueStore.cpp:435]   --->   Operation 25 'bitselect' 'tmp_447' <Predicate = (flashSetState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %tmp_447, label %5, label %._crit_edge8.i" [sources/valueStore/flashValueStore.cpp:437]   --->   Operation 26 'br' <Predicate = (flashSetState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "store i1 false, i1* @flashSetState, align 1" [sources/valueStore/flashValueStore.cpp:439]   --->   Operation 27 'store' <Predicate = (flashSetState_load & tmp & tmp_447)> <Delay = 0.85>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_448, label %._crit_edge5.i, label %._crit_edge3.i" [sources/valueStore/flashValueStore.cpp:417]   --->   Operation 28 'br' <Predicate = (!flashSetState_load & tmp_445)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = call i45 @_ssdm_op_BitConcatenate.i45.i13.i32(i13 %setCtrlWord_count_V, i32 %setCtrlWord_address_s)" [sources/valueStore/flashValueStore.cpp:425]   --->   Operation 29 'bitconcatenate' 'tmp_2' <Predicate = (!flashSetState_load & tmp_445 & tmp_448 & tmp_451)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i45 %tmp_2 to i48" [sources/valueStore/flashValueStore.cpp:425]   --->   Operation 30 'sext' 'tmp_2_cast' <Predicate = (!flashSetState_load & tmp_445 & tmp_448 & tmp_451)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %memWrCmd_V, i48 %tmp_2_cast)" [sources/valueStore/flashValueStore.cpp:425]   --->   Operation 31 'write' <Predicate = (!flashSetState_load & tmp_445 & tmp_448 & tmp_451)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %memWrData_V_V, i64 %tmp_V_54)" [sources/valueStore/flashValueStore.cpp:426]   --->   Operation 32 'write' <Predicate = (!flashSetState_load & tmp_445 & tmp_448 & tmp_451)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp, label %4, label %._crit_edge7.i" [sources/valueStore/flashValueStore.cpp:434]   --->   Operation 33 'br' <Predicate = (flashSetState_load)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %memWrData_V_V, i64 %tmp_V)" [sources/valueStore/flashValueStore.cpp:436]   --->   Operation 34 'write' <Predicate = (flashSetState_load & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* @flashDemux2setPathMe_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i66* @flashDemux2setPathVa_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %memWrData_V_V, [5 x i8]* @p_str3149, i32 1, i32 1, [5 x i8]* @p_str4150, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147) nounwind"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %memWrCmd_V, [5 x i8]* @p_str3149, i32 1, i32 1, [5 x i8]* @p_str4150, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str82, i32 0, i32 0, [1 x i8]* @p_str183, i32 0, i32 0, [1 x i8]* @p_str183, [1 x i8]* @p_str183, [1 x i8]* @p_str183, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str183, [1 x i8]* @p_str183) nounwind" [sources/valueStore/flashValueStore.cpp:401]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str183) nounwind" [sources/valueStore/flashValueStore.cpp:404]   --->   Operation 40 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i48P(i48* %memWrCmd_V, i48 %tmp_2_cast)" [sources/valueStore/flashValueStore.cpp:425]   --->   Operation 41 'write' <Predicate = (!flashSetState_load & tmp_445 & tmp_448 & tmp_451)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 42 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %memWrData_V_V, i64 %tmp_V_54)" [sources/valueStore/flashValueStore.cpp:426]   --->   Operation 42 'write' <Predicate = (!flashSetState_load & tmp_445 & tmp_448 & tmp_451)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i" [sources/valueStore/flashValueStore.cpp:428]   --->   Operation 43 'br' <Predicate = (!flashSetState_load & tmp_445 & tmp_448 & tmp_451)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [sources/valueStore/flashValueStore.cpp:429]   --->   Operation 44 'br' <Predicate = (!flashSetState_load & tmp_445 & tmp_448)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %flashSetPathNoFilter.exit" [sources/valueStore/flashValueStore.cpp:430]   --->   Operation 45 'br' <Predicate = (!flashSetState_load)> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %memWrData_V_V, i64 %tmp_V)" [sources/valueStore/flashValueStore.cpp:436]   --->   Operation 46 'write' <Predicate = (flashSetState_load & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %._crit_edge8.i" [sources/valueStore/flashValueStore.cpp:440]   --->   Operation 47 'br' <Predicate = (flashSetState_load & tmp & tmp_447)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %._crit_edge7.i" [sources/valueStore/flashValueStore.cpp:441]   --->   Operation 48 'br' <Predicate = (flashSetState_load & tmp)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %flashSetPathNoFilter.exit" [sources/valueStore/flashValueStore.cpp:442]   --->   Operation 49 'br' <Predicate = (flashSetState_load)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ memWrCmd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ memWrData_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ flashSetState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ flashDemux2setPathMe_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ flashDemux2setPathVa_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
flashSetState_load    (load          ) [ 0111]
StgValue_5            (br            ) [ 0000]
tmp_445               (nbreadreq     ) [ 0111]
StgValue_7            (br            ) [ 0000]
tmp_448               (nbreadreq     ) [ 0111]
tmp29                 (read          ) [ 0000]
setCtrlWord_address_s (trunc         ) [ 0110]
tmp_length_V_load_ne  (partselect    ) [ 0000]
tmp_s                 (partselect    ) [ 0000]
op2_assign            (bitconcatenate) [ 0000]
tmp_197_i             (icmp          ) [ 0000]
tmp_68_i              (add           ) [ 0000]
setCtrlWord_count_V   (select        ) [ 0110]
tmp_1                 (read          ) [ 0000]
tmp_V_54              (trunc         ) [ 0111]
tmp_451               (bitselect     ) [ 0111]
StgValue_20           (br            ) [ 0000]
StgValue_21           (store         ) [ 0000]
tmp                   (nbreadreq     ) [ 0111]
tmp_3                 (read          ) [ 0000]
tmp_V                 (trunc         ) [ 0111]
tmp_447               (bitselect     ) [ 0111]
StgValue_26           (br            ) [ 0000]
StgValue_27           (store         ) [ 0000]
StgValue_28           (br            ) [ 0000]
tmp_2                 (bitconcatenate) [ 0000]
tmp_2_cast            (sext          ) [ 0101]
StgValue_33           (br            ) [ 0000]
StgValue_35           (specinterface ) [ 0000]
StgValue_36           (specinterface ) [ 0000]
StgValue_37           (specinterface ) [ 0000]
StgValue_38           (specinterface ) [ 0000]
StgValue_39           (specinterface ) [ 0000]
StgValue_40           (specpipeline  ) [ 0000]
StgValue_41           (write         ) [ 0000]
StgValue_42           (write         ) [ 0000]
StgValue_43           (br            ) [ 0000]
StgValue_44           (br            ) [ 0000]
StgValue_45           (br            ) [ 0000]
StgValue_46           (write         ) [ 0000]
StgValue_47           (br            ) [ 0000]
StgValue_48           (br            ) [ 0000]
StgValue_49           (br            ) [ 0000]
StgValue_50           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="memWrCmd_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memWrCmd_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="memWrData_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memWrData_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="flashSetState">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flashSetState"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="flashDemux2setPathMe_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flashDemux2setPathMe_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="flashDemux2setPathVa_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flashDemux2setPathVa_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i48P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i66P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i48P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i13.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i66P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i66.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i48P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3149"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4150"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1147"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str183"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_445_nbreadreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="48" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_445/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_nbreadreq_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="66" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_448/1 tmp/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp29_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="48" slack="0"/>
<pin id="94" dir="0" index="1" bw="48" slack="0"/>
<pin id="95" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp29/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="66" slack="0"/>
<pin id="100" dir="0" index="1" bw="66" slack="0"/>
<pin id="101" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 tmp_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="48" slack="0"/>
<pin id="107" dir="0" index="2" bw="45" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_31/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="0" index="2" bw="64" slack="1"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/2 StgValue_34/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="flashSetState_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flashSetState_load/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="setCtrlWord_address_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="48" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="setCtrlWord_address_s/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_length_V_load_ne_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="48" slack="0"/>
<pin id="129" dir="0" index="2" bw="7" slack="0"/>
<pin id="130" dir="0" index="3" bw="7" slack="0"/>
<pin id="131" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_length_V_load_ne/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_s_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="13" slack="0"/>
<pin id="138" dir="0" index="1" bw="48" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="0" index="3" bw="7" slack="0"/>
<pin id="141" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="op2_assign_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="13" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="op2_assign/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_197_i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_197_i/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_68_i_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="13" slack="0"/>
<pin id="163" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_68_i/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="setCtrlWord_count_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="13" slack="0"/>
<pin id="169" dir="0" index="2" bw="13" slack="0"/>
<pin id="170" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="setCtrlWord_count_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_V_54_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="66" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_54/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_451_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="66" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_451/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="StgValue_21_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="66" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_447_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="66" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_447/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="StgValue_27_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="45" slack="0"/>
<pin id="212" dir="0" index="1" bw="13" slack="1"/>
<pin id="213" dir="0" index="2" bw="32" slack="1"/>
<pin id="214" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_2_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="45" slack="0"/>
<pin id="218" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="flashSetState_load_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="flashSetState_load "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_445_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_445 "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_448_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_448 "/>
</bind>
</comp>

<comp id="233" class="1005" name="setCtrlWord_address_s_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="setCtrlWord_address_s "/>
</bind>
</comp>

<comp id="238" class="1005" name="setCtrlWord_count_V_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="13" slack="1"/>
<pin id="240" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="setCtrlWord_count_V "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_V_54_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_54 "/>
</bind>
</comp>

<comp id="248" class="1005" name="tmp_451_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_451 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_V_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_447_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="2"/>
<pin id="263" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_447 "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_2_cast_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="48" slack="1"/>
<pin id="267" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="92" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="92" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="92" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="136" pin="4"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="126" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="146" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="136" pin="4"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="154" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="160" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="136" pin="4"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="98" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="98" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="98" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="98" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="210" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="224"><net_src comp="118" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="76" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="84" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="122" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="241"><net_src comp="166" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="246"><net_src comp="174" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="251"><net_src comp="178" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="84" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="192" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="264"><net_src comp="196" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="216" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="104" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: memWrCmd_V | {3 }
	Port: memWrData_V_V | {3 }
	Port: flashSetState | {1 }
 - Input state : 
	Port: flashSetPathNoFilter : flashSetState | {1 }
	Port: flashSetPathNoFilter : flashDemux2setPathMe_1 | {1 }
	Port: flashSetPathNoFilter : flashDemux2setPathVa_1 | {1 }
  - Chain level:
	State 1
		StgValue_5 : 1
		op2_assign : 1
		tmp_197_i : 2
		tmp_68_i : 1
		setCtrlWord_count_V : 3
		StgValue_20 : 1
		StgValue_26 : 1
	State 2
		tmp_2_cast : 1
		StgValue_31 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |        tmp_68_i_fu_160       |    0    |    20   |
|----------|------------------------------|---------|---------|
|   icmp   |       tmp_197_i_fu_154       |    0    |    13   |
|----------|------------------------------|---------|---------|
|  select  |  setCtrlWord_count_V_fu_166  |    0    |    13   |
|----------|------------------------------|---------|---------|
| nbreadreq|    tmp_445_nbreadreq_fu_76   |    0    |    0    |
|          |      grp_nbreadreq_fu_84     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   read   |       tmp29_read_fu_92       |    0    |    0    |
|          |        grp_read_fu_98        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |       grp_write_fu_104       |    0    |    0    |
|          |       grp_write_fu_111       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          | setCtrlWord_address_s_fu_122 |    0    |    0    |
|   trunc  |        tmp_V_54_fu_174       |    0    |    0    |
|          |         tmp_V_fu_192         |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|  tmp_length_V_load_ne_fu_126 |    0    |    0    |
|          |         tmp_s_fu_136         |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|       op2_assign_fu_146      |    0    |    0    |
|          |         tmp_2_fu_210         |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|        tmp_451_fu_178        |    0    |    0    |
|          |        tmp_447_fu_196        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       tmp_2_cast_fu_216      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    46   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  flashSetState_load_reg_221 |    1   |
|setCtrlWord_address_s_reg_233|   32   |
| setCtrlWord_count_V_reg_238 |   13   |
|      tmp_2_cast_reg_265     |   48   |
|       tmp_445_reg_225       |    1   |
|       tmp_447_reg_261       |    1   |
|       tmp_448_reg_229       |    1   |
|       tmp_451_reg_248       |    1   |
|       tmp_V_54_reg_243      |   64   |
|        tmp_V_reg_256        |   64   |
|         tmp_reg_252         |    1   |
+-----------------------------+--------+
|            Total            |   227  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_104 |  p2  |   2  |  45  |   90   ||    9    |
| grp_write_fu_111 |  p2  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   218  ||   1.7   ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   46   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   227  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   227  |   64   |
+-----------+--------+--------+--------+
