{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 17, "design__inferred_latch__count": 0, "design__instance__count": 67520, "design__instance__area": 18014.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 5, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 1, "power__internal__total": 0.00025786488549783826, "power__switching__total": 7.413267303491011e-05, "power__leakage__total": 5.307742867444176e-08, "power__total": 0.00033205063664354384, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2549995564658891, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25446587224285816, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.8212155632400261, "timing__setup__ws__corner:nom_tt_025C_1v80": 16.179758435447024, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 5, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2588192788901411, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25773381380826604, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.8707393941224126, "timing__setup__ws__corner:nom_ss_100C_1v60": 13.0875465280605, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 5, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2539405146927474, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25391342525018046, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.43916160839790486, "timing__setup__ws__corner:nom_ff_n40C_1v95": 17.37666060225826, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 34, "design__max_fanout_violation__count": 5, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.25361727324998595, "clock__skew__worst_setup": 0.2532807646417049, "timing__hold__ws": 0.43207050271677133, "timing__setup__ws": 12.94393695531763, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 200.0 3500.0", "design__core__bbox": "5.52 10.88 194.12 3487.04", "design__io": 37, "design__die__area": 700000, "design__core__area": 655604, "design__instance__count__stdcell": 67520, "design__instance__area__stdcell": 18014.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.0274781, "design__instance__utilization__stdcell": 0.0274781, "design__instance__count__stdcell__type:physical__class:welltap": 8960, "design__instance__count__stdcell__type:physical__class:antennacell": 132, "design__instance__count__stdcell__type:physical__class:spacer": 57792, "design__instance__count__stdcell__type:physical__class:misc": 0, "design__instance__count__stdcell__type:logical__class:sequential": 84, "design__instance__count__stdcell__type:logical__class:buffer": 196, "design__instance__count__stdcell__type:logical__class:clock_gate": 0, "design__instance__count__stdcell__type:logical__class:misc": 356, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__stdcell__type:physical": 66884, "design__instance__count__stdcell__type:logical": 636, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 20311, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 164, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 63, "route__net": 642, "route__net__special": 2, "route__drc_errors__iter:1": 131, "route__wirelength__iter:1": 20960, "route__drc_errors__iter:2": 21, "route__wirelength__iter:2": 20788, "route__drc_errors__iter:3": 43, "route__wirelength__iter:3": 20806, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 20812, "route__drc_errors": 0, "route__wirelength": 20812, "route__vias": 3779, "route__vias__singlecut": 3779, "route__vias__multicut": 0, "design__disconnected_pin__count": 11, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1722.56, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 5, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2546318505897338, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2541027182812326, "timing__hold__ws__corner:min_tt_025C_1v80": 0.8169162244555715, "timing__setup__ws__corner:min_tt_025C_1v80": 16.2960209938739, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 5, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.25824607072631567, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25753275241282003, "timing__hold__ws__corner:min_ss_100C_1v60": 1.8637829584979748, "timing__setup__ws__corner:min_ss_100C_1v60": 13.226462077722497, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 5, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25361727324998595, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2532807646417049, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.43207050271677133, "timing__setup__ws__corner:min_ff_n40C_1v95": 17.46480343112215, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 5, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2562768680918452, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2562768680918452, "timing__hold__ws__corner:max_tt_025C_1v80": 0.82614228907344, "timing__setup__ws__corner:max_tt_025C_1v80": 16.048997252086913, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 34, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 5, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.25980959785611485, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2588790088905552, "timing__hold__ws__corner:max_ss_100C_1v60": 1.8794313304280277, "timing__setup__ws__corner:max_ss_100C_1v60": 12.94393695531763, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 5, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25557348627470095, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25557348627470095, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.4465795637467319, "timing__setup__ws__corner:max_ff_n40C_1v95": 17.278939657045438, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 29, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.7999, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 9.68505e-05, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 6.90043e-05, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 4.89099e-07, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 6.90043e-05, "design_powergrid__voltage__worst": 6.90043e-05, "design_powergrid__voltage__worst__net:vccd1": 1.7999, "design_powergrid__drop__worst": 9.68505e-05, "design_powergrid__drop__worst__net:vccd1": 9.68505e-05, "design_powergrid__voltage__worst__net:vssd1": 6.90043e-05, "design_powergrid__drop__worst__net:vssd1": 6.90043e-05, "ir__voltage__worst": 1.8, "ir__drop__avg": 5.57e-07, "ir__drop__worst": 9.69e-05, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}