// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module accelerate_adders (
        ap_ready,
        multiplier_outs_0,
        sum_i,
        sum_o,
        sum_o_ap_vld
);


output   ap_ready;
input  [31:0] multiplier_outs_0;
input  [31:0] sum_i;
output  [31:0] sum_o;
output   sum_o_ap_vld;

reg[31:0] sum_o;

wire   [31:0] add_ln29_fu_20_p2;

always @ (*) begin
    sum_o = add_ln29_fu_20_p2;
end

assign sum_o_ap_vld = 1'b1;

assign add_ln29_fu_20_p2 = (sum_i + multiplier_outs_0);

assign ap_ready = 1'b1;

endmodule //accelerate_adders
