INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Users/kevin/Desktop/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/kevin/Desktop/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_blockmatmul_top glbl -prj blockmatmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Users/kevin/Desktop/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s blockmatmul 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_autofifo_Arows_V_a_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Arows_V_a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_autofifo_Arows_V_a_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Arows_V_a_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_autofifo_Arows_V_a_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Arows_V_a_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_autofifo_Arows_V_a_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Arows_V_a_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_autofifo_Bcols_V_a_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Bcols_V_a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_autofifo_Bcols_V_a_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Bcols_V_a_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_autofifo_Bcols_V_a_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Bcols_V_a_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_autofifo_Bcols_V_a_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Bcols_V_a_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_automem_ABpartial_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_ABpartial_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/blockmatmul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_blockmatmul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/blockmatmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/blockmatmul_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_AB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/blockmatmul_AB_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_AB_memcore_ram
INFO: [VRFC 10-311] analyzing module blockmatmul_AB_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/blockmatmul_mux_4cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_mux_4cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/Loop_memset_AB_prbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_memset_AB_prbkb_ram
INFO: [VRFC 10-311] analyzing module Loop_memset_AB_prbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/Loop_memset_AB_proc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_memset_AB_proc8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/Loop_writeoutput_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_writeoutput_pro
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.blockmatmul_AB_memcore_ram
Compiling module xil_defaultlib.blockmatmul_AB_memcore
Compiling module xil_defaultlib.blockmatmul_AB(AddressRange=16)
Compiling module xil_defaultlib.Loop_memset_AB_prbkb_ram
Compiling module xil_defaultlib.Loop_memset_AB_prbkb(DataWidth=3...
Compiling module xil_defaultlib.blockmatmul_mux_4cud(ID=1,din4_W...
Compiling module xil_defaultlib.Loop_memset_AB_proc8
Compiling module xil_defaultlib.Loop_writeoutput_pro
Compiling module xil_defaultlib.blockmatmul
Compiling module xil_defaultlib.AESL_autofifo_Arows_V_a_0
Compiling module xil_defaultlib.AESL_autofifo_Arows_V_a_1
Compiling module xil_defaultlib.AESL_autofifo_Arows_V_a_2
Compiling module xil_defaultlib.AESL_autofifo_Arows_V_a_3
Compiling module xil_defaultlib.AESL_autofifo_Bcols_V_a_0
Compiling module xil_defaultlib.AESL_autofifo_Bcols_V_a_1
Compiling module xil_defaultlib.AESL_autofifo_Bcols_V_a_2
Compiling module xil_defaultlib.AESL_autofifo_Bcols_V_a_3
Compiling module xil_defaultlib.AESL_automem_ABpartial_out
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_blockmatmul_top
Compiling module work.glbl
Built simulation snapshot blockmatmul
