****************************************
Report : qor
Design : ORCA_TOP
Version: P-2019.03-SP1-VAL
Date   : Tue Jun 16 02:23:22 2020
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                     24
Critical Path Length:              7.05
Critical Path Slack:               0.03
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'v_PCI_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              1.76
Critical Path Slack:               2.51
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                     16
Critical Path Length:              2.19
Critical Path Slack:               0.04
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     35
Critical Path Length:              4.46
Critical Path Slack:              -0.16
Critical Path Clk Period:          4.80
Total Negative Slack:             -2.70
No. of Violating Paths:              50
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:              2.37
Critical Path Slack:               0.00
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                     24
Critical Path Length:              7.05
Critical Path Slack:              -0.01
Critical Path Clk Period:          7.50
Total Negative Slack:             -0.01
No. of Violating Paths:               3
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'v_PCI_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              1.76
Critical Path Slack:               2.47
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                     16
Critical Path Length:              2.19
Critical Path Slack:              -0.00
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.00
No. of Violating Paths:               1
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     35
Critical Path Length:              4.46
Critical Path Slack:              -0.20
Critical Path Clk Period:          4.80
Total Negative Slack:             -5.35
No. of Violating Paths:              82
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              2.54
Critical Path Slack:              -0.00
Critical Path Clk Period:          4.10
Total Negative Slack:             -0.00
No. of Violating Paths:               4
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SD_DDR_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              1.58
Critical Path Slack:              -0.97
Critical Path Clk Period:          4.10
Total Negative Slack:             -5.05
No. of Violating Paths:               6
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             31
Hierarchical Port Count:           2188
Leaf Cell Count:                  45123
Buf/Inv Cell Count:                7293
Buf Cell Count:                    2906
Inv Cell Count:                    4387
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         39974
Sequential Cell Count:             5149
Macro Count:                         40
----------------------------------------


Area
----------------------------------------
Combinational Area:           105503.05
Noncombinational Area:         46606.71
Buf/Inv Area:                  17492.73
Total Buffer Area:             10907.86
Total Inverter Area:            6584.87
Macro/Black Box Area:         231744.78
Net Area:                             0
Net XLength:                       0.00
Net YLength:                       0.00
----------------------------------------
Cell Area (netlist):                         383854.54
Cell Area (netlist and physical only):       389721.45
Net Length:                        0.00


Design Rules
----------------------------------------
Total Number of Nets:             48134
Nets with Violations:               127
Max Trans Violations:                 7
Max Cap Violations:                 126
----------------------------------------

1
