{"Source Block": ["oh/elink/hdl/elink_cfg.v@58:68@HdlIdDef", "   wire \tecfg_clk_write;\n   wire \tecfg_chipid_write;\n   wire \tecfg_reset_write;\n   wire \tmi_en;\n   wire [31:0] \tmi_addr;\n   wire [31:0] \tmi_din;\n\n   packet2emesh pe2 (\n\t\t     // Outputs\n\t\t     .write_out\t\t(mi_we),\n\t\t     .datamode_out\t(),\n"], "Clone Blocks": [["oh/elink/hdl/elink_cfg.v@54:64", "   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \tecfg_clk_write;\n   wire \tecfg_chipid_write;\n   wire \tecfg_reset_write;\n   wire \tmi_en;\n   wire [31:0] \tmi_addr;\n   wire [31:0] \tmi_din;\n\n"], ["oh/elink/hdl/elink_cfg.v@55:65", "   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \tecfg_clk_write;\n   wire \tecfg_chipid_write;\n   wire \tecfg_reset_write;\n   wire \tmi_en;\n   wire [31:0] \tmi_addr;\n   wire [31:0] \tmi_din;\n\n   packet2emesh pe2 (\n"], ["oh/elink/hdl/elink_cfg.v@57:67", "   wire \tecfg_write;\n   wire \tecfg_clk_write;\n   wire \tecfg_chipid_write;\n   wire \tecfg_reset_write;\n   wire \tmi_en;\n   wire [31:0] \tmi_addr;\n   wire [31:0] \tmi_din;\n\n   packet2emesh pe2 (\n\t\t     // Outputs\n\t\t     .write_out\t\t(mi_we),\n"], ["oh/elink/hdl/elink_cfg.v@51:61", "   reg [15:0] \tecfg_clk_reg;\n   reg [11:0] \tecfg_chipid;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \tecfg_clk_write;\n   wire \tecfg_chipid_write;\n   wire \tecfg_reset_write;\n   wire \tmi_en;\n"], ["oh/elink/hdl/elink_cfg.v@53:63", "   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \tecfg_clk_write;\n   wire \tecfg_chipid_write;\n   wire \tecfg_reset_write;\n   wire \tmi_en;\n   wire [31:0] \tmi_addr;\n   wire [31:0] \tmi_din;\n"], ["oh/elink/hdl/elink_cfg.v@52:62", "   reg [11:0] \tecfg_chipid;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \tecfg_clk_write;\n   wire \tecfg_chipid_write;\n   wire \tecfg_reset_write;\n   wire \tmi_en;\n   wire [31:0] \tmi_addr;\n"], ["oh/elink/hdl/elink_cfg.v@56:66", "   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \tecfg_clk_write;\n   wire \tecfg_chipid_write;\n   wire \tecfg_reset_write;\n   wire \tmi_en;\n   wire [31:0] \tmi_addr;\n   wire [31:0] \tmi_din;\n\n   packet2emesh pe2 (\n\t\t     // Outputs\n"]], "Diff Content": {"Delete": [], "Add": [[63, "   wire \tmi_we;\n"]]}}