digraph "1_linux_05692d7005a364add85c6e25a6c4447ce08f913a_0" {
"1000201" [label="(MethodReturn,static int)"];
"1000103" [label="(MethodParameterIn,struct vfio_pci_device *vdev)"];
"1000287" [label="(MethodParameterOut,struct vfio_pci_device *vdev)"];
"1000104" [label="(MethodParameterIn,int nvec)"];
"1000288" [label="(MethodParameterOut,int nvec)"];
"1000105" [label="(MethodParameterIn,bool msix)"];
"1000289" [label="(MethodParameterOut,bool msix)"];
"1000128" [label="(Call,vdev->ctx = kzalloc(nvec * sizeof(struct vfio_pci_irq_ctx), GFP_KERNEL))"];
"1000129" [label="(Call,vdev->ctx)"];
"1000130" [label="(Identifier,vdev)"];
"1000132" [label="(Call,kzalloc(nvec * sizeof(struct vfio_pci_irq_ctx), GFP_KERNEL))"];
"1000133" [label="(Call,nvec * sizeof(struct vfio_pci_irq_ctx))"];
"1000134" [label="(Identifier,nvec)"];
"1000135" [label="(Call,sizeof(struct vfio_pci_irq_ctx))"];
"1000137" [label="(Identifier,GFP_KERNEL)"];
"1000131" [label="(FieldIdentifier,ctx)"];
"1000142" [label="(FieldIdentifier,ctx)"];
"1000138" [label="(ControlStructure,if (!vdev->ctx))"];
"1000139" [label="(Call,!vdev->ctx)"];
"1000140" [label="(Call,vdev->ctx)"];
"1000141" [label="(Identifier,vdev)"];
"1000144" [label="(Call,-ENOMEM)"];
"1000145" [label="(Identifier,ENOMEM)"];
"1000143" [label="(Return,return -ENOMEM;)"];
"1000146" [label="(Call,ret = pci_alloc_irq_vectors(pdev, 1, nvec, flag))"];
"1000147" [label="(Identifier,ret)"];
"1000149" [label="(Identifier,pdev)"];
"1000150" [label="(Literal,1)"];
"1000151" [label="(Identifier,nvec)"];
"1000152" [label="(Identifier,flag)"];
"1000148" [label="(Call,pci_alloc_irq_vectors(pdev, 1, nvec, flag))"];
"1000153" [label="(ControlStructure,if (ret < nvec))"];
"1000156" [label="(Identifier,nvec)"];
"1000157" [label="(Block,)"];
"1000154" [label="(Call,ret < nvec)"];
"1000155" [label="(Identifier,ret)"];
"1000161" [label="(Literal,0)"];
"1000158" [label="(ControlStructure,if (ret > 0))"];
"1000159" [label="(Call,ret > 0)"];
"1000160" [label="(Identifier,ret)"];
"1000163" [label="(Identifier,pdev)"];
"1000162" [label="(Call,pci_free_irq_vectors(pdev))"];
"1000167" [label="(FieldIdentifier,ctx)"];
"1000164" [label="(Call,kfree(vdev->ctx))"];
"1000165" [label="(Call,vdev->ctx)"];
"1000166" [label="(Identifier,vdev)"];
"1000106" [label="(Block,)"];
"1000168" [label="(Return,return ret;)"];
"1000169" [label="(Identifier,ret)"];
"1000170" [label="(Call,vdev->num_ctx = nvec)"];
"1000171" [label="(Call,vdev->num_ctx)"];
"1000172" [label="(Identifier,vdev)"];
"1000174" [label="(Identifier,nvec)"];
"1000173" [label="(FieldIdentifier,num_ctx)"];
"1000175" [label="(Call,vdev->irq_type = msix ? VFIO_PCI_MSIX_IRQ_INDEX :\n\t\t\t\tVFIO_PCI_MSI_IRQ_INDEX)"];
"1000176" [label="(Call,vdev->irq_type)"];
"1000177" [label="(Identifier,vdev)"];
"1000179" [label="(Call,msix ? VFIO_PCI_MSIX_IRQ_INDEX :\n\t\t\t\tVFIO_PCI_MSI_IRQ_INDEX)"];
"1000180" [label="(Identifier,msix)"];
"1000181" [label="(Identifier,VFIO_PCI_MSIX_IRQ_INDEX)"];
"1000178" [label="(FieldIdentifier,irq_type)"];
"1000182" [label="(Identifier,VFIO_PCI_MSI_IRQ_INDEX)"];
"1000183" [label="(ControlStructure,if (!msix))"];
"1000186" [label="(Block,)"];
"1000184" [label="(Call,!msix)"];
"1000185" [label="(Identifier,msix)"];
"1000108" [label="(Call,*pdev = vdev->pdev)"];
"1000109" [label="(Identifier,pdev)"];
"1000110" [label="(Call,vdev->pdev)"];
"1000111" [label="(Identifier,vdev)"];
"1000112" [label="(FieldIdentifier,pdev)"];
"1000191" [label="(Call,fls(nvec * 2 - 1) - 1)"];
"1000192" [label="(Call,fls(nvec * 2 - 1))"];
"1000187" [label="(Call,vdev->msi_qmax = fls(nvec * 2 - 1) - 1)"];
"1000188" [label="(Call,vdev->msi_qmax)"];
"1000189" [label="(Identifier,vdev)"];
"1000193" [label="(Call,nvec * 2 - 1)"];
"1000194" [label="(Call,nvec * 2)"];
"1000195" [label="(Identifier,nvec)"];
"1000196" [label="(Literal,2)"];
"1000197" [label="(Literal,1)"];
"1000198" [label="(Literal,1)"];
"1000190" [label="(FieldIdentifier,msi_qmax)"];
"1000199" [label="(Return,return 0;)"];
"1000200" [label="(Literal,0)"];
"1000114" [label="(Call,flag = msix ? PCI_IRQ_MSIX : PCI_IRQ_MSI)"];
"1000115" [label="(Identifier,flag)"];
"1000116" [label="(Call,msix ? PCI_IRQ_MSIX : PCI_IRQ_MSI)"];
"1000117" [label="(Identifier,msix)"];
"1000118" [label="(Identifier,PCI_IRQ_MSIX)"];
"1000119" [label="(Identifier,PCI_IRQ_MSI)"];
"1000124" [label="(Identifier,vdev)"];
"1000121" [label="(ControlStructure,if (!is_irq_none(vdev)))"];
"1000122" [label="(Call,!is_irq_none(vdev))"];
"1000123" [label="(Call,is_irq_none(vdev))"];
"1000126" [label="(Call,-EINVAL)"];
"1000127" [label="(Identifier,EINVAL)"];
"1000125" [label="(Return,return -EINVAL;)"];
"1000201" -> "1000102"  [label="AST: "];
"1000201" -> "1000125"  [label="CFG: "];
"1000201" -> "1000143"  [label="CFG: "];
"1000201" -> "1000168"  [label="CFG: "];
"1000201" -> "1000199"  [label="CFG: "];
"1000168" -> "1000201"  [label="DDG: <RET>"];
"1000193" -> "1000201"  [label="DDG: nvec * 2"];
"1000184" -> "1000201"  [label="DDG: msix"];
"1000184" -> "1000201"  [label="DDG: !msix"];
"1000105" -> "1000201"  [label="DDG: msix"];
"1000179" -> "1000201"  [label="DDG: VFIO_PCI_MSIX_IRQ_INDEX"];
"1000179" -> "1000201"  [label="DDG: VFIO_PCI_MSI_IRQ_INDEX"];
"1000126" -> "1000201"  [label="DDG: EINVAL"];
"1000126" -> "1000201"  [label="DDG: -EINVAL"];
"1000116" -> "1000201"  [label="DDG: PCI_IRQ_MSIX"];
"1000116" -> "1000201"  [label="DDG: PCI_IRQ_MSI"];
"1000116" -> "1000201"  [label="DDG: msix"];
"1000132" -> "1000201"  [label="DDG: nvec * sizeof(struct vfio_pci_irq_ctx)"];
"1000132" -> "1000201"  [label="DDG: GFP_KERNEL"];
"1000154" -> "1000201"  [label="DDG: ret < nvec"];
"1000154" -> "1000201"  [label="DDG: ret"];
"1000154" -> "1000201"  [label="DDG: nvec"];
"1000187" -> "1000201"  [label="DDG: vdev->msi_qmax"];
"1000187" -> "1000201"  [label="DDG: fls(nvec * 2 - 1) - 1"];
"1000159" -> "1000201"  [label="DDG: ret > 0"];
"1000159" -> "1000201"  [label="DDG: ret"];
"1000164" -> "1000201"  [label="DDG: kfree(vdev->ctx)"];
"1000164" -> "1000201"  [label="DDG: vdev->ctx"];
"1000175" -> "1000201"  [label="DDG: msix ? VFIO_PCI_MSIX_IRQ_INDEX :\n\t\t\t\tVFIO_PCI_MSI_IRQ_INDEX"];
"1000175" -> "1000201"  [label="DDG: vdev->irq_type"];
"1000104" -> "1000201"  [label="DDG: nvec"];
"1000122" -> "1000201"  [label="DDG: is_irq_none(vdev)"];
"1000122" -> "1000201"  [label="DDG: !is_irq_none(vdev)"];
"1000128" -> "1000201"  [label="DDG: kzalloc(nvec * sizeof(struct vfio_pci_irq_ctx), GFP_KERNEL)"];
"1000139" -> "1000201"  [label="DDG: !vdev->ctx"];
"1000139" -> "1000201"  [label="DDG: vdev->ctx"];
"1000194" -> "1000201"  [label="DDG: nvec"];
"1000148" -> "1000201"  [label="DDG: flag"];
"1000148" -> "1000201"  [label="DDG: pdev"];
"1000103" -> "1000201"  [label="DDG: vdev"];
"1000144" -> "1000201"  [label="DDG: -ENOMEM"];
"1000144" -> "1000201"  [label="DDG: ENOMEM"];
"1000133" -> "1000201"  [label="DDG: nvec"];
"1000114" -> "1000201"  [label="DDG: flag"];
"1000114" -> "1000201"  [label="DDG: msix ? PCI_IRQ_MSIX : PCI_IRQ_MSI"];
"1000146" -> "1000201"  [label="DDG: pci_alloc_irq_vectors(pdev, 1, nvec, flag)"];
"1000192" -> "1000201"  [label="DDG: nvec * 2 - 1"];
"1000108" -> "1000201"  [label="DDG: vdev->pdev"];
"1000108" -> "1000201"  [label="DDG: pdev"];
"1000170" -> "1000201"  [label="DDG: vdev->num_ctx"];
"1000170" -> "1000201"  [label="DDG: nvec"];
"1000162" -> "1000201"  [label="DDG: pdev"];
"1000162" -> "1000201"  [label="DDG: pci_free_irq_vectors(pdev)"];
"1000191" -> "1000201"  [label="DDG: fls(nvec * 2 - 1)"];
"1000123" -> "1000201"  [label="DDG: vdev"];
"1000125" -> "1000201"  [label="DDG: <RET>"];
"1000143" -> "1000201"  [label="DDG: <RET>"];
"1000199" -> "1000201"  [label="DDG: <RET>"];
"1000103" -> "1000102"  [label="AST: "];
"1000103" -> "1000201"  [label="DDG: vdev"];
"1000103" -> "1000123"  [label="DDG: vdev"];
"1000287" -> "1000102"  [label="AST: "];
"1000104" -> "1000102"  [label="AST: "];
"1000104" -> "1000201"  [label="DDG: nvec"];
"1000104" -> "1000133"  [label="DDG: nvec"];
"1000104" -> "1000148"  [label="DDG: nvec"];
"1000104" -> "1000154"  [label="DDG: nvec"];
"1000104" -> "1000170"  [label="DDG: nvec"];
"1000104" -> "1000194"  [label="DDG: nvec"];
"1000288" -> "1000102"  [label="AST: "];
"1000105" -> "1000102"  [label="AST: "];
"1000105" -> "1000201"  [label="DDG: msix"];
"1000105" -> "1000114"  [label="DDG: msix"];
"1000105" -> "1000116"  [label="DDG: msix"];
"1000105" -> "1000175"  [label="DDG: msix"];
"1000105" -> "1000179"  [label="DDG: msix"];
"1000105" -> "1000184"  [label="DDG: msix"];
"1000289" -> "1000102"  [label="AST: "];
"1000128" -> "1000106"  [label="AST: "];
"1000128" -> "1000132"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000132" -> "1000128"  [label="AST: "];
"1000141" -> "1000128"  [label="CFG: "];
"1000128" -> "1000201"  [label="DDG: kzalloc(nvec * sizeof(struct vfio_pci_irq_ctx), GFP_KERNEL)"];
"1000132" -> "1000128"  [label="DDG: nvec * sizeof(struct vfio_pci_irq_ctx)"];
"1000132" -> "1000128"  [label="DDG: GFP_KERNEL"];
"1000128" -> "1000139"  [label="DDG: vdev->ctx"];
"1000129" -> "1000128"  [label="AST: "];
"1000129" -> "1000131"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000131" -> "1000129"  [label="AST: "];
"1000134" -> "1000129"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000130" -> "1000122"  [label="CFG: "];
"1000131" -> "1000130"  [label="CFG: "];
"1000132" -> "1000128"  [label="AST: "];
"1000132" -> "1000137"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000137" -> "1000132"  [label="AST: "];
"1000128" -> "1000132"  [label="CFG: "];
"1000132" -> "1000201"  [label="DDG: nvec * sizeof(struct vfio_pci_irq_ctx)"];
"1000132" -> "1000201"  [label="DDG: GFP_KERNEL"];
"1000132" -> "1000128"  [label="DDG: nvec * sizeof(struct vfio_pci_irq_ctx)"];
"1000132" -> "1000128"  [label="DDG: GFP_KERNEL"];
"1000133" -> "1000132"  [label="DDG: nvec"];
"1000133" -> "1000132"  [label="AST: "];
"1000133" -> "1000135"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000135" -> "1000133"  [label="AST: "];
"1000137" -> "1000133"  [label="CFG: "];
"1000133" -> "1000201"  [label="DDG: nvec"];
"1000133" -> "1000132"  [label="DDG: nvec"];
"1000104" -> "1000133"  [label="DDG: nvec"];
"1000133" -> "1000148"  [label="DDG: nvec"];
"1000134" -> "1000133"  [label="AST: "];
"1000134" -> "1000129"  [label="CFG: "];
"1000136" -> "1000134"  [label="CFG: "];
"1000135" -> "1000133"  [label="AST: "];
"1000135" -> "1000136"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000133" -> "1000135"  [label="CFG: "];
"1000137" -> "1000132"  [label="AST: "];
"1000137" -> "1000133"  [label="CFG: "];
"1000132" -> "1000137"  [label="CFG: "];
"1000131" -> "1000129"  [label="AST: "];
"1000131" -> "1000130"  [label="CFG: "];
"1000129" -> "1000131"  [label="CFG: "];
"1000142" -> "1000140"  [label="AST: "];
"1000142" -> "1000141"  [label="CFG: "];
"1000140" -> "1000142"  [label="CFG: "];
"1000138" -> "1000106"  [label="AST: "];
"1000139" -> "1000138"  [label="AST: "];
"1000143" -> "1000138"  [label="AST: "];
"1000139" -> "1000138"  [label="AST: "];
"1000139" -> "1000140"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000145" -> "1000139"  [label="CFG: "];
"1000147" -> "1000139"  [label="CFG: "];
"1000139" -> "1000201"  [label="DDG: !vdev->ctx"];
"1000139" -> "1000201"  [label="DDG: vdev->ctx"];
"1000128" -> "1000139"  [label="DDG: vdev->ctx"];
"1000139" -> "1000164"  [label="DDG: vdev->ctx"];
"1000140" -> "1000139"  [label="AST: "];
"1000140" -> "1000142"  [label="CFG: "];
"1000141" -> "1000140"  [label="AST: "];
"1000142" -> "1000140"  [label="AST: "];
"1000139" -> "1000140"  [label="CFG: "];
"1000141" -> "1000140"  [label="AST: "];
"1000141" -> "1000128"  [label="CFG: "];
"1000142" -> "1000141"  [label="CFG: "];
"1000144" -> "1000143"  [label="AST: "];
"1000144" -> "1000145"  [label="CFG: "];
"1000145" -> "1000144"  [label="AST: "];
"1000143" -> "1000144"  [label="CFG: "];
"1000144" -> "1000201"  [label="DDG: -ENOMEM"];
"1000144" -> "1000201"  [label="DDG: ENOMEM"];
"1000144" -> "1000143"  [label="DDG: -ENOMEM"];
"1000145" -> "1000144"  [label="AST: "];
"1000145" -> "1000139"  [label="CFG: "];
"1000144" -> "1000145"  [label="CFG: "];
"1000143" -> "1000138"  [label="AST: "];
"1000143" -> "1000144"  [label="CFG: "];
"1000144" -> "1000143"  [label="AST: "];
"1000201" -> "1000143"  [label="CFG: "];
"1000143" -> "1000201"  [label="DDG: <RET>"];
"1000144" -> "1000143"  [label="DDG: -ENOMEM"];
"1000146" -> "1000106"  [label="AST: "];
"1000146" -> "1000148"  [label="CFG: "];
"1000147" -> "1000146"  [label="AST: "];
"1000148" -> "1000146"  [label="AST: "];
"1000155" -> "1000146"  [label="CFG: "];
"1000146" -> "1000201"  [label="DDG: pci_alloc_irq_vectors(pdev, 1, nvec, flag)"];
"1000148" -> "1000146"  [label="DDG: pdev"];
"1000148" -> "1000146"  [label="DDG: 1"];
"1000148" -> "1000146"  [label="DDG: nvec"];
"1000148" -> "1000146"  [label="DDG: flag"];
"1000146" -> "1000154"  [label="DDG: ret"];
"1000147" -> "1000146"  [label="AST: "];
"1000147" -> "1000139"  [label="CFG: "];
"1000149" -> "1000147"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000149" -> "1000147"  [label="CFG: "];
"1000150" -> "1000149"  [label="CFG: "];
"1000150" -> "1000148"  [label="AST: "];
"1000150" -> "1000149"  [label="CFG: "];
"1000151" -> "1000150"  [label="CFG: "];
"1000151" -> "1000148"  [label="AST: "];
"1000151" -> "1000150"  [label="CFG: "];
"1000152" -> "1000151"  [label="CFG: "];
"1000152" -> "1000148"  [label="AST: "];
"1000152" -> "1000151"  [label="CFG: "];
"1000148" -> "1000152"  [label="CFG: "];
"1000148" -> "1000146"  [label="AST: "];
"1000148" -> "1000152"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000150" -> "1000148"  [label="AST: "];
"1000151" -> "1000148"  [label="AST: "];
"1000152" -> "1000148"  [label="AST: "];
"1000146" -> "1000148"  [label="CFG: "];
"1000148" -> "1000201"  [label="DDG: flag"];
"1000148" -> "1000201"  [label="DDG: pdev"];
"1000148" -> "1000146"  [label="DDG: pdev"];
"1000148" -> "1000146"  [label="DDG: 1"];
"1000148" -> "1000146"  [label="DDG: nvec"];
"1000148" -> "1000146"  [label="DDG: flag"];
"1000108" -> "1000148"  [label="DDG: pdev"];
"1000133" -> "1000148"  [label="DDG: nvec"];
"1000104" -> "1000148"  [label="DDG: nvec"];
"1000114" -> "1000148"  [label="DDG: flag"];
"1000148" -> "1000154"  [label="DDG: nvec"];
"1000148" -> "1000162"  [label="DDG: pdev"];
"1000153" -> "1000106"  [label="AST: "];
"1000154" -> "1000153"  [label="AST: "];
"1000157" -> "1000153"  [label="AST: "];
"1000156" -> "1000154"  [label="AST: "];
"1000156" -> "1000155"  [label="CFG: "];
"1000154" -> "1000156"  [label="CFG: "];
"1000157" -> "1000153"  [label="AST: "];
"1000158" -> "1000157"  [label="AST: "];
"1000164" -> "1000157"  [label="AST: "];
"1000168" -> "1000157"  [label="AST: "];
"1000154" -> "1000153"  [label="AST: "];
"1000154" -> "1000156"  [label="CFG: "];
"1000155" -> "1000154"  [label="AST: "];
"1000156" -> "1000154"  [label="AST: "];
"1000160" -> "1000154"  [label="CFG: "];
"1000172" -> "1000154"  [label="CFG: "];
"1000154" -> "1000201"  [label="DDG: ret < nvec"];
"1000154" -> "1000201"  [label="DDG: ret"];
"1000154" -> "1000201"  [label="DDG: nvec"];
"1000146" -> "1000154"  [label="DDG: ret"];
"1000148" -> "1000154"  [label="DDG: nvec"];
"1000104" -> "1000154"  [label="DDG: nvec"];
"1000154" -> "1000159"  [label="DDG: ret"];
"1000154" -> "1000170"  [label="DDG: nvec"];
"1000154" -> "1000194"  [label="DDG: nvec"];
"1000155" -> "1000154"  [label="AST: "];
"1000155" -> "1000146"  [label="CFG: "];
"1000156" -> "1000155"  [label="CFG: "];
"1000161" -> "1000159"  [label="AST: "];
"1000161" -> "1000160"  [label="CFG: "];
"1000159" -> "1000161"  [label="CFG: "];
"1000158" -> "1000157"  [label="AST: "];
"1000159" -> "1000158"  [label="AST: "];
"1000162" -> "1000158"  [label="AST: "];
"1000159" -> "1000158"  [label="AST: "];
"1000159" -> "1000161"  [label="CFG: "];
"1000160" -> "1000159"  [label="AST: "];
"1000161" -> "1000159"  [label="AST: "];
"1000163" -> "1000159"  [label="CFG: "];
"1000166" -> "1000159"  [label="CFG: "];
"1000159" -> "1000201"  [label="DDG: ret > 0"];
"1000159" -> "1000201"  [label="DDG: ret"];
"1000154" -> "1000159"  [label="DDG: ret"];
"1000159" -> "1000168"  [label="DDG: ret"];
"1000160" -> "1000159"  [label="AST: "];
"1000160" -> "1000154"  [label="CFG: "];
"1000161" -> "1000160"  [label="CFG: "];
"1000163" -> "1000162"  [label="AST: "];
"1000163" -> "1000159"  [label="CFG: "];
"1000162" -> "1000163"  [label="CFG: "];
"1000162" -> "1000158"  [label="AST: "];
"1000162" -> "1000163"  [label="CFG: "];
"1000163" -> "1000162"  [label="AST: "];
"1000166" -> "1000162"  [label="CFG: "];
"1000162" -> "1000201"  [label="DDG: pdev"];
"1000162" -> "1000201"  [label="DDG: pci_free_irq_vectors(pdev)"];
"1000148" -> "1000162"  [label="DDG: pdev"];
"1000167" -> "1000165"  [label="AST: "];
"1000167" -> "1000166"  [label="CFG: "];
"1000165" -> "1000167"  [label="CFG: "];
"1000164" -> "1000157"  [label="AST: "];
"1000164" -> "1000165"  [label="CFG: "];
"1000165" -> "1000164"  [label="AST: "];
"1000169" -> "1000164"  [label="CFG: "];
"1000164" -> "1000201"  [label="DDG: kfree(vdev->ctx)"];
"1000164" -> "1000201"  [label="DDG: vdev->ctx"];
"1000139" -> "1000164"  [label="DDG: vdev->ctx"];
"1000165" -> "1000164"  [label="AST: "];
"1000165" -> "1000167"  [label="CFG: "];
"1000166" -> "1000165"  [label="AST: "];
"1000167" -> "1000165"  [label="AST: "];
"1000164" -> "1000165"  [label="CFG: "];
"1000166" -> "1000165"  [label="AST: "];
"1000166" -> "1000162"  [label="CFG: "];
"1000166" -> "1000159"  [label="CFG: "];
"1000167" -> "1000166"  [label="CFG: "];
"1000106" -> "1000102"  [label="AST: "];
"1000107" -> "1000106"  [label="AST: "];
"1000108" -> "1000106"  [label="AST: "];
"1000113" -> "1000106"  [label="AST: "];
"1000114" -> "1000106"  [label="AST: "];
"1000120" -> "1000106"  [label="AST: "];
"1000121" -> "1000106"  [label="AST: "];
"1000128" -> "1000106"  [label="AST: "];
"1000138" -> "1000106"  [label="AST: "];
"1000146" -> "1000106"  [label="AST: "];
"1000153" -> "1000106"  [label="AST: "];
"1000170" -> "1000106"  [label="AST: "];
"1000175" -> "1000106"  [label="AST: "];
"1000183" -> "1000106"  [label="AST: "];
"1000199" -> "1000106"  [label="AST: "];
"1000168" -> "1000157"  [label="AST: "];
"1000168" -> "1000169"  [label="CFG: "];
"1000169" -> "1000168"  [label="AST: "];
"1000201" -> "1000168"  [label="CFG: "];
"1000168" -> "1000201"  [label="DDG: <RET>"];
"1000169" -> "1000168"  [label="DDG: ret"];
"1000159" -> "1000168"  [label="DDG: ret"];
"1000169" -> "1000168"  [label="AST: "];
"1000169" -> "1000164"  [label="CFG: "];
"1000168" -> "1000169"  [label="CFG: "];
"1000169" -> "1000168"  [label="DDG: ret"];
"1000170" -> "1000106"  [label="AST: "];
"1000170" -> "1000174"  [label="CFG: "];
"1000171" -> "1000170"  [label="AST: "];
"1000174" -> "1000170"  [label="AST: "];
"1000177" -> "1000170"  [label="CFG: "];
"1000170" -> "1000201"  [label="DDG: vdev->num_ctx"];
"1000170" -> "1000201"  [label="DDG: nvec"];
"1000154" -> "1000170"  [label="DDG: nvec"];
"1000104" -> "1000170"  [label="DDG: nvec"];
"1000171" -> "1000170"  [label="AST: "];
"1000171" -> "1000173"  [label="CFG: "];
"1000172" -> "1000171"  [label="AST: "];
"1000173" -> "1000171"  [label="AST: "];
"1000174" -> "1000171"  [label="CFG: "];
"1000172" -> "1000171"  [label="AST: "];
"1000172" -> "1000154"  [label="CFG: "];
"1000173" -> "1000172"  [label="CFG: "];
"1000174" -> "1000170"  [label="AST: "];
"1000174" -> "1000171"  [label="CFG: "];
"1000170" -> "1000174"  [label="CFG: "];
"1000173" -> "1000171"  [label="AST: "];
"1000173" -> "1000172"  [label="CFG: "];
"1000171" -> "1000173"  [label="CFG: "];
"1000175" -> "1000106"  [label="AST: "];
"1000175" -> "1000179"  [label="CFG: "];
"1000176" -> "1000175"  [label="AST: "];
"1000179" -> "1000175"  [label="AST: "];
"1000185" -> "1000175"  [label="CFG: "];
"1000175" -> "1000201"  [label="DDG: msix ? VFIO_PCI_MSIX_IRQ_INDEX :\n\t\t\t\tVFIO_PCI_MSI_IRQ_INDEX"];
"1000175" -> "1000201"  [label="DDG: vdev->irq_type"];
"1000105" -> "1000175"  [label="DDG: msix"];
"1000176" -> "1000175"  [label="AST: "];
"1000176" -> "1000178"  [label="CFG: "];
"1000177" -> "1000176"  [label="AST: "];
"1000178" -> "1000176"  [label="AST: "];
"1000180" -> "1000176"  [label="CFG: "];
"1000177" -> "1000176"  [label="AST: "];
"1000177" -> "1000170"  [label="CFG: "];
"1000178" -> "1000177"  [label="CFG: "];
"1000179" -> "1000175"  [label="AST: "];
"1000179" -> "1000181"  [label="CFG: "];
"1000179" -> "1000182"  [label="CFG: "];
"1000180" -> "1000179"  [label="AST: "];
"1000181" -> "1000179"  [label="AST: "];
"1000182" -> "1000179"  [label="AST: "];
"1000175" -> "1000179"  [label="CFG: "];
"1000179" -> "1000201"  [label="DDG: VFIO_PCI_MSIX_IRQ_INDEX"];
"1000179" -> "1000201"  [label="DDG: VFIO_PCI_MSI_IRQ_INDEX"];
"1000105" -> "1000179"  [label="DDG: msix"];
"1000180" -> "1000179"  [label="AST: "];
"1000180" -> "1000176"  [label="CFG: "];
"1000181" -> "1000180"  [label="CFG: "];
"1000182" -> "1000180"  [label="CFG: "];
"1000181" -> "1000179"  [label="AST: "];
"1000181" -> "1000180"  [label="CFG: "];
"1000179" -> "1000181"  [label="CFG: "];
"1000178" -> "1000176"  [label="AST: "];
"1000178" -> "1000177"  [label="CFG: "];
"1000176" -> "1000178"  [label="CFG: "];
"1000182" -> "1000179"  [label="AST: "];
"1000182" -> "1000180"  [label="CFG: "];
"1000179" -> "1000182"  [label="CFG: "];
"1000183" -> "1000106"  [label="AST: "];
"1000184" -> "1000183"  [label="AST: "];
"1000186" -> "1000183"  [label="AST: "];
"1000186" -> "1000183"  [label="AST: "];
"1000187" -> "1000186"  [label="AST: "];
"1000184" -> "1000183"  [label="AST: "];
"1000184" -> "1000185"  [label="CFG: "];
"1000185" -> "1000184"  [label="AST: "];
"1000189" -> "1000184"  [label="CFG: "];
"1000200" -> "1000184"  [label="CFG: "];
"1000184" -> "1000201"  [label="DDG: msix"];
"1000184" -> "1000201"  [label="DDG: !msix"];
"1000105" -> "1000184"  [label="DDG: msix"];
"1000185" -> "1000184"  [label="AST: "];
"1000185" -> "1000175"  [label="CFG: "];
"1000184" -> "1000185"  [label="CFG: "];
"1000108" -> "1000106"  [label="AST: "];
"1000108" -> "1000110"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000110" -> "1000108"  [label="AST: "];
"1000115" -> "1000108"  [label="CFG: "];
"1000108" -> "1000201"  [label="DDG: vdev->pdev"];
"1000108" -> "1000201"  [label="DDG: pdev"];
"1000108" -> "1000148"  [label="DDG: pdev"];
"1000109" -> "1000108"  [label="AST: "];
"1000109" -> "1000102"  [label="CFG: "];
"1000111" -> "1000109"  [label="CFG: "];
"1000110" -> "1000108"  [label="AST: "];
"1000110" -> "1000112"  [label="CFG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000112" -> "1000110"  [label="AST: "];
"1000108" -> "1000110"  [label="CFG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000111" -> "1000109"  [label="CFG: "];
"1000112" -> "1000111"  [label="CFG: "];
"1000112" -> "1000110"  [label="AST: "];
"1000112" -> "1000111"  [label="CFG: "];
"1000110" -> "1000112"  [label="CFG: "];
"1000191" -> "1000187"  [label="AST: "];
"1000191" -> "1000198"  [label="CFG: "];
"1000192" -> "1000191"  [label="AST: "];
"1000198" -> "1000191"  [label="AST: "];
"1000187" -> "1000191"  [label="CFG: "];
"1000191" -> "1000201"  [label="DDG: fls(nvec * 2 - 1)"];
"1000191" -> "1000187"  [label="DDG: fls(nvec * 2 - 1)"];
"1000191" -> "1000187"  [label="DDG: 1"];
"1000192" -> "1000191"  [label="DDG: nvec * 2 - 1"];
"1000192" -> "1000191"  [label="AST: "];
"1000192" -> "1000193"  [label="CFG: "];
"1000193" -> "1000192"  [label="AST: "];
"1000198" -> "1000192"  [label="CFG: "];
"1000192" -> "1000201"  [label="DDG: nvec * 2 - 1"];
"1000192" -> "1000191"  [label="DDG: nvec * 2 - 1"];
"1000193" -> "1000192"  [label="DDG: nvec * 2"];
"1000193" -> "1000192"  [label="DDG: 1"];
"1000187" -> "1000186"  [label="AST: "];
"1000187" -> "1000191"  [label="CFG: "];
"1000188" -> "1000187"  [label="AST: "];
"1000191" -> "1000187"  [label="AST: "];
"1000200" -> "1000187"  [label="CFG: "];
"1000187" -> "1000201"  [label="DDG: vdev->msi_qmax"];
"1000187" -> "1000201"  [label="DDG: fls(nvec * 2 - 1) - 1"];
"1000191" -> "1000187"  [label="DDG: fls(nvec * 2 - 1)"];
"1000191" -> "1000187"  [label="DDG: 1"];
"1000188" -> "1000187"  [label="AST: "];
"1000188" -> "1000190"  [label="CFG: "];
"1000189" -> "1000188"  [label="AST: "];
"1000190" -> "1000188"  [label="AST: "];
"1000195" -> "1000188"  [label="CFG: "];
"1000189" -> "1000188"  [label="AST: "];
"1000189" -> "1000184"  [label="CFG: "];
"1000190" -> "1000189"  [label="CFG: "];
"1000193" -> "1000192"  [label="AST: "];
"1000193" -> "1000197"  [label="CFG: "];
"1000194" -> "1000193"  [label="AST: "];
"1000197" -> "1000193"  [label="AST: "];
"1000192" -> "1000193"  [label="CFG: "];
"1000193" -> "1000201"  [label="DDG: nvec * 2"];
"1000193" -> "1000192"  [label="DDG: nvec * 2"];
"1000193" -> "1000192"  [label="DDG: 1"];
"1000194" -> "1000193"  [label="DDG: nvec"];
"1000194" -> "1000193"  [label="DDG: 2"];
"1000194" -> "1000193"  [label="AST: "];
"1000194" -> "1000196"  [label="CFG: "];
"1000195" -> "1000194"  [label="AST: "];
"1000196" -> "1000194"  [label="AST: "];
"1000197" -> "1000194"  [label="CFG: "];
"1000194" -> "1000201"  [label="DDG: nvec"];
"1000194" -> "1000193"  [label="DDG: nvec"];
"1000194" -> "1000193"  [label="DDG: 2"];
"1000104" -> "1000194"  [label="DDG: nvec"];
"1000154" -> "1000194"  [label="DDG: nvec"];
"1000195" -> "1000194"  [label="AST: "];
"1000195" -> "1000188"  [label="CFG: "];
"1000196" -> "1000195"  [label="CFG: "];
"1000196" -> "1000194"  [label="AST: "];
"1000196" -> "1000195"  [label="CFG: "];
"1000194" -> "1000196"  [label="CFG: "];
"1000197" -> "1000193"  [label="AST: "];
"1000197" -> "1000194"  [label="CFG: "];
"1000193" -> "1000197"  [label="CFG: "];
"1000198" -> "1000191"  [label="AST: "];
"1000198" -> "1000192"  [label="CFG: "];
"1000191" -> "1000198"  [label="CFG: "];
"1000190" -> "1000188"  [label="AST: "];
"1000190" -> "1000189"  [label="CFG: "];
"1000188" -> "1000190"  [label="CFG: "];
"1000199" -> "1000106"  [label="AST: "];
"1000199" -> "1000200"  [label="CFG: "];
"1000200" -> "1000199"  [label="AST: "];
"1000201" -> "1000199"  [label="CFG: "];
"1000199" -> "1000201"  [label="DDG: <RET>"];
"1000200" -> "1000199"  [label="DDG: 0"];
"1000200" -> "1000199"  [label="AST: "];
"1000200" -> "1000187"  [label="CFG: "];
"1000200" -> "1000184"  [label="CFG: "];
"1000199" -> "1000200"  [label="CFG: "];
"1000200" -> "1000199"  [label="DDG: 0"];
"1000114" -> "1000106"  [label="AST: "];
"1000114" -> "1000116"  [label="CFG: "];
"1000115" -> "1000114"  [label="AST: "];
"1000116" -> "1000114"  [label="AST: "];
"1000124" -> "1000114"  [label="CFG: "];
"1000114" -> "1000201"  [label="DDG: flag"];
"1000114" -> "1000201"  [label="DDG: msix ? PCI_IRQ_MSIX : PCI_IRQ_MSI"];
"1000105" -> "1000114"  [label="DDG: msix"];
"1000114" -> "1000148"  [label="DDG: flag"];
"1000115" -> "1000114"  [label="AST: "];
"1000115" -> "1000108"  [label="CFG: "];
"1000117" -> "1000115"  [label="CFG: "];
"1000116" -> "1000114"  [label="AST: "];
"1000116" -> "1000118"  [label="CFG: "];
"1000116" -> "1000119"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000118" -> "1000116"  [label="AST: "];
"1000119" -> "1000116"  [label="AST: "];
"1000114" -> "1000116"  [label="CFG: "];
"1000116" -> "1000201"  [label="DDG: PCI_IRQ_MSIX"];
"1000116" -> "1000201"  [label="DDG: PCI_IRQ_MSI"];
"1000116" -> "1000201"  [label="DDG: msix"];
"1000105" -> "1000116"  [label="DDG: msix"];
"1000117" -> "1000116"  [label="AST: "];
"1000117" -> "1000115"  [label="CFG: "];
"1000118" -> "1000117"  [label="CFG: "];
"1000119" -> "1000117"  [label="CFG: "];
"1000118" -> "1000116"  [label="AST: "];
"1000118" -> "1000117"  [label="CFG: "];
"1000116" -> "1000118"  [label="CFG: "];
"1000119" -> "1000116"  [label="AST: "];
"1000119" -> "1000117"  [label="CFG: "];
"1000116" -> "1000119"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000124" -> "1000114"  [label="CFG: "];
"1000123" -> "1000124"  [label="CFG: "];
"1000121" -> "1000106"  [label="AST: "];
"1000122" -> "1000121"  [label="AST: "];
"1000125" -> "1000121"  [label="AST: "];
"1000122" -> "1000121"  [label="AST: "];
"1000122" -> "1000123"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000127" -> "1000122"  [label="CFG: "];
"1000130" -> "1000122"  [label="CFG: "];
"1000122" -> "1000201"  [label="DDG: is_irq_none(vdev)"];
"1000122" -> "1000201"  [label="DDG: !is_irq_none(vdev)"];
"1000123" -> "1000122"  [label="DDG: vdev"];
"1000123" -> "1000122"  [label="AST: "];
"1000123" -> "1000124"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000122" -> "1000123"  [label="CFG: "];
"1000123" -> "1000201"  [label="DDG: vdev"];
"1000123" -> "1000122"  [label="DDG: vdev"];
"1000103" -> "1000123"  [label="DDG: vdev"];
"1000126" -> "1000125"  [label="AST: "];
"1000126" -> "1000127"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000126" -> "1000201"  [label="DDG: EINVAL"];
"1000126" -> "1000201"  [label="DDG: -EINVAL"];
"1000126" -> "1000125"  [label="DDG: -EINVAL"];
"1000127" -> "1000126"  [label="AST: "];
"1000127" -> "1000122"  [label="CFG: "];
"1000126" -> "1000127"  [label="CFG: "];
"1000125" -> "1000121"  [label="AST: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000201" -> "1000125"  [label="CFG: "];
"1000125" -> "1000201"  [label="DDG: <RET>"];
"1000126" -> "1000125"  [label="DDG: -EINVAL"];
}
