#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Mar 14 19:13:25 2025
# Process ID: 3090931
# Current directory: /home/shay/a/rabdubae/Type-1-Compute/project_1/project_1.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/shay/a/rabdubae/Type-1-Compute/project_1/project_1.runs/synth_1/top.vds
# Journal file: /home/shay/a/rabdubae/Type-1-Compute/project_1/project_1.runs/synth_1/vivado.jou
# Running On: cparch13.ecn.purdue.edu, OS: Linux, CPU Frequency: 3400.000 MHz, CPU Physical cores: 4, Host memory: 16363 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1569.250 ; gain = 64.867 ; free physical = 220 ; free virtual = 7860
Command: synth_design -top top -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3091033
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2000.051 ; gain = 418.621 ; free physical = 358 ; free virtual = 7318
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'TEMP_W' declared inside package 'work_mng_types_pkg' shall be treated as localparam [/home/shay/a/rabdubae/Type-1-Compute/include/work_mng_types_pkg.vh:7]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/shay/a/rabdubae/Type-1-Compute/src/top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'top_if' [/home/shay/a/rabdubae/Type-1-Compute/include/top_if.vh:6]
INFO: [Synth 8-6155] done synthesizing module 'top_if' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/include/top_if.vh:6]
INFO: [Synth 8-6157] synthesizing module 'top_if' [/home/shay/a/rabdubae/Type-1-Compute/include/top_if.vh:6]
INFO: [Synth 8-6155] done synthesizing module 'top_if' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/include/top_if.vh:6]
INFO: [Synth 8-6157] synthesizing module 'core_control_if' [/home/shay/a/rabdubae/Type-1-Compute/include/core_control_if.vh:7]
INFO: [Synth 8-6155] done synthesizing module 'core_control_if' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/include/core_control_if.vh:7]
INFO: [Synth 8-6157] synthesizing module 'sensors_if' [/home/shay/a/rabdubae/Type-1-Compute/include/sensors_if.vh:6]
INFO: [Synth 8-6155] done synthesizing module 'sensors_if' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/include/sensors_if.vh:6]
INFO: [Synth 8-6157] synthesizing module 'sensors_if' [/home/shay/a/rabdubae/Type-1-Compute/include/sensors_if.vh:6]
INFO: [Synth 8-6155] done synthesizing module 'sensors_if' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/include/sensors_if.vh:6]
INFO: [Synth 8-6157] synthesizing module 'sensors_if' [/home/shay/a/rabdubae/Type-1-Compute/include/sensors_if.vh:6]
INFO: [Synth 8-6155] done synthesizing module 'sensors_if' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/include/sensors_if.vh:6]
INFO: [Synth 8-6157] synthesizing module 'pwm_if' [/home/shay/a/rabdubae/Type-1-Compute/include/pwm_if.vh:6]
INFO: [Synth 8-6155] done synthesizing module 'pwm_if' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/include/pwm_if.vh:6]
INFO: [Synth 8-6157] synthesizing module 'pwm_if' [/home/shay/a/rabdubae/Type-1-Compute/include/pwm_if.vh:6]
INFO: [Synth 8-6155] done synthesizing module 'pwm_if' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/include/pwm_if.vh:6]
INFO: [Synth 8-6157] synthesizing module 'pwm_if' [/home/shay/a/rabdubae/Type-1-Compute/include/pwm_if.vh:6]
INFO: [Synth 8-6155] done synthesizing module 'pwm_if' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/include/pwm_if.vh:6]
INFO: [Synth 8-6157] synthesizing module 'sensors' [/home/shay/a/rabdubae/Type-1-Compute/src/sensors.sv:24]
INFO: [Synth 8-6157] synthesizing module 'flex_counter_if' [/home/shay/a/rabdubae/Type-1-Compute/include/flex_counter_if.vh:6]
INFO: [Synth 8-6155] done synthesizing module 'flex_counter_if' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/include/flex_counter_if.vh:6]
INFO: [Synth 8-6157] synthesizing module 'flex_counter' [/home/shay/a/rabdubae/Type-1-Compute/src/flex_counter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'flex_counter' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/src/flex_counter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'sensors' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/src/sensors.sv:24]
INFO: [Synth 8-6157] synthesizing module 'sensors__parameterized0' [/home/shay/a/rabdubae/Type-1-Compute/src/sensors.sv:24]
INFO: [Synth 8-6157] synthesizing module 'flex_counter_if' [/home/shay/a/rabdubae/Type-1-Compute/include/flex_counter_if.vh:6]
INFO: [Synth 8-6155] done synthesizing module 'flex_counter_if' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/include/flex_counter_if.vh:6]
INFO: [Synth 8-6155] done synthesizing module 'sensors__parameterized0' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/src/sensors.sv:24]
INFO: [Synth 8-6157] synthesizing module 'sensors__parameterized1' [/home/shay/a/rabdubae/Type-1-Compute/src/sensors.sv:24]
INFO: [Synth 8-6157] synthesizing module 'flex_counter_if' [/home/shay/a/rabdubae/Type-1-Compute/include/flex_counter_if.vh:6]
INFO: [Synth 8-6155] done synthesizing module 'flex_counter_if' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/include/flex_counter_if.vh:6]
INFO: [Synth 8-6155] done synthesizing module 'sensors__parameterized1' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/src/sensors.sv:24]
INFO: [Synth 8-6157] synthesizing module 'core' [/home/shay/a/rabdubae/Type-1-Compute/src/core_control.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'core' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/src/core_control.sv:4]
INFO: [Synth 8-6157] synthesizing module 'pwm' [/home/shay/a/rabdubae/Type-1-Compute/src/pwm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/src/pwm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pwm__parameterized0' [/home/shay/a/rabdubae/Type-1-Compute/src/pwm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pwm__parameterized0' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/src/pwm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pwm__parameterized1' [/home/shay/a/rabdubae/Type-1-Compute/src/pwm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pwm__parameterized1' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/src/pwm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/shay/a/rabdubae/Type-1-Compute/src/top.sv:7]
WARNING: [Synth 8-7137] Register lfsr_reg in module flex_counter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/shay/a/rabdubae/Type-1-Compute/src/flex_counter.sv:59]
WARNING: [Synth 8-7129] Port sif\.seed[6] in module sensors__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sif\.seed[5] in module sensors__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sif\.seed[4] in module sensors__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sif\.seed[6] in module sensors__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sif\.seed[5] in module sensors__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sif\.seed[4] in module sensors__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sif\.seed[6] in module sensors is either unconnected or has no load
WARNING: [Synth 8-7129] Port sif\.seed[5] in module sensors is either unconnected or has no load
WARNING: [Synth 8-7129] Port sif\.seed[4] in module sensors is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2075.020 ; gain = 493.590 ; free physical = 232 ; free virtual = 7209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2092.832 ; gain = 511.402 ; free physical = 241 ; free virtual = 7208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2100.836 ; gain = 519.406 ; free physical = 239 ; free virtual = 7207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2109.742 ; gain = 528.312 ; free physical = 295 ; free virtual = 7201
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 12    
	   2 Input    6 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 3     
	                7 Bit    Registers := 12    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input   10 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 18    
	   6 Input    4 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2392.211 ; gain = 810.781 ; free physical = 267 ; free virtual = 6964
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2395.180 ; gain = 813.750 ; free physical = 266 ; free virtual = 6963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2395.180 ; gain = 813.750 ; free physical = 267 ; free virtual = 6964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2395.180 ; gain = 813.750 ; free physical = 256 ; free virtual = 6954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2395.180 ; gain = 813.750 ; free physical = 256 ; free virtual = 6954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2395.180 ; gain = 813.750 ; free physical = 256 ; free virtual = 6954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2395.180 ; gain = 813.750 ; free physical = 256 ; free virtual = 6954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2395.180 ; gain = 813.750 ; free physical = 256 ; free virtual = 6954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2395.180 ; gain = 813.750 ; free physical = 256 ; free virtual = 6954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     5|
|4     |LUT2   |    48|
|5     |LUT3   |    16|
|6     |LUT4   |    62|
|7     |LUT5   |    22|
|8     |LUT6   |    52|
|9     |FDCE   |    69|
|10    |FDPE   |    13|
|11    |IBUF   |     2|
|12    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------+------------------------+------+
|      |Instance    |Module                  |Cells |
+------+------------+------------------------+------+
|1     |top         |                        |   305|
|2     |  FAN_1     |pwm                     |    24|
|3     |  MAIN      |core                    |    23|
|4     |  SENSOR_1  |sensors                 |    84|
|5     |    sensor1 |flex_counter_1          |    84|
|6     |  SENSOR_2  |sensors__parameterized0 |    83|
|7     |    sensor1 |flex_counter_0          |    83|
|8     |  SENSOR_3  |sensors__parameterized1 |    85|
|9     |    sensor1 |flex_counter            |    85|
+------+------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2395.180 ; gain = 813.750 ; free physical = 256 ; free virtual = 6954
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2395.180 ; gain = 813.750 ; free physical = 256 ; free virtual = 6954
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2395.188 ; gain = 813.750 ; free physical = 255 ; free virtual = 6954
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.086 ; gain = 0.000 ; free physical = 335 ; free virtual = 7042
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.738 ; gain = 0.000 ; free physical = 391 ; free virtual = 7118
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c402cb3
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2549.773 ; gain = 980.523 ; free physical = 390 ; free virtual = 7117
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1832.218; main = 1636.424; forked = 385.664
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4007.711; main = 2549.742; forked = 1626.512
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.750 ; gain = 0.000 ; free physical = 387 ; free virtual = 7115
INFO: [Common 17-1381] The checkpoint '/home/shay/a/rabdubae/Type-1-Compute/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 14 19:14:12 2025...
