# Verilog-to-Bench-file-conversion-for-Combinational-Circuits


- The script has been developed to convert verilog file to bench file. This script only works for combinational circuits

#### python3 vtobench.py

- If you have custom gates with inputs followed by output then use 

#### python3 custom_v_bench_inputs_output.py

- If you have custom gates with output followed by input then use 

#### python3 custom_v_bench_output_inputs.py
