--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraints.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 378 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.682ns.
--------------------------------------------------------------------------------

Paths for end point count_25 (SLICE_X7Y19.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_25 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.615ns (Levels of Logic = 13)
  Clock Path Skew:      -0.067ns (0.226 - 0.293)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_1 to count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y7.YQ        Tcko                  0.580   count<0>
                                                       count_1
    SLICE_X7Y7.G1        net (fanout=1)        0.484   count<1>
    SLICE_X7Y7.COUT      Topcyg                1.178   count<0>
                                                       count<1>_rt
                                                       Mcount_count_cy<1>
    SLICE_X7Y8.CIN       net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X7Y8.COUT      Tbyp                  0.130   count<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X7Y9.CIN       net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X7Y9.COUT      Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X7Y10.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X7Y10.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X7Y11.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X7Y11.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X7Y12.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X7Y12.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X7Y13.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X7Y13.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X7Y14.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X7Y14.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X7Y15.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X7Y15.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X7Y16.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X7Y16.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X7Y17.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X7Y17.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X7Y18.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X7Y18.COUT     Tbyp                  0.130   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_cy<23>
    SLICE_X7Y19.CIN      net (fanout=1)        0.000   Mcount_count_cy<23>
    SLICE_X7Y19.CLK      Tcinck                0.943   count<24>
                                                       Mcount_count_cy<24>
                                                       Mcount_count_xor<25>
                                                       count_25
    -------------------------------------------------  ---------------------------
    Total                                      4.615ns (4.131ns logic, 0.484ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_25 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.602ns (Levels of Logic = 13)
  Clock Path Skew:      -0.067ns (0.226 - 0.293)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_0 to count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y7.XQ        Tcko                  0.591   count<0>
                                                       count_0
    SLICE_X7Y7.F2        net (fanout=1)        0.443   count<0>
    SLICE_X7Y7.COUT      Topcyf                1.195   count<0>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<0>
                                                       Mcount_count_cy<1>
    SLICE_X7Y8.CIN       net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X7Y8.COUT      Tbyp                  0.130   count<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X7Y9.CIN       net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X7Y9.COUT      Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X7Y10.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X7Y10.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X7Y11.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X7Y11.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X7Y12.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X7Y12.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X7Y13.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X7Y13.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X7Y14.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X7Y14.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X7Y15.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X7Y15.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X7Y16.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X7Y16.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X7Y17.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X7Y17.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X7Y18.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X7Y18.COUT     Tbyp                  0.130   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_cy<23>
    SLICE_X7Y19.CIN      net (fanout=1)        0.000   Mcount_count_cy<23>
    SLICE_X7Y19.CLK      Tcinck                0.943   count<24>
                                                       Mcount_count_cy<24>
                                                       Mcount_count_xor<25>
                                                       count_25
    -------------------------------------------------  ---------------------------
    Total                                      4.602ns (4.159ns logic, 0.443ns route)
                                                       (90.4% logic, 9.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_25 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.485ns (Levels of Logic = 12)
  Clock Path Skew:      -0.064ns (0.226 - 0.290)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_3 to count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.YQ        Tcko                  0.580   count<2>
                                                       count_3
    SLICE_X7Y8.G1        net (fanout=1)        0.484   count<3>
    SLICE_X7Y8.COUT      Topcyg                1.178   count<2>
                                                       count<3>_rt
                                                       Mcount_count_cy<3>
    SLICE_X7Y9.CIN       net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X7Y9.COUT      Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X7Y10.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X7Y10.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X7Y11.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X7Y11.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X7Y12.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X7Y12.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X7Y13.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X7Y13.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X7Y14.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X7Y14.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X7Y15.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X7Y15.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X7Y16.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X7Y16.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X7Y17.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X7Y17.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X7Y18.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X7Y18.COUT     Tbyp                  0.130   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_cy<23>
    SLICE_X7Y19.CIN      net (fanout=1)        0.000   Mcount_count_cy<23>
    SLICE_X7Y19.CLK      Tcinck                0.943   count<24>
                                                       Mcount_count_cy<24>
                                                       Mcount_count_xor<25>
                                                       count_25
    -------------------------------------------------  ---------------------------
    Total                                      4.485ns (4.001ns logic, 0.484ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Paths for end point count_23 (SLICE_X7Y18.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_23 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.485ns (Levels of Logic = 12)
  Clock Path Skew:      -0.067ns (0.226 - 0.293)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_1 to count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y7.YQ        Tcko                  0.580   count<0>
                                                       count_1
    SLICE_X7Y7.G1        net (fanout=1)        0.484   count<1>
    SLICE_X7Y7.COUT      Topcyg                1.178   count<0>
                                                       count<1>_rt
                                                       Mcount_count_cy<1>
    SLICE_X7Y8.CIN       net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X7Y8.COUT      Tbyp                  0.130   count<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X7Y9.CIN       net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X7Y9.COUT      Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X7Y10.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X7Y10.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X7Y11.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X7Y11.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X7Y12.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X7Y12.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X7Y13.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X7Y13.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X7Y14.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X7Y14.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X7Y15.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X7Y15.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X7Y16.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X7Y16.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X7Y17.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X7Y17.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X7Y18.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X7Y18.CLK      Tcinck                0.943   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_xor<23>
                                                       count_23
    -------------------------------------------------  ---------------------------
    Total                                      4.485ns (4.001ns logic, 0.484ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_23 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.472ns (Levels of Logic = 12)
  Clock Path Skew:      -0.067ns (0.226 - 0.293)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_0 to count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y7.XQ        Tcko                  0.591   count<0>
                                                       count_0
    SLICE_X7Y7.F2        net (fanout=1)        0.443   count<0>
    SLICE_X7Y7.COUT      Topcyf                1.195   count<0>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<0>
                                                       Mcount_count_cy<1>
    SLICE_X7Y8.CIN       net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X7Y8.COUT      Tbyp                  0.130   count<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X7Y9.CIN       net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X7Y9.COUT      Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X7Y10.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X7Y10.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X7Y11.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X7Y11.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X7Y12.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X7Y12.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X7Y13.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X7Y13.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X7Y14.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X7Y14.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X7Y15.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X7Y15.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X7Y16.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X7Y16.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X7Y17.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X7Y17.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X7Y18.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X7Y18.CLK      Tcinck                0.943   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_xor<23>
                                                       count_23
    -------------------------------------------------  ---------------------------
    Total                                      4.472ns (4.029ns logic, 0.443ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_23 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.355ns (Levels of Logic = 11)
  Clock Path Skew:      -0.064ns (0.226 - 0.290)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_3 to count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.YQ        Tcko                  0.580   count<2>
                                                       count_3
    SLICE_X7Y8.G1        net (fanout=1)        0.484   count<3>
    SLICE_X7Y8.COUT      Topcyg                1.178   count<2>
                                                       count<3>_rt
                                                       Mcount_count_cy<3>
    SLICE_X7Y9.CIN       net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X7Y9.COUT      Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X7Y10.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X7Y10.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X7Y11.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X7Y11.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X7Y12.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X7Y12.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X7Y13.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X7Y13.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X7Y14.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X7Y14.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X7Y15.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X7Y15.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X7Y16.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X7Y16.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X7Y17.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X7Y17.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X7Y18.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X7Y18.CLK      Tcinck                0.943   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_xor<23>
                                                       count_23
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (3.871ns logic, 0.484ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Paths for end point count_26 (SLICE_X7Y20.CIN), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_26 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.485ns (Levels of Logic = 14)
  Clock Path Skew:      -0.065ns (0.228 - 0.293)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_1 to count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y7.YQ        Tcko                  0.580   count<0>
                                                       count_1
    SLICE_X7Y7.G1        net (fanout=1)        0.484   count<1>
    SLICE_X7Y7.COUT      Topcyg                1.178   count<0>
                                                       count<1>_rt
                                                       Mcount_count_cy<1>
    SLICE_X7Y8.CIN       net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X7Y8.COUT      Tbyp                  0.130   count<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X7Y9.CIN       net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X7Y9.COUT      Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X7Y10.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X7Y10.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X7Y11.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X7Y11.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X7Y12.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X7Y12.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X7Y13.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X7Y13.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X7Y14.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X7Y14.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X7Y15.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X7Y15.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X7Y16.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X7Y16.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X7Y17.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X7Y17.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X7Y18.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X7Y18.COUT     Tbyp                  0.130   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_cy<23>
    SLICE_X7Y19.CIN      net (fanout=1)        0.000   Mcount_count_cy<23>
    SLICE_X7Y19.COUT     Tbyp                  0.130   count<24>
                                                       Mcount_count_cy<24>
                                                       Mcount_count_cy<25>
    SLICE_X7Y20.CIN      net (fanout=1)        0.000   Mcount_count_cy<25>
    SLICE_X7Y20.CLK      Tcinck                0.683   count<26>
                                                       Mcount_count_xor<26>
                                                       count_26
    -------------------------------------------------  ---------------------------
    Total                                      4.485ns (4.001ns logic, 0.484ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_26 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.472ns (Levels of Logic = 14)
  Clock Path Skew:      -0.065ns (0.228 - 0.293)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_0 to count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y7.XQ        Tcko                  0.591   count<0>
                                                       count_0
    SLICE_X7Y7.F2        net (fanout=1)        0.443   count<0>
    SLICE_X7Y7.COUT      Topcyf                1.195   count<0>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<0>
                                                       Mcount_count_cy<1>
    SLICE_X7Y8.CIN       net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X7Y8.COUT      Tbyp                  0.130   count<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X7Y9.CIN       net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X7Y9.COUT      Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X7Y10.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X7Y10.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X7Y11.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X7Y11.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X7Y12.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X7Y12.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X7Y13.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X7Y13.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X7Y14.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X7Y14.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X7Y15.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X7Y15.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X7Y16.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X7Y16.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X7Y17.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X7Y17.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X7Y18.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X7Y18.COUT     Tbyp                  0.130   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_cy<23>
    SLICE_X7Y19.CIN      net (fanout=1)        0.000   Mcount_count_cy<23>
    SLICE_X7Y19.COUT     Tbyp                  0.130   count<24>
                                                       Mcount_count_cy<24>
                                                       Mcount_count_cy<25>
    SLICE_X7Y20.CIN      net (fanout=1)        0.000   Mcount_count_cy<25>
    SLICE_X7Y20.CLK      Tcinck                0.683   count<26>
                                                       Mcount_count_xor<26>
                                                       count_26
    -------------------------------------------------  ---------------------------
    Total                                      4.472ns (4.029ns logic, 0.443ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_26 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.355ns (Levels of Logic = 13)
  Clock Path Skew:      -0.062ns (0.228 - 0.290)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_3 to count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.YQ        Tcko                  0.580   count<2>
                                                       count_3
    SLICE_X7Y8.G1        net (fanout=1)        0.484   count<3>
    SLICE_X7Y8.COUT      Topcyg                1.178   count<2>
                                                       count<3>_rt
                                                       Mcount_count_cy<3>
    SLICE_X7Y9.CIN       net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X7Y9.COUT      Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X7Y10.CIN      net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X7Y10.COUT     Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X7Y11.CIN      net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X7Y11.COUT     Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X7Y12.CIN      net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X7Y12.COUT     Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X7Y13.CIN      net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X7Y13.COUT     Tbyp                  0.130   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_cy<13>
    SLICE_X7Y14.CIN      net (fanout=1)        0.000   Mcount_count_cy<13>
    SLICE_X7Y14.COUT     Tbyp                  0.130   count<14>
                                                       Mcount_count_cy<14>
                                                       Mcount_count_cy<15>
    SLICE_X7Y15.CIN      net (fanout=1)        0.000   Mcount_count_cy<15>
    SLICE_X7Y15.COUT     Tbyp                  0.130   count<16>
                                                       Mcount_count_cy<16>
                                                       Mcount_count_cy<17>
    SLICE_X7Y16.CIN      net (fanout=1)        0.000   Mcount_count_cy<17>
    SLICE_X7Y16.COUT     Tbyp                  0.130   count<18>
                                                       Mcount_count_cy<18>
                                                       Mcount_count_cy<19>
    SLICE_X7Y17.CIN      net (fanout=1)        0.000   Mcount_count_cy<19>
    SLICE_X7Y17.COUT     Tbyp                  0.130   count<20>
                                                       Mcount_count_cy<20>
                                                       Mcount_count_cy<21>
    SLICE_X7Y18.CIN      net (fanout=1)        0.000   Mcount_count_cy<21>
    SLICE_X7Y18.COUT     Tbyp                  0.130   count<22>
                                                       Mcount_count_cy<22>
                                                       Mcount_count_cy<23>
    SLICE_X7Y19.CIN      net (fanout=1)        0.000   Mcount_count_cy<23>
    SLICE_X7Y19.COUT     Tbyp                  0.130   count<24>
                                                       Mcount_count_cy<24>
                                                       Mcount_count_cy<25>
    SLICE_X7Y20.CIN      net (fanout=1)        0.000   Mcount_count_cy<25>
    SLICE_X7Y20.CLK      Tcinck                0.683   count<26>
                                                       Mcount_count_xor<26>
                                                       count_26
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (3.871ns logic, 0.484ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count_2 (SLICE_X7Y8.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_2 (FF)
  Destination:          count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_2 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.XQ        Tcko                  0.473   count<2>
                                                       count_2
    SLICE_X7Y8.F4        net (fanout=1)        0.274   count<2>
    SLICE_X7Y8.CLK       Tckf        (-Th)    -0.847   count<2>
                                                       count<2>_rt
                                                       Mcount_count_xor<2>
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.594ns (1.320ns logic, 0.274ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------

Paths for end point count_0 (SLICE_X7Y7.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_0 (FF)
  Destination:          count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.675ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_0 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y7.XQ        Tcko                  0.473   count<0>
                                                       count_0
    SLICE_X7Y7.F2        net (fanout=1)        0.355   count<0>
    SLICE_X7Y7.CLK       Tckf        (-Th)    -0.847   count<0>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_xor<0>
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.675ns (1.320ns logic, 0.355ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Paths for end point count_4 (SLICE_X7Y9.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_4 (FF)
  Destination:          count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.675ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_4 to count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y9.XQ        Tcko                  0.473   count<4>
                                                       count_4
    SLICE_X7Y9.F2        net (fanout=1)        0.355   count<4>
    SLICE_X7Y9.CLK       Tckf        (-Th)    -0.847   count<4>
                                                       count<4>_rt
                                                       Mcount_count_xor<4>
                                                       count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.675ns (1.320ns logic, 0.355ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.518ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.741ns (Tcl)
  Physical resource: count<0>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X7Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.518ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.741ns (Tch)
  Physical resource: count<0>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X7Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.518ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.482ns (674.764MHz) (Tcp)
  Physical resource: count<0>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X7Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.682|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 378 paths, 0 nets, and 55 connections

Design statistics:
   Minimum period:   4.682ns{1}   (Maximum frequency: 213.584MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 08 18:31:33 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



