

================================================================
== Vitis HLS Report for 'Conv_sysarr_dbbuf'
================================================================
* Date:           Fri Jan 14 19:05:42 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.803 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3986|     4946| 39.860 us | 49.460 us |  3987|  4947|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dataflow_parent_loop_proc13_fu_672  |dataflow_parent_loop_proc13  |      511|      751| 5.110 us | 7.510 us |  511|  751|   none  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_240_1_VITIS_LOOP_242_2                      |       16|       16|          2|          1|          1|    16|    yes   |
        |- VITIS_LOOP_247_3                                       |      576|      576|          2|          1|          1|   576|    yes   |
        |- VITIS_LOOP_253_4_VITIS_LOOP_255_5_VITIS_LOOP_257_6     |      326|      326|          4|          1|          1|   324|    yes   |
        |- LOOP_K_OUTER_LOOP_C_OUTER                              |     2268|     3228| 567 ~ 807 |          -|          -|     4|    no    |
        | + VITIS_LOOP_277_7_VITIS_LOOP_280_8                     |       51|       51|          4|          1|          1|    49|    yes   |
        |- VITIS_LOOP_332_10_VITIS_LOOP_334_11_VITIS_LOOP_336_12  |      787|      787|          5|          1|          1|   784|    yes   |
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|     1560|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        8|    59|     5932|     5934|    -|
|Memory               |       20|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|     1029|    -|
|Register             |        -|     -|     2471|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       28|    62|     8403|     8651|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     2|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |grp_dataflow_parent_loop_proc13_fu_672  |dataflow_parent_loop_proc13  |        8|  28|  5932|  5674|    0|
    |mul_30ns_30ns_60_1_1_U240               |mul_30ns_30ns_60_1_1         |        0|   4|     0|    30|    0|
    |mul_30ns_34ns_64_1_1_U238               |mul_30ns_34ns_64_1_1         |        0|   4|     0|    22|    0|
    |mul_30ns_34ns_64_1_1_U242               |mul_30ns_34ns_64_1_1         |        0|   4|     0|    22|    0|
    |mul_32ns_32ns_64_1_1_U239               |mul_32ns_32ns_64_1_1         |        0|   4|     0|    20|    0|
    |mul_32s_32s_32_1_1_U234                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U235                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U236                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U237                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U241                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_9s_9s_9_1_1_U243                    |mul_9s_9s_9_1_1              |        0|   0|     0|    49|    0|
    |mux_42_32_1_1_U244                      |mux_42_32_1_1                |        0|   0|     0|    17|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                                   |                             |        8|  59|  5932|  5934|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    +-----------------------------------------+------------------------------------+---------------------+
    |                 Instance                |               Module               |      Expression     |
    +-----------------------------------------+------------------------------------+---------------------+
    |ama_addmuladd_9ns_9ns_9s_9ns_9_4_1_U246  |ama_addmuladd_9ns_9ns_9s_9ns_9_4_1  | i0 + (i1 + i2) * i3 |
    |mac_muladd_10s_10s_10ns_10_4_1_U245      |mac_muladd_10s_10s_10ns_10_4_1      |     i0 + i1 * i2    |
    |mac_muladd_9s_9s_9ns_9_4_1_U247          |mac_muladd_9s_9s_9ns_9_4_1          |     i0 + i1 * i2    |
    +-----------------------------------------+------------------------------------+---------------------+

    * Memory: 
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |data_l2_0_U    |data_l2_0    |        1|  0|   0|    0|  1024|    8|     1|         8192|
    |data_l2_1_U    |data_l2_0    |        1|  0|   0|    0|  1024|    8|     1|         8192|
    |data_l2_2_U    |data_l2_0    |        1|  0|   0|    0|  1024|    8|     1|         8192|
    |data_l2_3_U    |data_l2_0    |        1|  0|   0|    0|  1024|    8|     1|         8192|
    |output_l1_0_U  |output_l1_0  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_1_U  |output_l1_0  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_2_U  |output_l1_0  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_3_U  |output_l1_0  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |weight_l2_0_U  |weight_l2_0  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |weight_l2_1_U  |weight_l2_0  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |weight_l2_2_U  |weight_l2_0  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |weight_l2_3_U  |weight_l2_0  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |bias_l1_0_U    |weight_l2_0  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |bias_l1_1_U    |weight_l2_0  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |bias_l1_2_U    |weight_l2_0  |        1|  0|   0|    0|   512|    8|     1|         4096|
    |bias_l1_3_U    |weight_l2_0  |        1|  0|   0|    0|   512|    8|     1|         4096|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |             |       20|  0|   0|    0| 10240|  224|    16|       131072|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln240_1_fu_773_p2                                    |     +    |   0|  0|  37|           1|          30|
    |add_ln240_fu_753_p2                                      |     +    |   0|  0|  39|          32|           1|
    |add_ln242_fu_791_p2                                      |     +    |   0|  0|  11|           3|           1|
    |add_ln247_fu_831_p2                                      |     +    |   0|  0|  39|          32|           1|
    |add_ln253_1_fu_939_p2                                    |     +    |   0|  0|  37|           1|          30|
    |add_ln253_fu_920_p2                                      |     +    |   0|  0|  71|          64|           1|
    |add_ln255_1_fu_1031_p2                                   |     +    |   0|  0|  42|          35|           1|
    |add_ln255_fu_981_p2                                      |     +    |   0|  0|  11|           1|           3|
    |add_ln257_fu_1025_p2                                     |     +    |   0|  0|  39|          32|           1|
    |add_ln266_1_fu_1097_p2                                   |     +    |   0|  0|  37|           1|          30|
    |add_ln266_fu_1086_p2                                     |     +    |   0|  0|  67|          60|           1|
    |add_ln277_1_fu_1198_p2                                   |     +    |   0|  0|  71|          64|           1|
    |add_ln277_2_fu_1217_p2                                   |     +    |   0|  0|  39|           1|          32|
    |add_ln280_fu_1239_p2                                     |     +    |   0|  0|  39|           1|          32|
    |add_ln332_1_fu_1289_p2                                   |     +    |   0|  0|  37|           1|          30|
    |add_ln332_fu_1278_p2                                     |     +    |   0|  0|  71|          64|           1|
    |add_ln334_1_fu_1307_p2                                   |     +    |   0|  0|  42|           1|          35|
    |add_ln334_fu_1350_p2                                     |     +    |   0|  0|  11|           1|           3|
    |add_ln336_fu_1393_p2                                     |     +    |   0|  0|  39|           1|          32|
    |co_2_fu_1268_p2                                          |     +    |   0|  0|  37|           1|          30|
    |ap_block_pp0_stage0_11001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_01001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_state15_pp2_stage0_iter3                        |    and   |   0|  0|   2|           1|           1|
    |ap_block_state29_pp4_stage0_iter4                        |    and   |   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter1                         |    and   |   0|  0|   2|           1|           1|
    |icmp_ln240_fu_748_p2                                     |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln242_fu_759_p2                                     |   icmp   |   0|  0|   9|           3|           4|
    |icmp_ln247_fu_826_p2                                     |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln253_fu_915_p2                                     |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln255_fu_926_p2                                     |   icmp   |   0|  0|  21|          35|          35|
    |icmp_ln257_1_fu_969_p2                                   |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln257_fu_909_p2                                     |   icmp   |   0|  0|  20|          32|           1|
    |icmp_ln266_fu_1081_p2                                    |   icmp   |   0|  0|  29|          60|          60|
    |icmp_ln269_fu_1092_p2                                    |   icmp   |   0|  0|  20|          30|          30|
    |icmp_ln277_fu_1193_p2                                    |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln280_fu_1204_p2                                    |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln332_fu_1273_p2                                    |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln334_fu_1284_p2                                    |   icmp   |   0|  0|  21|          35|          35|
    |icmp_ln336_1_fu_1339_p2                                  |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln336_fu_1156_p2                                    |   icmp   |   0|  0|  20|          32|           1|
    |ap_block_state1                                          |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc13_fu_672_ap_done   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc13_fu_672_ap_ready  |    or    |   0|  0|   2|           1|           1|
    |or_ln255_fu_987_p2                                       |    or    |   0|  0|   2|           1|           1|
    |or_ln334_fu_1356_p2                                      |    or    |   0|  0|   2|           1|           1|
    |select_ln240_1_fu_779_p3                                 |  select  |   0|  0|  30|           1|          30|
    |select_ln240_fu_765_p3                                   |  select  |   0|  0|   3|           1|           1|
    |select_ln253_1_fu_945_p3                                 |  select  |   0|  0|  30|           1|          30|
    |select_ln253_2_fu_961_p3                                 |  select  |   0|  0|   2|           1|           1|
    |select_ln253_3_fu_974_p3                                 |  select  |   0|  0|   2|           1|           1|
    |select_ln253_fu_931_p3                                   |  select  |   0|  0|   3|           1|           1|
    |select_ln255_1_fu_1005_p3                                |  select  |   0|  0|   2|           1|           2|
    |select_ln255_2_fu_1013_p3                                |  select  |   0|  0|   3|           1|           3|
    |select_ln255_3_fu_1037_p3                                |  select  |   0|  0|  35|           1|           1|
    |select_ln255_fu_993_p3                                   |  select  |   0|  0|  32|           1|           1|
    |select_ln266_1_fu_1103_p3                                |  select  |   0|  0|  30|           1|          30|
    |select_ln266_fu_1162_p3                                  |  select  |   0|  0|  30|           1|           1|
    |select_ln277_1_fu_1223_p3                                |  select  |   0|  0|  32|           1|          32|
    |select_ln277_fu_1209_p3                                  |  select  |   0|  0|  32|           1|           1|
    |select_ln332_1_fu_1295_p3                                |  select  |   0|  0|  30|           1|          30|
    |select_ln332_2_fu_1332_p3                                |  select  |   0|  0|   2|           1|           1|
    |select_ln332_3_fu_1344_p3                                |  select  |   0|  0|   2|           1|           1|
    |select_ln332_fu_1321_p3                                  |  select  |   0|  0|   3|           1|           1|
    |select_ln334_1_fu_1373_p3                                |  select  |   0|  0|   2|           1|           2|
    |select_ln334_2_fu_1381_p3                                |  select  |   0|  0|   3|           1|           3|
    |select_ln334_3_fu_1313_p3                                |  select  |   0|  0|  35|           1|           1|
    |select_ln334_fu_1361_p3                                  |  select  |   0|  0|  32|           1|           1|
    |ap_enable_pp0                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp1                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp2                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp3                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp4                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|1560|        1023|        1015|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  93|         19|    1|         19|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3       |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter3       |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter3       |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter4       |   9|          2|    1|          2|
    |ap_phi_mux_co_phi_fu_510_p4   |   9|          2|   30|         60|
    |ap_phi_mux_hi_phi_fu_599_p4   |   9|          2|   32|         64|
    |ap_phi_mux_k_1_phi_fu_632_p4  |   9|          2|   30|         60|
    |ap_phi_mux_ko_phi_fu_466_p4   |   9|          2|   30|         60|
    |bias_in_V_blk_n               |   9|          2|    1|          2|
    |bias_l1_0_address0            |  15|          3|    9|         27|
    |bias_l1_1_address0            |  15|          3|    9|         27|
    |bias_l1_2_address0            |  15|          3|    9|         27|
    |bias_l1_3_address0            |  15|          3|    9|         27|
    |ci_reg_528                    |   9|          2|    3|          6|
    |co_1_reg_572                  |   9|          2|   30|         60|
    |co_reg_506                    |   9|          2|   30|         60|
    |conv_out_V_blk_n              |   9|          2|    1|          2|
    |data_in_V_blk_n               |   9|          2|    1|          2|
    |data_l2_0_address0            |  15|          3|   10|         30|
    |data_l2_0_ce0                 |  15|          3|    1|          3|
    |data_l2_1_address0            |  15|          3|   10|         30|
    |data_l2_1_ce0                 |  15|          3|    1|          3|
    |data_l2_2_address0            |  15|          3|   10|         30|
    |data_l2_2_ce0                 |  15|          3|    1|          3|
    |data_l2_3_address0            |  15|          3|   10|         30|
    |data_l2_3_ce0                 |  15|          3|    1|          3|
    |hi_reg_595                    |   9|          2|   32|         64|
    |indvar_flatten10_reg_517      |   9|          2|   35|         70|
    |indvar_flatten24_reg_495      |   9|          2|   64|        128|
    |indvar_flatten31_reg_584      |   9|          2|   64|        128|
    |indvar_flatten42_reg_550      |   9|          2|   60|        120|
    |indvar_flatten49_reg_639      |   9|          2|   35|         70|
    |indvar_flatten63_reg_617      |   9|          2|   64|        128|
    |indvar_flatten_reg_451        |   9|          2|   32|         64|
    |k_1_reg_628                   |   9|          2|   30|         60|
    |k_reg_484                     |   9|          2|   32|         64|
    |ki_1_reg_650                  |   9|          2|    3|          6|
    |ki_reg_473                    |   9|          2|    3|          6|
    |ko_1_reg_561                  |   9|          2|   30|         60|
    |ko_reg_462                    |   9|          2|   30|         60|
    |output_l1_0_address0          |  21|          4|    9|         36|
    |output_l1_0_ce0               |  15|          3|    1|          3|
    |output_l1_0_ce1               |   9|          2|    1|          2|
    |output_l1_0_d0                |  15|          3|   32|         96|
    |output_l1_0_we0               |  15|          3|    1|          3|
    |output_l1_1_address0          |  21|          4|    9|         36|
    |output_l1_1_ce0               |  15|          3|    1|          3|
    |output_l1_1_ce1               |   9|          2|    1|          2|
    |output_l1_1_d0                |  15|          3|   32|         96|
    |output_l1_1_we0               |  15|          3|    1|          3|
    |output_l1_2_address0          |  21|          4|    9|         36|
    |output_l1_2_ce0               |  15|          3|    1|          3|
    |output_l1_2_ce1               |   9|          2|    1|          2|
    |output_l1_2_d0                |  15|          3|   32|         96|
    |output_l1_2_we0               |  15|          3|    1|          3|
    |output_l1_3_address0          |  21|          4|    9|         36|
    |output_l1_3_ce0               |  15|          3|    1|          3|
    |output_l1_3_ce1               |   9|          2|    1|          2|
    |output_l1_3_d0                |  15|          3|   32|         96|
    |output_l1_3_we0               |  15|          3|    1|          3|
    |weight_in_V_blk_n             |   9|          2|    1|          2|
    |weight_l2_0_address0          |  15|          3|    9|         27|
    |weight_l2_0_ce0               |  15|          3|    1|          3|
    |weight_l2_1_address0          |  15|          3|    9|         27|
    |weight_l2_1_ce0               |  15|          3|    1|          3|
    |weight_l2_2_address0          |  15|          3|    9|         27|
    |weight_l2_2_ce0               |  15|          3|    1|          3|
    |weight_l2_3_address0          |  15|          3|    9|         27|
    |weight_l2_3_ce0               |  15|          3|    1|          3|
    |wh_1_reg_661                  |   9|          2|   32|         64|
    |wh_reg_539                    |   9|          2|   32|         64|
    |wi_reg_606                    |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |1029|        213| 1104|       2555|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |add_ln266_reg_1652                                           |  60|   0|   60|          0|
    |ap_CS_fsm                                                    |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4                                      |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc13_fu_672_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc13_fu_672_ap_ready  |   1|   0|    1|          0|
    |bias_in_V_read_1_reg_1459                                    |  64|   0|   64|          0|
    |bias_in_V_read_2_reg_1470                                    |  64|   0|   64|          0|
    |bias_in_V_read_3_reg_1489                                    |  64|   0|   64|          0|
    |bias_in_V_read_4_reg_1500                                    |  64|   0|   64|          0|
    |bound15_reg_1585                                             |  64|   0|   64|          0|
    |bound47_reg_1703                                             |  32|   0|   35|          3|
    |bound54_reg_1708                                             |  64|   0|   64|          0|
    |bound8_reg_1580                                              |  32|   0|   35|          3|
    |ci_reg_528                                                   |   3|   0|    3|          0|
    |co_1_reg_572                                                 |  30|   0|   30|          0|
    |co_2_reg_1797                                                |  30|   0|   30|          0|
    |co_reg_506                                                   |  30|   0|   30|          0|
    |conv88_1_reg_1738                                            |  32|   0|   32|          0|
    |conv88_2_reg_1743                                            |  32|   0|   32|          0|
    |conv88_3_reg_1748                                            |  32|   0|   32|          0|
    |conv88_reg_1733                                              |  32|   0|   32|          0|
    |div29_cast_reg_1452                                          |  30|   0|   30|          0|
    |div52_cast_reg_1564                                          |  30|   0|   30|          0|
    |empty_74_reg_1767                                            |   9|   0|    9|          0|
    |empty_74_reg_1767_pp3_iter1_reg                              |   9|   0|    9|          0|
    |empty_75_reg_1777                                            |  11|   0|   11|          0|
    |empty_76_reg_1782                                            |  11|   0|   11|          0|
    |empty_77_reg_1787                                            |  32|   0|   32|          0|
    |empty_78_reg_1792                                            |  10|   0|   10|          0|
    |empty_reg_1575                                               |  10|   0|   10|          0|
    |grp_dataflow_parent_loop_proc13_fu_672_ap_start_reg          |   1|   0|    1|          0|
    |hi_reg_595                                                   |  32|   0|   32|          0|
    |icmp_ln240_reg_1517                                          |   1|   0|    1|          0|
    |icmp_ln253_reg_1595                                          |   1|   0|    1|          0|
    |icmp_ln257_reg_1590                                          |   1|   0|    1|          0|
    |icmp_ln269_reg_1657                                          |   1|   0|    1|          0|
    |icmp_ln277_reg_1753                                          |   1|   0|    1|          0|
    |icmp_ln332_reg_1802                                          |   1|   0|    1|          0|
    |icmp_ln334_reg_1811                                          |   1|   0|    1|          0|
    |icmp_ln334_reg_1811_pp4_iter1_reg                            |   1|   0|    1|          0|
    |icmp_ln336_reg_1713                                          |   1|   0|    1|          0|
    |indvar_flatten10_reg_517                                     |  35|   0|   35|          0|
    |indvar_flatten24_reg_495                                     |  64|   0|   64|          0|
    |indvar_flatten31_reg_584                                     |  64|   0|   64|          0|
    |indvar_flatten42_reg_550                                     |  60|   0|   60|          0|
    |indvar_flatten49_reg_639                                     |  35|   0|   35|          0|
    |indvar_flatten63_reg_617                                     |  64|   0|   64|          0|
    |indvar_flatten_reg_451                                       |  32|   0|   32|          0|
    |k_1_reg_628                                                  |  30|   0|   30|          0|
    |k_reg_484                                                    |  32|   0|   32|          0|
    |ki_1_reg_650                                                 |   3|   0|    3|          0|
    |ki_reg_473                                                   |   3|   0|    3|          0|
    |ko_1_reg_561                                                 |  30|   0|   30|          0|
    |ko_reg_462                                                   |  30|   0|   30|          0|
    |lshr_ln_reg_1555                                             |   9|   0|    9|          0|
    |mul118_reg_1693                                              |  32|   0|   32|          0|
    |mul41_reg_1541                                               |  32|   0|   32|          0|
    |mul55_reg_1570                                               |  32|   0|   32|          0|
    |mul_ln266_1_reg_1643                                         |  60|   0|   60|          0|
    |mul_ln266_2_reg_1723                                         |   9|   0|    9|          0|
    |mul_ln266_reg_1638                                           |  64|   0|   64|          0|
    |select_ln240_1_reg_1526                                      |  30|   0|   30|          0|
    |select_ln253_1_reg_1604                                      |  30|   0|   30|          0|
    |select_ln255_1_reg_1614                                      |   2|   0|    2|          0|
    |select_ln266_1_reg_1662                                      |  30|   0|   30|          0|
    |select_ln266_reg_1718                                        |  30|   0|   30|          0|
    |select_ln277_1_reg_1762                                      |  32|   0|   32|          0|
    |select_ln332_1_reg_1819                                      |  30|   0|   30|          0|
    |select_ln334_1_reg_1834                                      |   2|   0|    2|          0|
    |select_ln334_1_reg_1834_pp4_iter3_reg                        |   2|   0|    2|          0|
    |tmp_2_reg_1512                                               |  30|   0|   32|          2|
    |tmp_data_V_1_reg_1447                                        |  32|   0|   32|          0|
    |tmp_data_V_2_reg_1465                                        |  32|   0|   32|          0|
    |tmp_data_V_3_reg_1481                                        |  32|   0|   32|          0|
    |tmp_data_V_4_reg_1494                                        |  32|   0|   32|          0|
    |tmp_data_V_5_reg_1505                                        |  32|   0|   32|          0|
    |trunc_ln244_reg_1532                                         |   2|   0|    2|          0|
    |trunc_ln250_reg_1560                                         |   2|   0|    2|          0|
    |trunc_ln261_2_reg_1623                                       |  10|   0|   10|          0|
    |trunc_ln261_2_reg_1623_pp2_iter1_reg                         |  10|   0|   10|          0|
    |trunc_ln266_reg_1667                                         |   9|   0|    9|          0|
    |trunc_ln269_reg_1728                                         |  10|   0|   10|          0|
    |trunc_ln332_reg_1698                                         |   9|   0|    9|          0|
    |trunc_ln521_reg_1475                                         |   9|   0|    9|          0|
    |wh_1_reg_661                                                 |  32|   0|   32|          0|
    |wh_reg_539                                                   |  32|   0|   32|          0|
    |wi_reg_606                                                   |  32|   0|   32|          0|
    |icmp_ln253_reg_1595                                          |  64|  32|    1|          0|
    |icmp_ln277_reg_1753                                          |  64|  32|    1|          0|
    |icmp_ln332_reg_1802                                          |  64|  32|    1|          0|
    |select_ln255_1_reg_1614                                      |  64|  32|    2|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |2471| 128| 2228|          8|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------+-----+-----+------------+-------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Conv_sysarr_dbbuf | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Conv_sysarr_dbbuf | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Conv_sysarr_dbbuf | return value |
|ap_done              | out |    1| ap_ctrl_hs | Conv_sysarr_dbbuf | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Conv_sysarr_dbbuf | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Conv_sysarr_dbbuf | return value |
|bias_in_V_dout       |  in |   64|   ap_fifo  |     bias_in_V     |    pointer   |
|bias_in_V_empty_n    |  in |    1|   ap_fifo  |     bias_in_V     |    pointer   |
|bias_in_V_read       | out |    1|   ap_fifo  |     bias_in_V     |    pointer   |
|weight_in_V_dout     |  in |   64|   ap_fifo  |    weight_in_V    |    pointer   |
|weight_in_V_empty_n  |  in |    1|   ap_fifo  |    weight_in_V    |    pointer   |
|weight_in_V_read     | out |    1|   ap_fifo  |    weight_in_V    |    pointer   |
|data_in_V_dout       |  in |   64|   ap_fifo  |     data_in_V     |    pointer   |
|data_in_V_empty_n    |  in |    1|   ap_fifo  |     data_in_V     |    pointer   |
|data_in_V_read       | out |    1|   ap_fifo  |     data_in_V     |    pointer   |
|conv_out_V_din       | out |   64|   ap_fifo  |     conv_out_V    |    pointer   |
|conv_out_V_full_n    |  in |    1|   ap_fifo  |     conv_out_V    |    pointer   |
|conv_out_V_write     | out |    1|   ap_fifo  |     conv_out_V    |    pointer   |
+---------------------+-----+-----+------------+-------------------+--------------+

