//! **************************************************************************
// Written by: Map P.20131013 on Mon Jun 03 05:08:15 2019
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "fx2_reset" LOCATE = SITE "G22" LEVEL 1;
COMP "spiflash4x_cs_n" LOCATE = SITE "AA3" LEVEL 1;
COMP "spiflash4x_dq<0>" LOCATE = SITE "AB20" LEVEL 1;
COMP "spiflash4x_dq<1>" LOCATE = SITE "AA20" LEVEL 1;
COMP "spiflash4x_dq<2>" LOCATE = SITE "R13" LEVEL 1;
COMP "spiflash4x_dq<3>" LOCATE = SITE "T14" LEVEL 1;
COMP "ddram_cke" LOCATE = SITE "F2" LEVEL 1;
COMP "hdled" LOCATE = SITE "J7" LEVEL 1;
COMP "ddram_odt" LOCATE = SITE "L6" LEVEL 1;
COMP "ddram_clock_n" LOCATE = SITE "K3" LEVEL 1;
COMP "ddram_clock_p" LOCATE = SITE "K4" LEVEL 1;
COMP "pwled" LOCATE = SITE "H8" LEVEL 1;
COMP "pwrsw" LOCATE = SITE "F5" LEVEL 1;
COMP "cpu_reset" LOCATE = SITE "Y3" LEVEL 1;
COMP "ddram_a<0>" LOCATE = SITE "K2" LEVEL 1;
COMP "ddram_a<1>" LOCATE = SITE "K1" LEVEL 1;
COMP "ddram_a<2>" LOCATE = SITE "K5" LEVEL 1;
COMP "ddram_a<3>" LOCATE = SITE "M6" LEVEL 1;
COMP "ddram_a<4>" LOCATE = SITE "H3" LEVEL 1;
COMP "ddram_a<5>" LOCATE = SITE "L4" LEVEL 1;
COMP "ddram_a<6>" LOCATE = SITE "M3" LEVEL 1;
COMP "ddram_a<7>" LOCATE = SITE "K6" LEVEL 1;
COMP "ddram_a<8>" LOCATE = SITE "G3" LEVEL 1;
COMP "ddram_a<9>" LOCATE = SITE "G1" LEVEL 1;
COMP "ddram_we_n" LOCATE = SITE "H2" LEVEL 1;
COMP "spiflash4x_clk" LOCATE = SITE "Y20" LEVEL 1;
COMP "ddram_dq<10>" LOCATE = SITE "U3" LEVEL 1;
COMP "ddram_dq<11>" LOCATE = SITE "U1" LEVEL 1;
COMP "ddram_dq<12>" LOCATE = SITE "W3" LEVEL 1;
COMP "ddram_dq<13>" LOCATE = SITE "W1" LEVEL 1;
COMP "ddram_dq<14>" LOCATE = SITE "Y2" LEVEL 1;
COMP "ddram_dq<15>" LOCATE = SITE "Y1" LEVEL 1;
COMP "clk100" LOCATE = SITE "AB13" LEVEL 1;
COMP "ddram_dqs<0>" LOCATE = SITE "N3" LEVEL 1;
COMP "ddram_dqs<1>" LOCATE = SITE "V2" LEVEL 1;
COMP "ddram_dqs_n<0>" LOCATE = SITE "N1" LEVEL 1;
COMP "ddram_dqs_n<1>" LOCATE = SITE "V1" LEVEL 1;
COMP "ddram_a<10>" LOCATE = SITE "J4" LEVEL 1;
COMP "ddram_a<11>" LOCATE = SITE "E1" LEVEL 1;
COMP "ddram_a<12>" LOCATE = SITE "F1" LEVEL 1;
COMP "ddram_a<13>" LOCATE = SITE "J6" LEVEL 1;
COMP "ddram_a<14>" LOCATE = SITE "H5" LEVEL 1;
COMP "ddram_ba<0>" LOCATE = SITE "J3" LEVEL 1;
COMP "ddram_ba<1>" LOCATE = SITE "J1" LEVEL 1;
COMP "ddram_ba<2>" LOCATE = SITE "H1" LEVEL 1;
COMP "opsis_i2c_sda" LOCATE = SITE "C1" LEVEL 1;
COMP "ddram_dm<0>" LOCATE = SITE "N4" LEVEL 1;
COMP "ddram_dm<1>" LOCATE = SITE "P3" LEVEL 1;
COMP "opsis_i2c_scl" LOCATE = SITE "G6" LEVEL 1;
COMP "ddram_dq<0>" LOCATE = SITE "R3" LEVEL 1;
COMP "ddram_dq<1>" LOCATE = SITE "R1" LEVEL 1;
COMP "ddram_dq<2>" LOCATE = SITE "P2" LEVEL 1;
COMP "ddram_dq<3>" LOCATE = SITE "P1" LEVEL 1;
COMP "ddram_dq<4>" LOCATE = SITE "L3" LEVEL 1;
COMP "ddram_dq<5>" LOCATE = SITE "L1" LEVEL 1;
COMP "ddram_dq<6>" LOCATE = SITE "M2" LEVEL 1;
COMP "ddram_dq<7>" LOCATE = SITE "M1" LEVEL 1;
COMP "ddram_dq<8>" LOCATE = SITE "T2" LEVEL 1;
COMP "ddram_dq<9>" LOCATE = SITE "T1" LEVEL 1;
COMP "ddram_cas_n" LOCATE = SITE "M4" LEVEL 1;
COMP "ddram_reset_n" LOCATE = SITE "E3" LEVEL 1;
COMP "ddram_ras_n" LOCATE = SITE "M5" LEVEL 1;
COMP "fx2_serial_rx" LOCATE = SITE "T17" LEVEL 1;
COMP "fx2_serial_tx" LOCATE = SITE "P18" LEVEL 1;
PIN Mram_tag_mem_pins<9> = BEL "Mram_tag_mem" PINNAME CLKA;
PIN Mram_mem_11_pins<9> = BEL "Mram_mem_11" PINNAME CLKA;
PIN Mram_mem_12_pins<9> = BEL "Mram_mem_12" PINNAME CLKA;
PIN Mram_mem_13_pins<9> = BEL "Mram_mem_13" PINNAME CLKA;
PIN Mram_mem_14_pins<9> = BEL "Mram_mem_14" PINNAME CLKA;
PIN Mram_mem_15_pins<9> = BEL "Mram_mem_15" PINNAME CLKA;
PIN Mram_mem_16_pins<9> = BEL "Mram_mem_16" PINNAME CLKA;
PIN Mram_mem_17_pins<9> = BEL "Mram_mem_17" PINNAME CLKA;
PIN Mram_mem_110_pins<9> = BEL "Mram_mem_110" PINNAME CLKA;
PIN Mram_mem_18_pins<9> = BEL "Mram_mem_18" PINNAME CLKA;
PIN Mram_mem_19_pins<9> = BEL "Mram_mem_19" PINNAME CLKA;
PIN Mram_mem_111_pins<9> = BEL "Mram_mem_111" PINNAME CLKA;
PIN Mram_mem_112_pins<9> = BEL "Mram_mem_112" PINNAME CLKA;
PIN Mram_mem_113_pins<9> = BEL "Mram_mem_113" PINNAME CLKA;
PIN Mram_mem_114_pins<9> = BEL "Mram_mem_114" PINNAME CLKA;
PIN Mram_mem_115_pins<9> = BEL "Mram_mem_115" PINNAME CLKA;
PIN Mram_mem_116_pins<9> = BEL "Mram_mem_116" PINNAME CLKA;
PIN Mram_data_mem1_pins<9> = BEL "Mram_data_mem1" PINNAME CLKA;
PIN Mram_data_mem2_pins<9> = BEL "Mram_data_mem2" PINNAME CLKA;
PIN Mram_data_mem3_pins<9> = BEL "Mram_data_mem3" PINNAME CLKA;
PIN Mram_data_mem4_pins<9> = BEL "Mram_data_mem4" PINNAME CLKA;
PIN picorv32/Mram_cpuregs_pins<16> = BEL "picorv32/Mram_cpuregs" PINNAME
        CLKAWRCLK;
PIN picorv32/Mram_cpuregs_pins<17> = BEL "picorv32/Mram_cpuregs" PINNAME
        CLKBRDCLK;
PIN Mram_mem16_pins<13> = BEL "Mram_mem16" PINNAME CLKA;
PIN Mram_mem15_pins<13> = BEL "Mram_mem15" PINNAME CLKA;
PIN Mram_mem14_pins<13> = BEL "Mram_mem14" PINNAME CLKA;
PIN Mram_mem13_pins<13> = BEL "Mram_mem13" PINNAME CLKA;
PIN Mram_mem12_pins<13> = BEL "Mram_mem12" PINNAME CLKA;
PIN Mram_mem11_pins<13> = BEL "Mram_mem11" PINNAME CLKA;
PIN Mram_mem10_pins<13> = BEL "Mram_mem10" PINNAME CLKA;
PIN Mram_mem9_pins<13> = BEL "Mram_mem9" PINNAME CLKA;
PIN Mram_mem8_pins<13> = BEL "Mram_mem8" PINNAME CLKA;
PIN Mram_mem7_pins<13> = BEL "Mram_mem7" PINNAME CLKA;
PIN Mram_mem6_pins<13> = BEL "Mram_mem6" PINNAME CLKA;
PIN Mram_mem5_pins<13> = BEL "Mram_mem5" PINNAME CLKA;
PIN Mram_mem4_pins<13> = BEL "Mram_mem4" PINNAME CLKA;
PIN Mram_mem3_pins<13> = BEL "Mram_mem3" PINNAME CLKA;
PIN Mram_mem2_pins<13> = BEL "Mram_mem2" PINNAME CLKA;
PIN Mram_mem1_pins<13> = BEL "Mram_mem1" PINNAME CLKA;
TIMEGRP PRDsys_clk = BEL "vns_xilinxmultiregimpl2_regs0" BEL
        "vns_xilinxmultiregimpl3_regs0" BEL "vns_xilinxmultiregimpl2_regs1"
        BEL "vns_xilinxmultiregimpl3_regs1" BEL "soc_suart_rx_r" BEL
        "soc_suart_rx_reg_0" BEL "soc_suart_rx_reg_1" BEL "soc_suart_rx_reg_2"
        BEL "soc_suart_rx_reg_3" BEL "soc_suart_rx_reg_4" BEL
        "soc_suart_rx_reg_5" BEL "soc_suart_rx_reg_6" BEL "soc_suart_rx_reg_7"
        BEL "soc_basesoc_rom_bus_ack" BEL "soc_basesoc_interface_dat_w_0" BEL
        "soc_basesoc_interface_dat_w_1" BEL "soc_basesoc_interface_dat_w_2"
        BEL "soc_basesoc_interface_dat_w_3" BEL
        "soc_basesoc_interface_dat_w_4" BEL "soc_basesoc_interface_dat_w_5"
        BEL "soc_basesoc_interface_dat_w_6" BEL
        "soc_basesoc_interface_dat_w_7" BEL "soc_basesoc_interface_adr_0" BEL
        "soc_basesoc_interface_adr_1" BEL "soc_basesoc_interface_adr_2" BEL
        "soc_basesoc_interface_adr_3" BEL "soc_basesoc_interface_adr_4" BEL
        "soc_basesoc_interface_adr_5" BEL "soc_basesoc_interface_adr_9" BEL
        "soc_basesoc_interface_adr_10" BEL "soc_basesoc_interface_adr_11" BEL
        "soc_basesoc_interface_adr_12" BEL "soc_basesoc_interface_adr_13" BEL
        "soc_basesoc_bus_wishbone_dat_r_0" BEL
        "soc_basesoc_bus_wishbone_dat_r_1" BEL
        "soc_basesoc_bus_wishbone_dat_r_2" BEL
        "soc_basesoc_bus_wishbone_dat_r_3" BEL
        "soc_basesoc_bus_wishbone_dat_r_4" BEL
        "soc_basesoc_bus_wishbone_dat_r_5" BEL
        "soc_basesoc_bus_wishbone_dat_r_6" BEL
        "soc_basesoc_bus_wishbone_dat_r_7" BEL "soc_basesoc_zero_old_trigger"
        BEL "soc_suart_sink_ready" BEL "soc_suart_tx_old_trigger" BEL
        "soc_suart_rx_old_trigger" BEL "soc_basesoc_sdram_cmd_payload_a_10"
        BEL "soc_basesoc_sdram_cmd_payload_cas" BEL
        "soc_basesoc_sdram_cmd_payload_we" BEL
        "soc_basesoc_sdram_generator_done" BEL
        "soc_basesoc_sdram_bandwidth_cmd_ready" BEL
        "vns_basesoc_slave_sel_r_0" BEL "vns_basesoc_slave_sel_r_1" BEL
        "vns_basesoc_slave_sel_r_2" BEL "vns_basesoc_slave_sel_r_3" BEL
        "vns_basesoc_slave_sel_r_4" BEL "vns_basesoc_sel_r" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_7" BEL
        "soc_basesoc_sdram_dfi_p0_we_n" BEL "soc_basesoc_sdram_dfi_p0_cas_n"
        BEL "soc_basesoc_sdram_dfi_p0_ras_n" BEL
        "soc_basesoc_sdram_dfi_p1_cas_n" BEL "soc_basesoc_sdram_dfi_p1_ras_n"
        BEL "soc_basesoc_sdram_dfi_p1_we_n" BEL "soc_opsis_i2c_counter_0" BEL
        "soc_opsis_i2c_counter_1" BEL "soc_opsis_i2c_counter_2" BEL
        "soc_opsis_i2c_counter_3" BEL "soc_spiflash_counter_0" BEL
        "soc_spiflash_counter_1" BEL "soc_spiflash_counter_2" BEL
        "soc_spiflash_counter_3" BEL "soc_spiflash_counter_4" BEL
        "soc_spiflash_counter_5" BEL "soc_spiflash_counter_6" BEL
        "soc_spiflash_counter_7" BEL "soc_basesoc_sdram_generator_counter_0"
        BEL "soc_basesoc_sdram_generator_counter_1" BEL
        "soc_basesoc_sdram_generator_counter_2" BEL
        "soc_basesoc_sdram_generator_counter_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "soc_opsis_i2c_samp_carry" BEL "soc_opsis_i2c_samp_count_1" BEL
        "soc_opsis_i2c_samp_count_2" BEL
        "soc_basesoc_sdram_bandwidth_counter_2" BEL
        "soc_basesoc_sdram_bandwidth_counter_3" BEL
        "soc_basesoc_sdram_bandwidth_counter_4" BEL
        "soc_basesoc_sdram_bandwidth_counter_5" BEL
        "soc_basesoc_sdram_bandwidth_counter_6" BEL
        "soc_basesoc_sdram_bandwidth_counter_7" BEL
        "soc_basesoc_sdram_bandwidth_counter_8" BEL
        "soc_basesoc_sdram_bandwidth_counter_9" BEL
        "soc_basesoc_sdram_bandwidth_counter_10" BEL
        "soc_basesoc_sdram_bandwidth_counter_11" BEL
        "soc_basesoc_sdram_bandwidth_counter_12" BEL
        "soc_basesoc_sdram_bandwidth_counter_13" BEL
        "soc_basesoc_sdram_bandwidth_counter_14" BEL
        "soc_basesoc_sdram_bandwidth_counter_15" BEL
        "soc_basesoc_sdram_bandwidth_counter_16" BEL
        "soc_basesoc_sdram_bandwidth_counter_17" BEL
        "soc_basesoc_sdram_bandwidth_counter_18" BEL
        "soc_basesoc_sdram_bandwidth_counter_19" BEL
        "soc_basesoc_sdram_bandwidth_counter_20" BEL
        "soc_basesoc_sdram_bandwidth_counter_21" BEL
        "soc_basesoc_sdram_bandwidth_counter_22" BEL
        "soc_basesoc_sdram_bandwidth_counter_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "soc_phase_sys" BEL
        "soc_dfi_dfi_p2_rddata_valid" BEL "vns_new_master_wdata_ready1" BEL
        "soc_opsis_i2c_scl_i" BEL "soc_suart_source_payload_data_0" BEL
        "soc_suart_source_payload_data_1" BEL
        "soc_suart_source_payload_data_2" BEL
        "soc_suart_source_payload_data_3" BEL
        "soc_suart_source_payload_data_4" BEL
        "soc_suart_source_payload_data_5" BEL
        "soc_suart_source_payload_data_6" BEL
        "soc_suart_source_payload_data_7" BEL
        "soc_basesoc_ctrl_storage_full_31" BEL
        "soc_basesoc_ctrl_storage_full_30" BEL
        "soc_basesoc_ctrl_storage_full_29" BEL
        "soc_basesoc_ctrl_storage_full_27" BEL
        "soc_basesoc_ctrl_storage_full_23" BEL
        "soc_basesoc_ctrl_storage_full_26" BEL
        "soc_basesoc_ctrl_storage_full_24" BEL
        "soc_basesoc_ctrl_storage_full_22" BEL
        "soc_basesoc_ctrl_storage_full_19" BEL
        "soc_basesoc_ctrl_storage_full_17" BEL
        "soc_basesoc_ctrl_storage_full_16" BEL
        "soc_basesoc_ctrl_storage_full_11" BEL
        "soc_basesoc_ctrl_storage_full_15" BEL
        "soc_basesoc_ctrl_storage_full_13" BEL
        "soc_basesoc_ctrl_storage_full_8" BEL
        "soc_basesoc_ctrl_storage_full_7" BEL
        "soc_basesoc_ctrl_storage_full_2" BEL
        "soc_basesoc_ctrl_storage_full_1" BEL
        "soc_basesoc_ctrl_storage_full_0" BEL
        "soc_front_panel_leds_storage_full_0" BEL
        "soc_front_panel_leds_storage_full_1" BEL
        "soc_opsis_i2c_slave_addr_storage_full_0" BEL
        "soc_opsis_i2c_slave_addr_storage_full_1" BEL
        "soc_opsis_i2c_slave_addr_storage_full_2" BEL
        "soc_opsis_i2c_slave_addr_storage_full_3" BEL
        "soc_opsis_i2c_slave_addr_storage_full_4" BEL
        "soc_opsis_i2c_slave_addr_storage_full_5" BEL
        "soc_opsis_i2c_slave_addr_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_13" BEL
        "soc_basesoc_sdram_storage_full_0" BEL
        "soc_basesoc_sdram_storage_full_1" BEL
        "soc_basesoc_sdram_storage_full_2" BEL
        "soc_basesoc_sdram_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_full_2" BEL
        "soc_spiflash_bitbang_storage_full_0" BEL
        "soc_spiflash_bitbang_storage_full_1" BEL
        "soc_spiflash_bitbang_storage_full_2" BEL
        "soc_spiflash_bitbang_storage_full_3" BEL
        "soc_suart_eventmanager_storage_full_0" BEL
        "soc_suart_eventmanager_storage_full_1" BEL
        "soc_basesoc_ctrl_storage_full_28" BEL
        "soc_basesoc_ctrl_storage_full_25" BEL
        "soc_basesoc_ctrl_storage_full_18" BEL
        "soc_basesoc_ctrl_storage_full_21" BEL
        "soc_basesoc_ctrl_storage_full_20" BEL
        "soc_basesoc_ctrl_storage_full_14" BEL
        "soc_basesoc_ctrl_storage_full_12" BEL
        "soc_basesoc_ctrl_storage_full_10" BEL
        "soc_basesoc_ctrl_storage_full_9" BEL
        "soc_basesoc_ctrl_storage_full_4" BEL
        "soc_basesoc_ctrl_storage_full_6" BEL
        "soc_basesoc_ctrl_storage_full_5" BEL
        "soc_basesoc_ctrl_storage_full_3" BEL
        "soc_opsis_i2c_master_storage_full_0" BEL
        "soc_opsis_i2c_master_storage_full_1" BEL
        "soc_opsis_i2c_master_storage_full_2" BEL
        "soc_opsis_i2c_master_storage_full_3" BEL
        "soc_opsis_i2c_master_storage_full_4" BEL
        "soc_opsis_i2c_master_storage_full_5" BEL
        "soc_opsis_i2c_master_storage_full_6" BEL
        "soc_opsis_i2c_master_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_14" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_15" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_24" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_25" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_26" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_27" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_28" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_29" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_30" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_31" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_16" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_17" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_18" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_19" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_20" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_21" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_22" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_23" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_24" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_25" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_26" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_27" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_28" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_29" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_30" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_31" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_16" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_17" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_18" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_19" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_20" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_21" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_22" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_23" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_14" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_15" BEL
        "soc_basesoc_load_storage_full_24" BEL
        "soc_basesoc_load_storage_full_25" BEL
        "soc_basesoc_load_storage_full_26" BEL
        "soc_basesoc_load_storage_full_27" BEL
        "soc_basesoc_load_storage_full_28" BEL
        "soc_basesoc_load_storage_full_29" BEL
        "soc_basesoc_load_storage_full_30" BEL
        "soc_basesoc_load_storage_full_31" BEL
        "soc_basesoc_load_storage_full_16" BEL
        "soc_basesoc_load_storage_full_17" BEL
        "soc_basesoc_load_storage_full_18" BEL
        "soc_basesoc_load_storage_full_19" BEL
        "soc_basesoc_load_storage_full_20" BEL
        "soc_basesoc_load_storage_full_21" BEL
        "soc_basesoc_load_storage_full_22" BEL
        "soc_basesoc_load_storage_full_23" BEL
        "soc_basesoc_load_storage_full_8" BEL
        "soc_basesoc_load_storage_full_9" BEL
        "soc_basesoc_load_storage_full_10" BEL
        "soc_basesoc_load_storage_full_11" BEL
        "soc_basesoc_load_storage_full_12" BEL
        "soc_basesoc_load_storage_full_13" BEL
        "soc_basesoc_load_storage_full_14" BEL
        "soc_basesoc_load_storage_full_15" BEL
        "soc_basesoc_load_storage_full_0" BEL
        "soc_basesoc_load_storage_full_1" BEL
        "soc_basesoc_load_storage_full_2" BEL
        "soc_basesoc_load_storage_full_3" BEL
        "soc_basesoc_load_storage_full_4" BEL
        "soc_basesoc_load_storage_full_5" BEL
        "soc_basesoc_load_storage_full_6" BEL
        "soc_basesoc_load_storage_full_7" BEL
        "soc_basesoc_reload_storage_full_8" BEL
        "soc_basesoc_reload_storage_full_9" BEL
        "soc_basesoc_reload_storage_full_10" BEL
        "soc_basesoc_reload_storage_full_11" BEL
        "soc_basesoc_reload_storage_full_12" BEL
        "soc_basesoc_reload_storage_full_13" BEL
        "soc_basesoc_reload_storage_full_14" BEL
        "soc_basesoc_reload_storage_full_15" BEL
        "soc_basesoc_reload_storage_full_24" BEL
        "soc_basesoc_reload_storage_full_25" BEL
        "soc_basesoc_reload_storage_full_26" BEL
        "soc_basesoc_reload_storage_full_27" BEL
        "soc_basesoc_reload_storage_full_28" BEL
        "soc_basesoc_reload_storage_full_29" BEL
        "soc_basesoc_reload_storage_full_30" BEL
        "soc_basesoc_reload_storage_full_31" BEL
        "soc_basesoc_reload_storage_full_16" BEL
        "soc_basesoc_reload_storage_full_17" BEL
        "soc_basesoc_reload_storage_full_18" BEL
        "soc_basesoc_reload_storage_full_19" BEL
        "soc_basesoc_reload_storage_full_20" BEL
        "soc_basesoc_reload_storage_full_21" BEL
        "soc_basesoc_reload_storage_full_22" BEL
        "soc_basesoc_reload_storage_full_23" BEL
        "soc_basesoc_reload_storage_full_0" BEL
        "soc_basesoc_reload_storage_full_1" BEL
        "soc_basesoc_reload_storage_full_2" BEL
        "soc_basesoc_reload_storage_full_3" BEL
        "soc_basesoc_reload_storage_full_4" BEL
        "soc_basesoc_reload_storage_full_5" BEL
        "soc_basesoc_reload_storage_full_6" BEL
        "soc_basesoc_reload_storage_full_7" BEL "soc_opsis_i2c_scl_r" BEL
        "soc_suart_phase_accumulator_tx_2" BEL
        "soc_suart_phase_accumulator_tx_3" BEL
        "soc_suart_phase_accumulator_tx_4" BEL
        "soc_suart_phase_accumulator_tx_5" BEL
        "soc_suart_phase_accumulator_tx_6" BEL
        "soc_suart_phase_accumulator_tx_7" BEL
        "soc_suart_phase_accumulator_tx_8" BEL
        "soc_suart_phase_accumulator_tx_9" BEL
        "soc_suart_phase_accumulator_tx_10" BEL
        "soc_suart_phase_accumulator_tx_11" BEL
        "soc_suart_phase_accumulator_tx_12" BEL
        "soc_suart_phase_accumulator_tx_13" BEL
        "soc_suart_phase_accumulator_tx_14" BEL
        "soc_suart_phase_accumulator_tx_15" BEL
        "soc_suart_phase_accumulator_tx_16" BEL
        "soc_suart_phase_accumulator_tx_17" BEL
        "soc_suart_phase_accumulator_tx_18" BEL
        "soc_suart_phase_accumulator_tx_19" BEL
        "soc_suart_phase_accumulator_tx_20" BEL
        "soc_suart_phase_accumulator_tx_21" BEL
        "soc_suart_phase_accumulator_tx_22" BEL
        "soc_suart_phase_accumulator_tx_23" BEL
        "soc_suart_phase_accumulator_tx_24" BEL
        "soc_suart_phase_accumulator_tx_25" BEL
        "soc_suart_phase_accumulator_tx_26" BEL
        "soc_suart_phase_accumulator_tx_27" BEL
        "soc_suart_phase_accumulator_tx_28" BEL
        "soc_suart_phase_accumulator_tx_29" BEL
        "soc_suart_phase_accumulator_tx_30" BEL
        "soc_suart_phase_accumulator_tx_31" BEL "soc_suart_uart_clk_txen" BEL
        "soc_suart_phase_accumulator_rx_2" BEL
        "soc_suart_phase_accumulator_rx_3" BEL
        "soc_suart_phase_accumulator_rx_4" BEL
        "soc_suart_phase_accumulator_rx_5" BEL
        "soc_suart_phase_accumulator_rx_6" BEL
        "soc_suart_phase_accumulator_rx_7" BEL
        "soc_suart_phase_accumulator_rx_8" BEL
        "soc_suart_phase_accumulator_rx_9" BEL
        "soc_suart_phase_accumulator_rx_10" BEL
        "soc_suart_phase_accumulator_rx_11" BEL
        "soc_suart_phase_accumulator_rx_12" BEL
        "soc_suart_phase_accumulator_rx_13" BEL
        "soc_suart_phase_accumulator_rx_14" BEL
        "soc_suart_phase_accumulator_rx_15" BEL
        "soc_suart_phase_accumulator_rx_16" BEL
        "soc_suart_phase_accumulator_rx_17" BEL
        "soc_suart_phase_accumulator_rx_18" BEL
        "soc_suart_phase_accumulator_rx_19" BEL
        "soc_suart_phase_accumulator_rx_20" BEL
        "soc_suart_phase_accumulator_rx_21" BEL
        "soc_suart_phase_accumulator_rx_22" BEL
        "soc_suart_phase_accumulator_rx_23" BEL
        "soc_suart_phase_accumulator_rx_24" BEL
        "soc_suart_phase_accumulator_rx_25" BEL
        "soc_suart_phase_accumulator_rx_26" BEL
        "soc_suart_phase_accumulator_rx_27" BEL
        "soc_suart_phase_accumulator_rx_28" BEL
        "soc_suart_phase_accumulator_rx_29" BEL
        "soc_suart_phase_accumulator_rx_30" BEL
        "soc_suart_phase_accumulator_rx_31" BEL "soc_dfi_dfi_p1_rddata_valid"
        BEL "memdat_1_0" BEL "memdat_1_1" BEL "memdat_1_2" BEL "memdat_1_3"
        BEL "memdat_1_4" BEL "memdat_1_5" BEL "memdat_1_6" BEL "memdat_1_7"
        BEL "soc_basesoc_sdram_bandwidth_nreads_r_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_23" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_23" BEL
        "soc_opsis_i2c_status_storage_full_0" BEL
        "soc_opsis_i2c_status_storage_full_1" BEL "memdat_3_0" BEL
        "memdat_3_1" BEL "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL
        "memdat_3_5" BEL "memdat_3_6" BEL "memdat_3_7" BEL "soc_dna_status_0"
        BEL "soc_dna_status_1" BEL "soc_dna_status_2" BEL "soc_dna_status_3"
        BEL "soc_dna_status_4" BEL "soc_dna_status_5" BEL "soc_dna_status_6"
        BEL "soc_dna_status_7" BEL "soc_dna_status_8" BEL "soc_dna_status_9"
        BEL "soc_dna_status_10" BEL "soc_dna_status_11" BEL
        "soc_dna_status_12" BEL "soc_dna_status_13" BEL "soc_dna_status_14"
        BEL "soc_dna_status_15" BEL "soc_dna_status_16" BEL
        "soc_dna_status_17" BEL "soc_dna_status_18" BEL "soc_dna_status_19"
        BEL "soc_dna_status_20" BEL "soc_dna_status_21" BEL
        "soc_dna_status_22" BEL "soc_dna_status_23" BEL "soc_dna_status_24"
        BEL "soc_dna_status_25" BEL "soc_dna_status_26" BEL
        "soc_dna_status_27" BEL "soc_dna_status_28" BEL "soc_dna_status_29"
        BEL "soc_dna_status_30" BEL "soc_dna_status_31" BEL
        "soc_dna_status_32" BEL "soc_dna_status_33" BEL "soc_dna_status_34"
        BEL "soc_dna_status_35" BEL "soc_dna_status_36" BEL
        "soc_dna_status_37" BEL "soc_dna_status_38" BEL "soc_dna_status_39"
        BEL "soc_dna_status_40" BEL "soc_dna_status_41" BEL
        "soc_dna_status_42" BEL "soc_dna_status_43" BEL "soc_dna_status_44"
        BEL "soc_dna_status_45" BEL "soc_dna_status_46" BEL
        "soc_dna_status_47" BEL "soc_dna_status_48" BEL "soc_dna_status_49"
        BEL "soc_dna_status_50" BEL "soc_dna_status_51" BEL
        "soc_dna_status_52" BEL "soc_dna_status_53" BEL "soc_dna_status_54"
        BEL "soc_dna_status_55" BEL "soc_dna_status_56" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_23" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_23" BEL
        "soc_basesoc_value_0" BEL "soc_basesoc_value_1" BEL
        "soc_basesoc_value_2" BEL "soc_basesoc_value_3" BEL
        "soc_basesoc_value_4" BEL "soc_basesoc_value_5" BEL
        "soc_basesoc_value_6" BEL "soc_basesoc_value_7" BEL
        "soc_basesoc_value_8" BEL "soc_basesoc_value_9" BEL
        "soc_basesoc_value_10" BEL "soc_basesoc_value_11" BEL
        "soc_basesoc_value_12" BEL "soc_basesoc_value_13" BEL
        "soc_basesoc_value_14" BEL "soc_basesoc_value_15" BEL
        "soc_basesoc_value_16" BEL "soc_basesoc_value_17" BEL
        "soc_basesoc_value_18" BEL "soc_basesoc_value_19" BEL
        "soc_basesoc_value_20" BEL "soc_basesoc_value_21" BEL
        "soc_basesoc_value_22" BEL "soc_basesoc_value_23" BEL
        "soc_basesoc_value_24" BEL "soc_basesoc_value_25" BEL
        "soc_basesoc_value_26" BEL "soc_basesoc_value_27" BEL
        "soc_basesoc_value_28" BEL "soc_basesoc_value_29" BEL
        "soc_basesoc_value_30" BEL "soc_basesoc_value_31" BEL
        "vns_new_master_rdata_valid4" BEL
        "vns_basesoc_interface1_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface1_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_7" BEL "soc_suart_tx_reg_0" BEL
        "soc_suart_tx_reg_1" BEL "soc_suart_tx_reg_2" BEL "soc_suart_tx_reg_3"
        BEL "soc_suart_tx_reg_4" BEL "soc_suart_tx_reg_5" BEL
        "soc_suart_tx_reg_6" BEL "soc_suart_tx_reg_7" BEL "soc_spiflash_dqi_0"
        BEL "soc_spiflash_dqi_1" BEL "soc_spiflash_dqi_2" BEL
        "soc_spiflash_dqi_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "soc_suart_uart_clk_rxen" BEL "soc_basesoc_sdram_dfi_p0_rddata_en" BEL
        "soc_basesoc_sdram_dfi_p1_rddata_en" BEL
        "soc_basesoc_sdram_dfi_p1_wrdata_en" BEL
        "vns_xilinxmultiregimpl1_regs0" BEL "soc_basesoc_value_status_0" BEL
        "soc_basesoc_value_status_1" BEL "soc_basesoc_value_status_2" BEL
        "soc_basesoc_value_status_3" BEL "soc_basesoc_value_status_4" BEL
        "soc_basesoc_value_status_5" BEL "soc_basesoc_value_status_6" BEL
        "soc_basesoc_value_status_7" BEL "soc_basesoc_value_status_8" BEL
        "soc_basesoc_value_status_9" BEL "soc_basesoc_value_status_10" BEL
        "soc_basesoc_value_status_11" BEL "soc_basesoc_value_status_12" BEL
        "soc_basesoc_value_status_13" BEL "soc_basesoc_value_status_14" BEL
        "soc_basesoc_value_status_15" BEL "soc_basesoc_value_status_16" BEL
        "soc_basesoc_value_status_17" BEL "soc_basesoc_value_status_18" BEL
        "soc_basesoc_value_status_19" BEL "soc_basesoc_value_status_20" BEL
        "soc_basesoc_value_status_21" BEL "soc_basesoc_value_status_22" BEL
        "soc_basesoc_value_status_23" BEL "soc_basesoc_value_status_24" BEL
        "soc_basesoc_value_status_25" BEL "soc_basesoc_value_status_26" BEL
        "soc_basesoc_value_status_27" BEL "soc_basesoc_value_status_28" BEL
        "soc_basesoc_value_status_29" BEL "soc_basesoc_value_status_30" BEL
        "soc_basesoc_value_status_31" BEL
        "soc_basesoc_sdram_bankmachine0_row_0" BEL
        "soc_basesoc_sdram_bankmachine0_row_1" BEL
        "soc_basesoc_sdram_bankmachine0_row_2" BEL
        "soc_basesoc_sdram_bankmachine0_row_3" BEL
        "soc_basesoc_sdram_bankmachine0_row_4" BEL
        "soc_basesoc_sdram_bankmachine0_row_5" BEL
        "soc_basesoc_sdram_bankmachine0_row_6" BEL
        "soc_basesoc_sdram_bankmachine0_row_7" BEL
        "soc_basesoc_sdram_bankmachine0_row_8" BEL
        "soc_basesoc_sdram_bankmachine0_row_9" BEL
        "soc_basesoc_sdram_bankmachine0_row_10" BEL
        "soc_basesoc_sdram_bankmachine0_row_11" BEL
        "soc_basesoc_sdram_bankmachine0_row_12" BEL
        "soc_basesoc_sdram_bankmachine0_row_13" BEL
        "soc_basesoc_sdram_bankmachine1_row_0" BEL
        "soc_basesoc_sdram_bankmachine1_row_1" BEL
        "soc_basesoc_sdram_bankmachine1_row_2" BEL
        "soc_basesoc_sdram_bankmachine1_row_3" BEL
        "soc_basesoc_sdram_bankmachine1_row_4" BEL
        "soc_basesoc_sdram_bankmachine1_row_5" BEL
        "soc_basesoc_sdram_bankmachine1_row_6" BEL
        "soc_basesoc_sdram_bankmachine1_row_7" BEL
        "soc_basesoc_sdram_bankmachine1_row_8" BEL
        "soc_basesoc_sdram_bankmachine1_row_9" BEL
        "soc_basesoc_sdram_bankmachine1_row_10" BEL
        "soc_basesoc_sdram_bankmachine1_row_11" BEL
        "soc_basesoc_sdram_bankmachine1_row_12" BEL
        "soc_basesoc_sdram_bankmachine1_row_13" BEL
        "soc_basesoc_sdram_bankmachine2_row_0" BEL
        "soc_basesoc_sdram_bankmachine2_row_1" BEL
        "soc_basesoc_sdram_bankmachine2_row_2" BEL
        "soc_basesoc_sdram_bankmachine2_row_3" BEL
        "soc_basesoc_sdram_bankmachine2_row_4" BEL
        "soc_basesoc_sdram_bankmachine2_row_5" BEL
        "soc_basesoc_sdram_bankmachine2_row_6" BEL
        "soc_basesoc_sdram_bankmachine2_row_7" BEL
        "soc_basesoc_sdram_bankmachine2_row_8" BEL
        "soc_basesoc_sdram_bankmachine2_row_9" BEL
        "soc_basesoc_sdram_bankmachine2_row_10" BEL
        "soc_basesoc_sdram_bankmachine2_row_11" BEL
        "soc_basesoc_sdram_bankmachine2_row_12" BEL
        "soc_basesoc_sdram_bankmachine2_row_13" BEL
        "soc_basesoc_sdram_bankmachine3_row_0" BEL
        "soc_basesoc_sdram_bankmachine3_row_1" BEL
        "soc_basesoc_sdram_bankmachine3_row_2" BEL
        "soc_basesoc_sdram_bankmachine3_row_3" BEL
        "soc_basesoc_sdram_bankmachine3_row_4" BEL
        "soc_basesoc_sdram_bankmachine3_row_5" BEL
        "soc_basesoc_sdram_bankmachine3_row_6" BEL
        "soc_basesoc_sdram_bankmachine3_row_7" BEL
        "soc_basesoc_sdram_bankmachine3_row_8" BEL
        "soc_basesoc_sdram_bankmachine3_row_9" BEL
        "soc_basesoc_sdram_bankmachine3_row_10" BEL
        "soc_basesoc_sdram_bankmachine3_row_11" BEL
        "soc_basesoc_sdram_bankmachine3_row_12" BEL
        "soc_basesoc_sdram_bankmachine3_row_13" BEL
        "soc_basesoc_sdram_bankmachine4_row_0" BEL
        "soc_basesoc_sdram_bankmachine4_row_1" BEL
        "soc_basesoc_sdram_bankmachine4_row_2" BEL
        "soc_basesoc_sdram_bankmachine4_row_3" BEL
        "soc_basesoc_sdram_bankmachine4_row_4" BEL
        "soc_basesoc_sdram_bankmachine4_row_5" BEL
        "soc_basesoc_sdram_bankmachine4_row_6" BEL
        "soc_basesoc_sdram_bankmachine4_row_7" BEL
        "soc_basesoc_sdram_bankmachine4_row_8" BEL
        "soc_basesoc_sdram_bankmachine4_row_9" BEL
        "soc_basesoc_sdram_bankmachine4_row_10" BEL
        "soc_basesoc_sdram_bankmachine4_row_11" BEL
        "soc_basesoc_sdram_bankmachine4_row_12" BEL
        "soc_basesoc_sdram_bankmachine4_row_13" BEL
        "soc_basesoc_sdram_bankmachine5_row_0" BEL
        "soc_basesoc_sdram_bankmachine5_row_1" BEL
        "soc_basesoc_sdram_bankmachine5_row_2" BEL
        "soc_basesoc_sdram_bankmachine5_row_3" BEL
        "soc_basesoc_sdram_bankmachine5_row_4" BEL
        "soc_basesoc_sdram_bankmachine5_row_5" BEL
        "soc_basesoc_sdram_bankmachine5_row_6" BEL
        "soc_basesoc_sdram_bankmachine5_row_7" BEL
        "soc_basesoc_sdram_bankmachine5_row_8" BEL
        "soc_basesoc_sdram_bankmachine5_row_9" BEL
        "soc_basesoc_sdram_bankmachine5_row_10" BEL
        "soc_basesoc_sdram_bankmachine5_row_11" BEL
        "soc_basesoc_sdram_bankmachine5_row_12" BEL
        "soc_basesoc_sdram_bankmachine5_row_13" BEL
        "soc_basesoc_sdram_bankmachine6_row_0" BEL
        "soc_basesoc_sdram_bankmachine6_row_1" BEL
        "soc_basesoc_sdram_bankmachine6_row_2" BEL
        "soc_basesoc_sdram_bankmachine6_row_3" BEL
        "soc_basesoc_sdram_bankmachine6_row_4" BEL
        "soc_basesoc_sdram_bankmachine6_row_5" BEL
        "soc_basesoc_sdram_bankmachine6_row_6" BEL
        "soc_basesoc_sdram_bankmachine6_row_7" BEL
        "soc_basesoc_sdram_bankmachine6_row_8" BEL
        "soc_basesoc_sdram_bankmachine6_row_9" BEL
        "soc_basesoc_sdram_bankmachine6_row_10" BEL
        "soc_basesoc_sdram_bankmachine6_row_11" BEL
        "soc_basesoc_sdram_bankmachine6_row_12" BEL
        "soc_basesoc_sdram_bankmachine6_row_13" BEL
        "soc_basesoc_sdram_bankmachine7_row_0" BEL
        "soc_basesoc_sdram_bankmachine7_row_1" BEL
        "soc_basesoc_sdram_bankmachine7_row_2" BEL
        "soc_basesoc_sdram_bankmachine7_row_3" BEL
        "soc_basesoc_sdram_bankmachine7_row_4" BEL
        "soc_basesoc_sdram_bankmachine7_row_5" BEL
        "soc_basesoc_sdram_bankmachine7_row_6" BEL
        "soc_basesoc_sdram_bankmachine7_row_7" BEL
        "soc_basesoc_sdram_bankmachine7_row_8" BEL
        "soc_basesoc_sdram_bankmachine7_row_9" BEL
        "soc_basesoc_sdram_bankmachine7_row_10" BEL
        "soc_basesoc_sdram_bankmachine7_row_11" BEL
        "soc_basesoc_sdram_bankmachine7_row_12" BEL
        "soc_basesoc_sdram_bankmachine7_row_13" BEL
        "vns_xilinxmultiregimpl1_regs1" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_7" BEL "soc_opsis_i2c_sda_i"
        BEL "soc_opsis_i2c_sda_r" BEL "soc_suart_source_valid" BEL
        "soc_spiflash_sr_0" BEL "soc_spiflash_sr_1" BEL "soc_spiflash_sr_2"
        BEL "soc_spiflash_sr_3" BEL "soc_spiflash_sr_4" BEL
        "soc_spiflash_sr_5" BEL "soc_spiflash_sr_6" BEL "soc_spiflash_sr_7"
        BEL "soc_spiflash_sr_8" BEL "soc_spiflash_sr_9" BEL
        "soc_spiflash_sr_10" BEL "soc_spiflash_sr_11" BEL "soc_spiflash_sr_12"
        BEL "soc_spiflash_sr_13" BEL "soc_spiflash_sr_14" BEL
        "soc_spiflash_sr_15" BEL "soc_spiflash_sr_16" BEL "soc_spiflash_sr_17"
        BEL "soc_spiflash_sr_18" BEL "soc_spiflash_sr_19" BEL
        "soc_spiflash_sr_20" BEL "soc_spiflash_sr_21" BEL "soc_spiflash_sr_22"
        BEL "soc_spiflash_sr_23" BEL "soc_spiflash_sr_24" BEL
        "soc_spiflash_sr_25" BEL "soc_spiflash_sr_26" BEL "soc_spiflash_sr_27"
        BEL "soc_spiflash_sr_28" BEL "soc_spiflash_sr_29" BEL
        "soc_spiflash_sr_30" BEL "soc_spiflash_sr_31" BEL
        "soc_dfi_dfi_p2_rddata_0" BEL "soc_dfi_dfi_p2_rddata_1" BEL
        "soc_dfi_dfi_p2_rddata_2" BEL "soc_dfi_dfi_p2_rddata_3" BEL
        "soc_dfi_dfi_p2_rddata_4" BEL "soc_dfi_dfi_p2_rddata_5" BEL
        "soc_dfi_dfi_p2_rddata_6" BEL "soc_dfi_dfi_p2_rddata_7" BEL
        "soc_dfi_dfi_p2_rddata_8" BEL "soc_dfi_dfi_p2_rddata_9" BEL
        "soc_dfi_dfi_p2_rddata_10" BEL "soc_dfi_dfi_p2_rddata_11" BEL
        "soc_dfi_dfi_p2_rddata_12" BEL "soc_dfi_dfi_p2_rddata_13" BEL
        "soc_dfi_dfi_p2_rddata_14" BEL "soc_dfi_dfi_p2_rddata_15" BEL
        "soc_dfi_dfi_p2_rddata_16" BEL "soc_dfi_dfi_p2_rddata_17" BEL
        "soc_dfi_dfi_p2_rddata_18" BEL "soc_dfi_dfi_p2_rddata_19" BEL
        "soc_dfi_dfi_p2_rddata_20" BEL "soc_dfi_dfi_p2_rddata_21" BEL
        "soc_dfi_dfi_p2_rddata_22" BEL "soc_dfi_dfi_p2_rddata_23" BEL
        "soc_dfi_dfi_p2_rddata_24" BEL "soc_dfi_dfi_p2_rddata_25" BEL
        "soc_dfi_dfi_p2_rddata_26" BEL "soc_dfi_dfi_p2_rddata_27" BEL
        "soc_dfi_dfi_p2_rddata_28" BEL "soc_dfi_dfi_p2_rddata_29" BEL
        "soc_dfi_dfi_p2_rddata_30" BEL "soc_dfi_dfi_p2_rddata_31" BEL
        "soc_dfi_dfi_p3_rddata_0" BEL "soc_dfi_dfi_p3_rddata_1" BEL
        "soc_dfi_dfi_p3_rddata_2" BEL "soc_dfi_dfi_p3_rddata_3" BEL
        "soc_dfi_dfi_p3_rddata_4" BEL "soc_dfi_dfi_p3_rddata_5" BEL
        "soc_dfi_dfi_p3_rddata_6" BEL "soc_dfi_dfi_p3_rddata_7" BEL
        "soc_dfi_dfi_p3_rddata_8" BEL "soc_dfi_dfi_p3_rddata_9" BEL
        "soc_dfi_dfi_p3_rddata_10" BEL "soc_dfi_dfi_p3_rddata_11" BEL
        "soc_dfi_dfi_p3_rddata_12" BEL "soc_dfi_dfi_p3_rddata_13" BEL
        "soc_dfi_dfi_p3_rddata_14" BEL "soc_dfi_dfi_p3_rddata_15" BEL
        "soc_dfi_dfi_p3_rddata_16" BEL "soc_dfi_dfi_p3_rddata_17" BEL
        "soc_dfi_dfi_p3_rddata_18" BEL "soc_dfi_dfi_p3_rddata_19" BEL
        "soc_dfi_dfi_p3_rddata_20" BEL "soc_dfi_dfi_p3_rddata_21" BEL
        "soc_dfi_dfi_p3_rddata_22" BEL "soc_dfi_dfi_p3_rddata_23" BEL
        "soc_dfi_dfi_p3_rddata_24" BEL "soc_dfi_dfi_p3_rddata_25" BEL
        "soc_dfi_dfi_p3_rddata_26" BEL "soc_dfi_dfi_p3_rddata_27" BEL
        "soc_dfi_dfi_p3_rddata_28" BEL "soc_dfi_dfi_p3_rddata_29" BEL
        "soc_dfi_dfi_p3_rddata_30" BEL "soc_dfi_dfi_p3_rddata_31" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_7" BEL
        "vns_basesoc_interface5_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface5_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface5_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface5_bank_bus_dat_r_3" BEL "soc_opsis_i2c_din_0"
        BEL "soc_opsis_i2c_din_1" BEL "soc_opsis_i2c_din_2" BEL
        "soc_opsis_i2c_din_3" BEL "soc_opsis_i2c_din_4" BEL
        "soc_opsis_i2c_din_5" BEL "soc_opsis_i2c_din_6" BEL
        "soc_opsis_i2c_din_7" BEL "soc_dfi_dfi_p0_rddata_0" BEL
        "soc_dfi_dfi_p0_rddata_1" BEL "soc_dfi_dfi_p0_rddata_2" BEL
        "soc_dfi_dfi_p0_rddata_3" BEL "soc_dfi_dfi_p0_rddata_4" BEL
        "soc_dfi_dfi_p0_rddata_5" BEL "soc_dfi_dfi_p0_rddata_6" BEL
        "soc_dfi_dfi_p0_rddata_7" BEL "soc_dfi_dfi_p0_rddata_8" BEL
        "soc_dfi_dfi_p0_rddata_9" BEL "soc_dfi_dfi_p0_rddata_10" BEL
        "soc_dfi_dfi_p0_rddata_11" BEL "soc_dfi_dfi_p0_rddata_12" BEL
        "soc_dfi_dfi_p0_rddata_13" BEL "soc_dfi_dfi_p0_rddata_14" BEL
        "soc_dfi_dfi_p0_rddata_15" BEL "soc_dfi_dfi_p0_rddata_16" BEL
        "soc_dfi_dfi_p0_rddata_17" BEL "soc_dfi_dfi_p0_rddata_18" BEL
        "soc_dfi_dfi_p0_rddata_19" BEL "soc_dfi_dfi_p0_rddata_20" BEL
        "soc_dfi_dfi_p0_rddata_21" BEL "soc_dfi_dfi_p0_rddata_22" BEL
        "soc_dfi_dfi_p0_rddata_23" BEL "soc_dfi_dfi_p0_rddata_24" BEL
        "soc_dfi_dfi_p0_rddata_25" BEL "soc_dfi_dfi_p0_rddata_26" BEL
        "soc_dfi_dfi_p0_rddata_27" BEL "soc_dfi_dfi_p0_rddata_28" BEL
        "soc_dfi_dfi_p0_rddata_29" BEL "soc_dfi_dfi_p0_rddata_30" BEL
        "soc_dfi_dfi_p0_rddata_31" BEL "soc_dfi_dfi_p1_rddata_0" BEL
        "soc_dfi_dfi_p1_rddata_1" BEL "soc_dfi_dfi_p1_rddata_2" BEL
        "soc_dfi_dfi_p1_rddata_3" BEL "soc_dfi_dfi_p1_rddata_4" BEL
        "soc_dfi_dfi_p1_rddata_5" BEL "soc_dfi_dfi_p1_rddata_6" BEL
        "soc_dfi_dfi_p1_rddata_7" BEL "soc_dfi_dfi_p1_rddata_8" BEL
        "soc_dfi_dfi_p1_rddata_9" BEL "soc_dfi_dfi_p1_rddata_10" BEL
        "soc_dfi_dfi_p1_rddata_11" BEL "soc_dfi_dfi_p1_rddata_12" BEL
        "soc_dfi_dfi_p1_rddata_13" BEL "soc_dfi_dfi_p1_rddata_14" BEL
        "soc_dfi_dfi_p1_rddata_15" BEL "soc_dfi_dfi_p1_rddata_16" BEL
        "soc_dfi_dfi_p1_rddata_17" BEL "soc_dfi_dfi_p1_rddata_18" BEL
        "soc_dfi_dfi_p1_rddata_19" BEL "soc_dfi_dfi_p1_rddata_20" BEL
        "soc_dfi_dfi_p1_rddata_21" BEL "soc_dfi_dfi_p1_rddata_22" BEL
        "soc_dfi_dfi_p1_rddata_23" BEL "soc_dfi_dfi_p1_rddata_24" BEL
        "soc_dfi_dfi_p1_rddata_25" BEL "soc_dfi_dfi_p1_rddata_26" BEL
        "soc_dfi_dfi_p1_rddata_27" BEL "soc_dfi_dfi_p1_rddata_28" BEL
        "soc_dfi_dfi_p1_rddata_29" BEL "soc_dfi_dfi_p1_rddata_30" BEL
        "soc_dfi_dfi_p1_rddata_31" BEL
        "soc_basesoc_sdram_phaseinjector2_status_0" BEL
        "soc_basesoc_sdram_phaseinjector2_status_1" BEL
        "soc_basesoc_sdram_phaseinjector2_status_2" BEL
        "soc_basesoc_sdram_phaseinjector2_status_3" BEL
        "soc_basesoc_sdram_phaseinjector2_status_4" BEL
        "soc_basesoc_sdram_phaseinjector2_status_5" BEL
        "soc_basesoc_sdram_phaseinjector2_status_6" BEL
        "soc_basesoc_sdram_phaseinjector2_status_7" BEL
        "soc_basesoc_sdram_phaseinjector2_status_8" BEL
        "soc_basesoc_sdram_phaseinjector2_status_9" BEL
        "soc_basesoc_sdram_phaseinjector2_status_10" BEL
        "soc_basesoc_sdram_phaseinjector2_status_11" BEL
        "soc_basesoc_sdram_phaseinjector2_status_12" BEL
        "soc_basesoc_sdram_phaseinjector2_status_13" BEL
        "soc_basesoc_sdram_phaseinjector2_status_14" BEL
        "soc_basesoc_sdram_phaseinjector2_status_15" BEL
        "soc_basesoc_sdram_phaseinjector2_status_16" BEL
        "soc_basesoc_sdram_phaseinjector2_status_17" BEL
        "soc_basesoc_sdram_phaseinjector2_status_18" BEL
        "soc_basesoc_sdram_phaseinjector2_status_19" BEL
        "soc_basesoc_sdram_phaseinjector2_status_20" BEL
        "soc_basesoc_sdram_phaseinjector2_status_21" BEL
        "soc_basesoc_sdram_phaseinjector2_status_22" BEL
        "soc_basesoc_sdram_phaseinjector2_status_23" BEL
        "soc_basesoc_sdram_phaseinjector2_status_24" BEL
        "soc_basesoc_sdram_phaseinjector2_status_25" BEL
        "soc_basesoc_sdram_phaseinjector2_status_26" BEL
        "soc_basesoc_sdram_phaseinjector2_status_27" BEL
        "soc_basesoc_sdram_phaseinjector2_status_28" BEL
        "soc_basesoc_sdram_phaseinjector2_status_29" BEL
        "soc_basesoc_sdram_phaseinjector2_status_30" BEL
        "soc_basesoc_sdram_phaseinjector2_status_31" BEL
        "soc_basesoc_sdram_phaseinjector3_status_0" BEL
        "soc_basesoc_sdram_phaseinjector3_status_1" BEL
        "soc_basesoc_sdram_phaseinjector3_status_2" BEL
        "soc_basesoc_sdram_phaseinjector3_status_3" BEL
        "soc_basesoc_sdram_phaseinjector3_status_4" BEL
        "soc_basesoc_sdram_phaseinjector3_status_5" BEL
        "soc_basesoc_sdram_phaseinjector3_status_6" BEL
        "soc_basesoc_sdram_phaseinjector3_status_7" BEL
        "soc_basesoc_sdram_phaseinjector3_status_8" BEL
        "soc_basesoc_sdram_phaseinjector3_status_9" BEL
        "soc_basesoc_sdram_phaseinjector3_status_10" BEL
        "soc_basesoc_sdram_phaseinjector3_status_11" BEL
        "soc_basesoc_sdram_phaseinjector3_status_12" BEL
        "soc_basesoc_sdram_phaseinjector3_status_13" BEL
        "soc_basesoc_sdram_phaseinjector3_status_14" BEL
        "soc_basesoc_sdram_phaseinjector3_status_15" BEL
        "soc_basesoc_sdram_phaseinjector3_status_16" BEL
        "soc_basesoc_sdram_phaseinjector3_status_17" BEL
        "soc_basesoc_sdram_phaseinjector3_status_18" BEL
        "soc_basesoc_sdram_phaseinjector3_status_19" BEL
        "soc_basesoc_sdram_phaseinjector3_status_20" BEL
        "soc_basesoc_sdram_phaseinjector3_status_21" BEL
        "soc_basesoc_sdram_phaseinjector3_status_22" BEL
        "soc_basesoc_sdram_phaseinjector3_status_23" BEL
        "soc_basesoc_sdram_phaseinjector3_status_24" BEL
        "soc_basesoc_sdram_phaseinjector3_status_25" BEL
        "soc_basesoc_sdram_phaseinjector3_status_26" BEL
        "soc_basesoc_sdram_phaseinjector3_status_27" BEL
        "soc_basesoc_sdram_phaseinjector3_status_28" BEL
        "soc_basesoc_sdram_phaseinjector3_status_29" BEL
        "soc_basesoc_sdram_phaseinjector3_status_30" BEL
        "soc_basesoc_sdram_phaseinjector3_status_31" BEL
        "soc_basesoc_sdram_phaseinjector1_status_0" BEL
        "soc_basesoc_sdram_phaseinjector1_status_1" BEL
        "soc_basesoc_sdram_phaseinjector1_status_2" BEL
        "soc_basesoc_sdram_phaseinjector1_status_3" BEL
        "soc_basesoc_sdram_phaseinjector1_status_4" BEL
        "soc_basesoc_sdram_phaseinjector1_status_5" BEL
        "soc_basesoc_sdram_phaseinjector1_status_6" BEL
        "soc_basesoc_sdram_phaseinjector1_status_7" BEL
        "soc_basesoc_sdram_phaseinjector1_status_8" BEL
        "soc_basesoc_sdram_phaseinjector1_status_9" BEL
        "soc_basesoc_sdram_phaseinjector1_status_10" BEL
        "soc_basesoc_sdram_phaseinjector1_status_11" BEL
        "soc_basesoc_sdram_phaseinjector1_status_12" BEL
        "soc_basesoc_sdram_phaseinjector1_status_13" BEL
        "soc_basesoc_sdram_phaseinjector1_status_14" BEL
        "soc_basesoc_sdram_phaseinjector1_status_15" BEL
        "soc_basesoc_sdram_phaseinjector1_status_16" BEL
        "soc_basesoc_sdram_phaseinjector1_status_17" BEL
        "soc_basesoc_sdram_phaseinjector1_status_18" BEL
        "soc_basesoc_sdram_phaseinjector1_status_19" BEL
        "soc_basesoc_sdram_phaseinjector1_status_20" BEL
        "soc_basesoc_sdram_phaseinjector1_status_21" BEL
        "soc_basesoc_sdram_phaseinjector1_status_22" BEL
        "soc_basesoc_sdram_phaseinjector1_status_23" BEL
        "soc_basesoc_sdram_phaseinjector1_status_24" BEL
        "soc_basesoc_sdram_phaseinjector1_status_25" BEL
        "soc_basesoc_sdram_phaseinjector1_status_26" BEL
        "soc_basesoc_sdram_phaseinjector1_status_27" BEL
        "soc_basesoc_sdram_phaseinjector1_status_28" BEL
        "soc_basesoc_sdram_phaseinjector1_status_29" BEL
        "soc_basesoc_sdram_phaseinjector1_status_30" BEL
        "soc_basesoc_sdram_phaseinjector1_status_31" BEL
        "soc_basesoc_sdram_phaseinjector0_status_0" BEL
        "soc_basesoc_sdram_phaseinjector0_status_1" BEL
        "soc_basesoc_sdram_phaseinjector0_status_2" BEL
        "soc_basesoc_sdram_phaseinjector0_status_3" BEL
        "soc_basesoc_sdram_phaseinjector0_status_4" BEL
        "soc_basesoc_sdram_phaseinjector0_status_5" BEL
        "soc_basesoc_sdram_phaseinjector0_status_6" BEL
        "soc_basesoc_sdram_phaseinjector0_status_7" BEL
        "soc_basesoc_sdram_phaseinjector0_status_8" BEL
        "soc_basesoc_sdram_phaseinjector0_status_9" BEL
        "soc_basesoc_sdram_phaseinjector0_status_10" BEL
        "soc_basesoc_sdram_phaseinjector0_status_11" BEL
        "soc_basesoc_sdram_phaseinjector0_status_12" BEL
        "soc_basesoc_sdram_phaseinjector0_status_13" BEL
        "soc_basesoc_sdram_phaseinjector0_status_14" BEL
        "soc_basesoc_sdram_phaseinjector0_status_15" BEL
        "soc_basesoc_sdram_phaseinjector0_status_16" BEL
        "soc_basesoc_sdram_phaseinjector0_status_17" BEL
        "soc_basesoc_sdram_phaseinjector0_status_18" BEL
        "soc_basesoc_sdram_phaseinjector0_status_19" BEL
        "soc_basesoc_sdram_phaseinjector0_status_20" BEL
        "soc_basesoc_sdram_phaseinjector0_status_21" BEL
        "soc_basesoc_sdram_phaseinjector0_status_22" BEL
        "soc_basesoc_sdram_phaseinjector0_status_23" BEL
        "soc_basesoc_sdram_phaseinjector0_status_24" BEL
        "soc_basesoc_sdram_phaseinjector0_status_25" BEL
        "soc_basesoc_sdram_phaseinjector0_status_26" BEL
        "soc_basesoc_sdram_phaseinjector0_status_27" BEL
        "soc_basesoc_sdram_phaseinjector0_status_28" BEL
        "soc_basesoc_sdram_phaseinjector0_status_29" BEL
        "soc_basesoc_sdram_phaseinjector0_status_30" BEL
        "soc_basesoc_sdram_phaseinjector0_status_31" BEL
        "soc_opsis_i2c_shift_reg_storage_full_0" BEL
        "soc_opsis_i2c_shift_reg_storage_full_1" BEL
        "soc_opsis_i2c_shift_reg_storage_full_2" BEL
        "soc_opsis_i2c_shift_reg_storage_full_3" BEL
        "soc_opsis_i2c_shift_reg_storage_full_4" BEL
        "soc_opsis_i2c_shift_reg_storage_full_5" BEL
        "soc_opsis_i2c_shift_reg_storage_full_6" BEL
        "soc_opsis_i2c_shift_reg_storage_full_7" BEL
        "soc_opsis_i2c_scl_drv_reg" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_7" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_7" BEL
        "vns_xilinxmultiregimpl0_regs0" BEL "vns_xilinxmultiregimpl0_regs1"
        BEL "soc_basesoc_sdram_dfi_p0_bank_0" BEL
        "soc_basesoc_sdram_dfi_p0_bank_1" BEL
        "soc_basesoc_sdram_dfi_p0_bank_2" BEL
        "soc_basesoc_sdram_dfi_p1_bank_0" BEL
        "soc_basesoc_sdram_dfi_p1_bank_1" BEL
        "soc_basesoc_sdram_dfi_p1_bank_2" BEL
        "soc_basesoc_sdram_bandwidth_cmd_valid" BEL
        "soc_basesoc_sdram_bandwidth_cmd_is_read" BEL
        "soc_basesoc_sdram_bandwidth_cmd_is_write" BEL
        "soc_basesoc_sdram_dfi_p0_address_0" BEL
        "soc_basesoc_sdram_dfi_p0_address_1" BEL
        "soc_basesoc_sdram_dfi_p0_address_2" BEL
        "soc_basesoc_sdram_dfi_p0_address_3" BEL
        "soc_basesoc_sdram_dfi_p0_address_4" BEL
        "soc_basesoc_sdram_dfi_p0_address_5" BEL
        "soc_basesoc_sdram_dfi_p0_address_6" BEL
        "soc_basesoc_sdram_dfi_p0_address_7" BEL
        "soc_basesoc_sdram_dfi_p0_address_8" BEL
        "soc_basesoc_sdram_dfi_p0_address_9" BEL
        "soc_basesoc_sdram_dfi_p0_address_10" BEL
        "soc_basesoc_sdram_dfi_p0_address_11" BEL
        "soc_basesoc_sdram_dfi_p0_address_12" BEL
        "soc_basesoc_sdram_dfi_p0_address_13" BEL
        "soc_basesoc_sdram_dfi_p1_address_0" BEL
        "soc_basesoc_sdram_dfi_p1_address_1" BEL
        "soc_basesoc_sdram_dfi_p1_address_2" BEL
        "soc_basesoc_sdram_dfi_p1_address_3" BEL
        "soc_basesoc_sdram_dfi_p1_address_4" BEL
        "soc_basesoc_sdram_dfi_p1_address_5" BEL
        "soc_basesoc_sdram_dfi_p1_address_6" BEL
        "soc_basesoc_sdram_dfi_p1_address_7" BEL
        "soc_basesoc_sdram_dfi_p1_address_8" BEL
        "soc_basesoc_sdram_dfi_p1_address_9" BEL
        "soc_basesoc_sdram_dfi_p1_address_10" BEL
        "soc_basesoc_sdram_dfi_p1_address_11" BEL
        "soc_basesoc_sdram_dfi_p1_address_12" BEL
        "soc_basesoc_sdram_dfi_p1_address_13" BEL
        "vns_opsisi2c_state_FSM_FFd4" BEL "vns_opsisi2c_state_FSM_FFd1" BEL
        "vns_opsisi2c_state_FSM_FFd3" BEL "vns_opsisi2c_state_FSM_FFd2" BEL
        "vns_multiplexer_state_FSM_FFd1" BEL "vns_multiplexer_state_FSM_FFd3"
        BEL "vns_multiplexer_state_FSM_FFd2" BEL
        "vns_litedramwishbone2native_state_FSM_FFd2" BEL
        "vns_litedramwishbone2native_state_FSM_FFd4" BEL
        "vns_litedramwishbone2native_state_FSM_FFd3" BEL
        "soc_front_panel_count_1" BEL
        "vns_litedramwishbone2native_state_FSM_FFd1" BEL
        "soc_front_panel_count_0" BEL "soc_front_panel_count_2" BEL
        "soc_front_panel_count_3" BEL "soc_front_panel_count_6" BEL
        "soc_front_panel_count_4" BEL "soc_front_panel_count_5" BEL
        "soc_front_panel_count_9" BEL "soc_front_panel_count_7" BEL
        "soc_front_panel_count_8" BEL "soc_front_panel_count_12" BEL
        "soc_front_panel_count_10" BEL "soc_front_panel_count_11" BEL
        "soc_front_panel_count_13" BEL "soc_front_panel_count_14" BEL
        "soc_front_panel_count_17" BEL "soc_front_panel_count_15" BEL
        "soc_front_panel_count_16" BEL "soc_front_panel_count_20" BEL
        "soc_front_panel_count_18" BEL "soc_front_panel_count_19" BEL
        "soc_front_panel_count_23" BEL "soc_front_panel_count_21" BEL
        "soc_front_panel_count_22" BEL "soc_front_panel_count_24" BEL
        "soc_front_panel_count_25" BEL "soc_crg_por_0" BEL "soc_crg_por_1" BEL
        "soc_crg_por_2" BEL "soc_crg_por_3" BEL "soc_crg_por_4" BEL
        "soc_crg_por_5" BEL "soc_crg_por_6" BEL "soc_crg_por_7" BEL
        "soc_crg_por_8" BEL "soc_crg_por_9" BEL "soc_crg_por_10" BEL
        "soc_basesoc_sdram_timer_count_4" BEL
        "soc_basesoc_sdram_timer_count_3" BEL
        "soc_basesoc_sdram_timer_count_7" BEL
        "soc_basesoc_sdram_timer_count_5" BEL
        "soc_basesoc_sdram_timer_count_6" BEL
        "soc_basesoc_sdram_timer_count_8" BEL "soc_dna_cnt_0" BEL
        "soc_dna_cnt_1" BEL "soc_dna_cnt_2" BEL "soc_dna_cnt_3" BEL
        "soc_dna_cnt_4" BEL "soc_dna_cnt_5" BEL "soc_dna_cnt_6" BEL
        "soc_basesoc_counter_0" BEL "soc_basesoc_counter_1" BEL
        "soc_basesoc_ctrl_bus_errors_0" BEL "soc_basesoc_ctrl_bus_errors_1"
        BEL "soc_basesoc_ctrl_bus_errors_2" BEL
        "soc_basesoc_ctrl_bus_errors_3" BEL "soc_basesoc_ctrl_bus_errors_4"
        BEL "soc_basesoc_ctrl_bus_errors_5" BEL
        "soc_basesoc_ctrl_bus_errors_6" BEL "soc_basesoc_ctrl_bus_errors_7"
        BEL "soc_basesoc_ctrl_bus_errors_8" BEL
        "soc_basesoc_ctrl_bus_errors_9" BEL "soc_basesoc_ctrl_bus_errors_10"
        BEL "soc_basesoc_ctrl_bus_errors_11" BEL
        "soc_basesoc_ctrl_bus_errors_12" BEL "soc_basesoc_ctrl_bus_errors_13"
        BEL "soc_basesoc_ctrl_bus_errors_14" BEL
        "soc_basesoc_ctrl_bus_errors_15" BEL "soc_basesoc_ctrl_bus_errors_16"
        BEL "soc_basesoc_ctrl_bus_errors_17" BEL
        "soc_basesoc_ctrl_bus_errors_18" BEL "soc_basesoc_ctrl_bus_errors_19"
        BEL "soc_basesoc_ctrl_bus_errors_20" BEL
        "soc_basesoc_ctrl_bus_errors_21" BEL "soc_basesoc_ctrl_bus_errors_22"
        BEL "soc_basesoc_ctrl_bus_errors_23" BEL
        "soc_basesoc_ctrl_bus_errors_24" BEL "soc_basesoc_ctrl_bus_errors_25"
        BEL "soc_basesoc_ctrl_bus_errors_26" BEL
        "soc_basesoc_ctrl_bus_errors_27" BEL "soc_basesoc_ctrl_bus_errors_28"
        BEL "soc_basesoc_ctrl_bus_errors_29" BEL
        "soc_basesoc_ctrl_bus_errors_30" BEL "soc_basesoc_ctrl_bus_errors_31"
        BEL "soc_suart_tx_fifo_produce_0" BEL "soc_suart_tx_fifo_produce_1"
        BEL "soc_suart_tx_fifo_produce_2" BEL "soc_suart_tx_fifo_produce_3"
        BEL "soc_suart_tx_bitcount_0" BEL "soc_suart_tx_bitcount_1" BEL
        "soc_suart_tx_bitcount_2" BEL "soc_suart_tx_bitcount_3" BEL
        "soc_suart_rx_bitcount_0" BEL "soc_suart_rx_bitcount_1" BEL
        "soc_suart_rx_bitcount_2" BEL "soc_suart_rx_bitcount_3" BEL
        "soc_suart_tx_fifo_level0_0" BEL "soc_suart_tx_fifo_level0_1" BEL
        "soc_suart_tx_fifo_level0_2" BEL "soc_suart_tx_fifo_level0_3" BEL
        "soc_suart_tx_fifo_level0_4" BEL "soc_suart_rx_fifo_produce_0" BEL
        "soc_suart_rx_fifo_produce_1" BEL "soc_suart_rx_fifo_produce_2" BEL
        "soc_suart_rx_fifo_produce_3" BEL "soc_suart_tx_fifo_consume_0" BEL
        "soc_suart_tx_fifo_consume_1" BEL "soc_suart_tx_fifo_consume_2" BEL
        "soc_suart_tx_fifo_consume_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "soc_suart_rx_fifo_level0_0" BEL "soc_suart_rx_fifo_level0_1" BEL
        "soc_suart_rx_fifo_level0_2" BEL "soc_suart_rx_fifo_level0_3" BEL
        "soc_suart_rx_fifo_level0_4" BEL "soc_suart_rx_fifo_consume_0" BEL
        "soc_suart_rx_fifo_consume_1" BEL "soc_suart_rx_fifo_consume_2" BEL
        "soc_suart_rx_fifo_consume_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_23" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_count_1" BEL
        "soc_basesoc_sdram_twtrcon_count_0" BEL
        "soc_basesoc_sdram_twtrcon_count_1" BEL
        "soc_basesoc_sdram_twtrcon_count_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_23" BEL "vns_basesoc_count_1" BEL
        "vns_basesoc_count_0" BEL "vns_basesoc_count_2" BEL
        "vns_basesoc_count_3" BEL "vns_basesoc_count_6" BEL
        "vns_basesoc_count_4" BEL "vns_basesoc_count_5" BEL
        "vns_basesoc_count_9" BEL "vns_basesoc_count_7" BEL
        "vns_basesoc_count_8" BEL "vns_basesoc_count_12" BEL
        "vns_basesoc_count_10" BEL "vns_basesoc_count_11" BEL
        "vns_basesoc_count_13" BEL "vns_basesoc_count_14" BEL
        "vns_basesoc_count_17" BEL "vns_basesoc_count_15" BEL
        "vns_basesoc_count_16" BEL "vns_refresher_state_FSM_FFd2" BEL
        "vns_basesoc_count_18" BEL "vns_basesoc_count_19" BEL
        "vns_refresher_state_FSM_FFd1" BEL "vns_cache_state_FSM_FFd3" BEL
        "vns_bankmachine2_state_FSM_FFd3" BEL "vns_cache_state_FSM_FFd2" BEL
        "vns_cache_state_FSM_FFd1" BEL "vns_bankmachine0_state_FSM_FFd3" BEL
        "vns_bankmachine2_state_FSM_FFd2" BEL
        "vns_bankmachine2_state_FSM_FFd1" BEL
        "vns_bankmachine1_state_FSM_FFd3" BEL
        "vns_bankmachine0_state_FSM_FFd2" BEL
        "vns_bankmachine0_state_FSM_FFd1" BEL
        "vns_bankmachine5_state_FSM_FFd3" BEL
        "vns_bankmachine1_state_FSM_FFd2" BEL
        "vns_bankmachine1_state_FSM_FFd1" BEL
        "vns_bankmachine3_state_FSM_FFd3" BEL
        "vns_bankmachine5_state_FSM_FFd2" BEL
        "vns_bankmachine5_state_FSM_FFd1" BEL
        "vns_bankmachine4_state_FSM_FFd3" BEL
        "vns_bankmachine3_state_FSM_FFd2" BEL
        "vns_bankmachine3_state_FSM_FFd1" BEL
        "vns_bankmachine4_state_FSM_FFd2" BEL
        "vns_bankmachine4_state_FSM_FFd1" BEL
        "vns_bankmachine6_state_FSM_FFd1" BEL
        "vns_bankmachine6_state_FSM_FFd3" BEL
        "vns_bankmachine6_state_FSM_FFd2" BEL
        "vns_bankmachine7_state_FSM_FFd1" BEL
        "vns_bankmachine7_state_FSM_FFd3" BEL
        "vns_bankmachine7_state_FSM_FFd2" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd2" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd1" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL
        "picorv32/irq_state_FSM_FFd1" BEL "picorv32/irq_state_FSM_FFd2" BEL
        "picorv32/count_cycle_63" BEL "picorv32/count_cycle_62" BEL
        "picorv32/count_cycle_61" BEL "picorv32/count_cycle_60" BEL
        "picorv32/count_cycle_59" BEL "picorv32/count_cycle_58" BEL
        "picorv32/count_cycle_57" BEL "picorv32/count_cycle_56" BEL
        "picorv32/count_cycle_55" BEL "picorv32/count_cycle_54" BEL
        "picorv32/count_cycle_53" BEL "picorv32/count_cycle_52" BEL
        "picorv32/count_cycle_51" BEL "picorv32/count_cycle_50" BEL
        "picorv32/count_cycle_49" BEL "picorv32/count_cycle_48" BEL
        "picorv32/count_cycle_47" BEL "picorv32/count_cycle_46" BEL
        "picorv32/count_cycle_45" BEL "picorv32/count_cycle_44" BEL
        "picorv32/count_cycle_43" BEL "picorv32/count_cycle_42" BEL
        "picorv32/count_cycle_41" BEL "picorv32/count_cycle_40" BEL
        "picorv32/count_cycle_39" BEL "picorv32/count_cycle_38" BEL
        "picorv32/count_cycle_37" BEL "picorv32/count_cycle_36" BEL
        "picorv32/count_cycle_35" BEL "picorv32/count_cycle_34" BEL
        "picorv32/count_cycle_33" BEL "picorv32/count_cycle_32" BEL
        "picorv32/count_cycle_31" BEL "picorv32/count_cycle_30" BEL
        "picorv32/count_cycle_29" BEL "picorv32/count_cycle_28" BEL
        "picorv32/count_cycle_27" BEL "picorv32/count_cycle_26" BEL
        "picorv32/count_cycle_25" BEL "picorv32/count_cycle_24" BEL
        "picorv32/count_cycle_23" BEL "picorv32/count_cycle_22" BEL
        "picorv32/count_cycle_21" BEL "picorv32/count_cycle_20" BEL
        "picorv32/count_cycle_19" BEL "picorv32/count_cycle_18" BEL
        "picorv32/count_cycle_17" BEL "picorv32/count_cycle_16" BEL
        "picorv32/count_cycle_15" BEL "picorv32/count_cycle_14" BEL
        "picorv32/count_cycle_13" BEL "picorv32/count_cycle_12" BEL
        "picorv32/count_cycle_11" BEL "picorv32/count_cycle_10" BEL
        "picorv32/count_cycle_9" BEL "picorv32/count_cycle_8" BEL
        "picorv32/count_cycle_7" BEL "picorv32/count_cycle_6" BEL
        "picorv32/count_cycle_5" BEL "picorv32/count_cycle_4" BEL
        "picorv32/count_cycle_3" BEL "picorv32/count_cycle_2" BEL
        "picorv32/count_cycle_1" BEL "picorv32/count_cycle_0" BEL
        "picorv32/count_instr_63" BEL "picorv32/count_instr_62" BEL
        "picorv32/count_instr_61" BEL "picorv32/count_instr_60" BEL
        "picorv32/count_instr_59" BEL "picorv32/count_instr_58" BEL
        "picorv32/count_instr_57" BEL "picorv32/count_instr_56" BEL
        "picorv32/count_instr_55" BEL "picorv32/count_instr_54" BEL
        "picorv32/count_instr_53" BEL "picorv32/count_instr_52" BEL
        "picorv32/count_instr_51" BEL "picorv32/count_instr_50" BEL
        "picorv32/count_instr_49" BEL "picorv32/count_instr_48" BEL
        "picorv32/count_instr_47" BEL "picorv32/count_instr_46" BEL
        "picorv32/count_instr_45" BEL "picorv32/count_instr_44" BEL
        "picorv32/count_instr_43" BEL "picorv32/count_instr_42" BEL
        "picorv32/count_instr_41" BEL "picorv32/count_instr_40" BEL
        "picorv32/count_instr_39" BEL "picorv32/count_instr_38" BEL
        "picorv32/count_instr_37" BEL "picorv32/count_instr_36" BEL
        "picorv32/count_instr_35" BEL "picorv32/count_instr_34" BEL
        "picorv32/count_instr_33" BEL "picorv32/count_instr_32" BEL
        "picorv32/count_instr_31" BEL "picorv32/count_instr_30" BEL
        "picorv32/count_instr_29" BEL "picorv32/count_instr_28" BEL
        "picorv32/count_instr_27" BEL "picorv32/count_instr_26" BEL
        "picorv32/count_instr_25" BEL "picorv32/count_instr_24" BEL
        "picorv32/count_instr_23" BEL "picorv32/count_instr_22" BEL
        "picorv32/count_instr_21" BEL "picorv32/count_instr_20" BEL
        "picorv32/count_instr_19" BEL "picorv32/count_instr_18" BEL
        "picorv32/count_instr_17" BEL "picorv32/count_instr_16" BEL
        "picorv32/count_instr_15" BEL "picorv32/count_instr_14" BEL
        "picorv32/count_instr_13" BEL "picorv32/count_instr_12" BEL
        "picorv32/count_instr_11" BEL "picorv32/count_instr_10" BEL
        "picorv32/count_instr_9" BEL "picorv32/count_instr_8" BEL
        "picorv32/count_instr_7" BEL "picorv32/count_instr_6" BEL
        "picorv32/count_instr_5" BEL "picorv32/count_instr_4" BEL
        "picorv32/count_instr_3" BEL "picorv32/count_instr_2" BEL
        "picorv32/count_instr_1" BEL "picorv32/count_instr_0" BEL
        "picorv32/pcpi_timeout_counter_3" BEL
        "picorv32/pcpi_timeout_counter_2" BEL
        "picorv32/pcpi_timeout_counter_1" BEL
        "picorv32/pcpi_timeout_counter_0" BEL "picorv32/cpu_state_FSM_FFd2"
        BEL "picorv32/cpu_state_FSM_FFd3" BEL "picorv32/cpu_state_FSM_FFd1"
        BEL "picorv32/cpu_state_FSM_FFd5" BEL "picorv32/cpu_state_FSM_FFd6"
        BEL "picorv32/cpu_state_FSM_FFd4" BEL "picorv32/cpu_state_FSM_FFd7"
        BEL "picorv32/mem_state_1" BEL "picorv32/mem_state_0" BEL
        "picorv32/mem_addr_31" BEL "picorv32/mem_addr_30" BEL
        "picorv32/mem_addr_29" BEL "picorv32/mem_addr_28" BEL
        "picorv32/mem_addr_27" BEL "picorv32/mem_addr_26" BEL
        "picorv32/mem_addr_25" BEL "picorv32/mem_addr_24" BEL
        "picorv32/mem_addr_23" BEL "picorv32/mem_addr_22" BEL
        "picorv32/mem_addr_21" BEL "picorv32/mem_addr_20" BEL
        "picorv32/mem_addr_19" BEL "picorv32/mem_addr_18" BEL
        "picorv32/mem_addr_17" BEL "picorv32/mem_addr_16" BEL
        "picorv32/mem_addr_15" BEL "picorv32/mem_addr_14" BEL
        "picorv32/mem_addr_13" BEL "picorv32/mem_addr_12" BEL
        "picorv32/mem_addr_11" BEL "picorv32/mem_addr_10" BEL
        "picorv32/mem_addr_9" BEL "picorv32/mem_addr_8" BEL
        "picorv32/mem_addr_7" BEL "picorv32/mem_addr_6" BEL
        "picorv32/mem_addr_5" BEL "picorv32/mem_addr_4" BEL
        "picorv32/mem_addr_3" BEL "picorv32/mem_addr_2" BEL
        "picorv32/reg_next_pc_31" BEL "picorv32/reg_next_pc_30" BEL
        "picorv32/reg_next_pc_29" BEL "picorv32/reg_next_pc_28" BEL
        "picorv32/reg_next_pc_27" BEL "picorv32/reg_next_pc_26" BEL
        "picorv32/reg_next_pc_25" BEL "picorv32/reg_next_pc_24" BEL
        "picorv32/reg_next_pc_23" BEL "picorv32/reg_next_pc_22" BEL
        "picorv32/reg_next_pc_21" BEL "picorv32/reg_next_pc_20" BEL
        "picorv32/reg_next_pc_19" BEL "picorv32/reg_next_pc_18" BEL
        "picorv32/reg_next_pc_17" BEL "picorv32/reg_next_pc_16" BEL
        "picorv32/reg_next_pc_15" BEL "picorv32/reg_next_pc_14" BEL
        "picorv32/reg_next_pc_13" BEL "picorv32/reg_next_pc_12" BEL
        "picorv32/reg_next_pc_11" BEL "picorv32/reg_next_pc_10" BEL
        "picorv32/reg_next_pc_9" BEL "picorv32/reg_next_pc_8" BEL
        "picorv32/reg_next_pc_7" BEL "picorv32/reg_next_pc_6" BEL
        "picorv32/reg_next_pc_5" BEL "picorv32/reg_next_pc_4" BEL
        "picorv32/reg_next_pc_3" BEL "picorv32/reg_next_pc_2" BEL
        "picorv32/reg_next_pc_1" BEL "picorv32/irq_pending_2" BEL
        "picorv32/irq_pending_1" BEL "picorv32/irq_pending_0" BEL
        "picorv32/timer_31" BEL "picorv32/timer_30" BEL "picorv32/timer_29"
        BEL "picorv32/timer_28" BEL "picorv32/timer_27" BEL
        "picorv32/timer_26" BEL "picorv32/timer_25" BEL "picorv32/timer_24"
        BEL "picorv32/timer_23" BEL "picorv32/timer_22" BEL
        "picorv32/timer_21" BEL "picorv32/timer_20" BEL "picorv32/timer_19"
        BEL "picorv32/timer_18" BEL "picorv32/timer_17" BEL
        "picorv32/timer_16" BEL "picorv32/timer_15" BEL "picorv32/timer_14"
        BEL "picorv32/timer_13" BEL "picorv32/timer_12" BEL
        "picorv32/timer_11" BEL "picorv32/timer_10" BEL "picorv32/timer_9" BEL
        "picorv32/timer_8" BEL "picorv32/timer_7" BEL "picorv32/timer_6" BEL
        "picorv32/timer_5" BEL "picorv32/timer_4" BEL "picorv32/timer_3" BEL
        "picorv32/timer_2" BEL "picorv32/timer_1" BEL "picorv32/timer_0" BEL
        "picorv32/do_waitirq" BEL "picorv32/reg_pc_31" BEL
        "picorv32/reg_pc_30" BEL "picorv32/reg_pc_29" BEL "picorv32/reg_pc_28"
        BEL "picorv32/reg_pc_27" BEL "picorv32/reg_pc_26" BEL
        "picorv32/reg_pc_25" BEL "picorv32/reg_pc_24" BEL "picorv32/reg_pc_23"
        BEL "picorv32/reg_pc_22" BEL "picorv32/reg_pc_21" BEL
        "picorv32/reg_pc_20" BEL "picorv32/reg_pc_19" BEL "picorv32/reg_pc_18"
        BEL "picorv32/reg_pc_17" BEL "picorv32/reg_pc_16" BEL
        "picorv32/reg_pc_15" BEL "picorv32/reg_pc_14" BEL "picorv32/reg_pc_13"
        BEL "picorv32/reg_pc_12" BEL "picorv32/reg_pc_11" BEL
        "picorv32/reg_pc_10" BEL "picorv32/reg_pc_9" BEL "picorv32/reg_pc_8"
        BEL "picorv32/reg_pc_7" BEL "picorv32/reg_pc_6" BEL
        "picorv32/reg_pc_5" BEL "picorv32/reg_pc_4" BEL "picorv32/reg_pc_3"
        BEL "picorv32/reg_pc_2" BEL "picorv32/reg_pc_1" BEL "picorv32/trap"
        BEL "picorv32/irq_mask_31" BEL "picorv32/irq_mask_30" BEL
        "picorv32/irq_mask_29" BEL "picorv32/irq_mask_28" BEL
        "picorv32/irq_mask_27" BEL "picorv32/irq_mask_26" BEL
        "picorv32/irq_mask_25" BEL "picorv32/irq_mask_24" BEL
        "picorv32/irq_mask_23" BEL "picorv32/irq_mask_22" BEL
        "picorv32/irq_mask_21" BEL "picorv32/irq_mask_20" BEL
        "picorv32/irq_mask_19" BEL "picorv32/irq_mask_18" BEL
        "picorv32/irq_mask_17" BEL "picorv32/irq_mask_16" BEL
        "picorv32/irq_mask_15" BEL "picorv32/irq_mask_14" BEL
        "picorv32/irq_mask_13" BEL "picorv32/irq_mask_12" BEL
        "picorv32/irq_mask_11" BEL "picorv32/irq_mask_10" BEL
        "picorv32/irq_mask_9" BEL "picorv32/irq_mask_8" BEL
        "picorv32/irq_mask_7" BEL "picorv32/irq_mask_6" BEL
        "picorv32/irq_mask_5" BEL "picorv32/irq_mask_4" BEL
        "picorv32/irq_mask_3" BEL "picorv32/irq_mask_2" BEL
        "picorv32/irq_mask_1" BEL "picorv32/irq_mask_0" BEL
        "picorv32/decoded_rs1_5" BEL "picorv32/decoded_rs1_4" BEL
        "picorv32/decoded_rs1_3" BEL "picorv32/decoded_rs1_2" BEL
        "picorv32/decoded_rs1_1" BEL "picorv32/decoded_rs1_0" BEL
        "picorv32/decoded_rd_4" BEL "picorv32/decoded_rd_3" BEL
        "picorv32/decoded_rd_2" BEL "picorv32/decoded_rd_1" BEL
        "picorv32/decoded_rd_0" BEL "picorv32/decoded_imm_uj_20" BEL
        "picorv32/decoded_imm_uj_19" BEL "picorv32/decoded_imm_uj_18" BEL
        "picorv32/decoded_imm_uj_17" BEL "picorv32/decoded_imm_uj_16" BEL
        "picorv32/decoded_imm_uj_15" BEL "picorv32/decoded_imm_uj_14" BEL
        "picorv32/decoded_imm_uj_13" BEL "picorv32/decoded_imm_uj_12" BEL
        "picorv32/decoded_imm_uj_11" BEL "picorv32/decoded_imm_uj_10" BEL
        "picorv32/decoded_imm_uj_9" BEL "picorv32/decoded_imm_uj_8" BEL
        "picorv32/decoded_imm_uj_7" BEL "picorv32/decoded_imm_uj_6" BEL
        "picorv32/decoded_imm_uj_5" BEL "picorv32/decoded_imm_uj_4" BEL
        "picorv32/decoded_imm_uj_3" BEL "picorv32/decoded_imm_uj_2" BEL
        "picorv32/decoded_imm_uj_1" BEL "picorv32/mem_wdata_31" BEL
        "picorv32/mem_wdata_30" BEL "picorv32/mem_wdata_29" BEL
        "picorv32/mem_wdata_28" BEL "picorv32/mem_wdata_27" BEL
        "picorv32/mem_wdata_26" BEL "picorv32/mem_wdata_25" BEL
        "picorv32/mem_wdata_24" BEL "picorv32/mem_wdata_23" BEL
        "picorv32/mem_wdata_22" BEL "picorv32/mem_wdata_21" BEL
        "picorv32/mem_wdata_20" BEL "picorv32/mem_wdata_19" BEL
        "picorv32/mem_wdata_18" BEL "picorv32/mem_wdata_17" BEL
        "picorv32/mem_wdata_16" BEL "picorv32/mem_wdata_15" BEL
        "picorv32/mem_wdata_14" BEL "picorv32/mem_wdata_13" BEL
        "picorv32/mem_wdata_12" BEL "picorv32/mem_wdata_11" BEL
        "picorv32/mem_wdata_10" BEL "picorv32/mem_wdata_9" BEL
        "picorv32/mem_wdata_8" BEL "picorv32/mem_wdata_7" BEL
        "picorv32/mem_wdata_6" BEL "picorv32/mem_wdata_5" BEL
        "picorv32/mem_wdata_4" BEL "picorv32/mem_wdata_3" BEL
        "picorv32/mem_wdata_2" BEL "picorv32/mem_wdata_1" BEL
        "picorv32/mem_wdata_0" BEL "picorv32/decoder_pseudo_trigger" BEL
        "picorv32/irq_delay" BEL "picorv32/pcpi_insn_31" BEL
        "picorv32/pcpi_insn_30" BEL "picorv32/pcpi_insn_29" BEL
        "picorv32/pcpi_insn_28" BEL "picorv32/pcpi_insn_27" BEL
        "picorv32/pcpi_insn_26" BEL "picorv32/pcpi_insn_25" BEL
        "picorv32/pcpi_insn_14" BEL "picorv32/pcpi_insn_13" BEL
        "picorv32/pcpi_insn_12" BEL "picorv32/pcpi_insn_6" BEL
        "picorv32/pcpi_insn_5" BEL "picorv32/pcpi_insn_4" BEL
        "picorv32/pcpi_insn_3" BEL "picorv32/pcpi_insn_2" BEL
        "picorv32/pcpi_insn_1" BEL "picorv32/pcpi_insn_0" BEL
        "picorv32/is_compare" BEL "picorv32/decoder_trigger" BEL
        "picorv32/reg_op1_31" BEL "picorv32/reg_op1_30" BEL
        "picorv32/reg_op1_29" BEL "picorv32/reg_op1_28" BEL
        "picorv32/reg_op1_27" BEL "picorv32/reg_op1_26" BEL
        "picorv32/reg_op1_25" BEL "picorv32/reg_op1_24" BEL
        "picorv32/reg_op1_23" BEL "picorv32/reg_op1_22" BEL
        "picorv32/reg_op1_21" BEL "picorv32/reg_op1_20" BEL
        "picorv32/reg_op1_19" BEL "picorv32/reg_op1_18" BEL
        "picorv32/reg_op1_17" BEL "picorv32/reg_op1_16" BEL
        "picorv32/reg_op1_15" BEL "picorv32/reg_op1_14" BEL
        "picorv32/reg_op1_13" BEL "picorv32/reg_op1_12" BEL
        "picorv32/reg_op1_11" BEL "picorv32/reg_op1_10" BEL
        "picorv32/reg_op1_9" BEL "picorv32/reg_op1_8" BEL "picorv32/reg_op1_7"
        BEL "picorv32/reg_op1_6" BEL "picorv32/reg_op1_5" BEL
        "picorv32/reg_op1_4" BEL "picorv32/reg_op1_3" BEL "picorv32/reg_op1_2"
        BEL "picorv32/reg_op1_1" BEL "picorv32/reg_op1_0" BEL
        "picorv32/reg_op2_31" BEL "picorv32/reg_op2_30" BEL
        "picorv32/reg_op2_29" BEL "picorv32/reg_op2_28" BEL
        "picorv32/reg_op2_27" BEL "picorv32/reg_op2_26" BEL
        "picorv32/reg_op2_25" BEL "picorv32/reg_op2_24" BEL
        "picorv32/reg_op2_23" BEL "picorv32/reg_op2_22" BEL
        "picorv32/reg_op2_21" BEL "picorv32/reg_op2_20" BEL
        "picorv32/reg_op2_19" BEL "picorv32/reg_op2_18" BEL
        "picorv32/reg_op2_17" BEL "picorv32/reg_op2_16" BEL
        "picorv32/reg_op2_15" BEL "picorv32/reg_op2_14" BEL
        "picorv32/reg_op2_13" BEL "picorv32/reg_op2_12" BEL
        "picorv32/reg_op2_11" BEL "picorv32/reg_op2_10" BEL
        "picorv32/reg_op2_9" BEL "picorv32/reg_op2_8" BEL "picorv32/reg_op2_7"
        BEL "picorv32/reg_op2_6" BEL "picorv32/reg_op2_5" BEL
        "picorv32/reg_op2_4" BEL "picorv32/reg_op2_3" BEL "picorv32/reg_op2_2"
        BEL "picorv32/reg_op2_1" BEL "picorv32/reg_op2_0" BEL
        "picorv32/instr_lbu" BEL "picorv32/instr_lhu" BEL "picorv32/instr_lw"
        BEL "picorv32/instr_sltiu" BEL "picorv32/instr_bltu" BEL
        "picorv32/instr_sltu" BEL "picorv32/instr_jalr" BEL
        "picorv32/is_lb_lh_lw_lbu_lhu" BEL "picorv32/is_alu_reg_imm" BEL
        "picorv32/instr_slti" BEL "picorv32/instr_blt" BEL
        "picorv32/instr_slt" BEL "picorv32/instr_lui" BEL
        "picorv32/instr_auipc" BEL "picorv32/instr_jal" BEL
        "picorv32/instr_rdcycle" BEL "picorv32/instr_rdcycleh" BEL
        "picorv32/instr_rdinstr" BEL "picorv32/instr_rdinstrh" BEL
        "picorv32/instr_and" BEL "picorv32/instr_or" BEL "picorv32/instr_sra"
        BEL "picorv32/instr_srl" BEL "picorv32/instr_xor" BEL
        "picorv32/instr_sub" BEL "picorv32/instr_add" BEL "picorv32/instr_sll"
        BEL "picorv32/instr_andi" BEL "picorv32/instr_ori" BEL
        "picorv32/instr_xori" BEL "picorv32/instr_addi" BEL
        "picorv32/instr_bge" BEL "picorv32/instr_bne" BEL
        "picorv32/instr_bgeu" BEL "picorv32/instr_beq" BEL
        "picorv32/mem_wstrb_3" BEL "picorv32/mem_wstrb_2" BEL
        "picorv32/mem_wstrb_1" BEL "picorv32/mem_wstrb_0" BEL
        "picorv32/latched_rd_5" BEL "picorv32/latched_rd_4" BEL
        "picorv32/latched_rd_3" BEL "picorv32/latched_rd_2" BEL
        "picorv32/latched_rd_1" BEL "picorv32/latched_rd_0" BEL
        "picorv32/mem_wordsize_1" BEL "picorv32/mem_wordsize_0" BEL
        "picorv32/decoded_imm_31" BEL "picorv32/decoded_imm_30" BEL
        "picorv32/decoded_imm_29" BEL "picorv32/decoded_imm_28" BEL
        "picorv32/decoded_imm_27" BEL "picorv32/decoded_imm_26" BEL
        "picorv32/decoded_imm_25" BEL "picorv32/decoded_imm_24" BEL
        "picorv32/decoded_imm_23" BEL "picorv32/decoded_imm_22" BEL
        "picorv32/decoded_imm_21" BEL "picorv32/decoded_imm_20" BEL
        "picorv32/decoded_imm_19" BEL "picorv32/decoded_imm_18" BEL
        "picorv32/decoded_imm_17" BEL "picorv32/decoded_imm_16" BEL
        "picorv32/decoded_imm_15" BEL "picorv32/decoded_imm_14" BEL
        "picorv32/decoded_imm_13" BEL "picorv32/decoded_imm_12" BEL
        "picorv32/decoded_imm_11" BEL "picorv32/decoded_imm_10" BEL
        "picorv32/decoded_imm_9" BEL "picorv32/decoded_imm_8" BEL
        "picorv32/decoded_imm_7" BEL "picorv32/decoded_imm_6" BEL
        "picorv32/decoded_imm_5" BEL "picorv32/decoded_imm_4" BEL
        "picorv32/decoded_imm_3" BEL "picorv32/decoded_imm_2" BEL
        "picorv32/decoded_imm_1" BEL "picorv32/decoded_imm_0" BEL
        "picorv32/is_sll_srl_sra" BEL "picorv32/is_slli_srli_srai" BEL
        "picorv32/instr_timer" BEL
        "picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi" BEL
        "picorv32/instr_maskirq" BEL "picorv32/instr_setq" BEL
        "picorv32/instr_getq" BEL "picorv32/instr_ecall_ebreak" BEL
        "picorv32/instr_srli" BEL "picorv32/instr_slli" BEL
        "picorv32/instr_srai" BEL "picorv32/instr_sw" BEL "picorv32/instr_sh"
        BEL "picorv32/instr_sb" BEL "picorv32/instr_lh" BEL
        "picorv32/instr_lb" BEL "picorv32/is_alu_reg_reg" BEL
        "picorv32/is_sb_sh_sw" BEL "picorv32/instr_waitirq" BEL
        "picorv32/instr_retirq" BEL "picorv32/latched_is_lb" BEL
        "picorv32/latched_is_lh" BEL "picorv32/irq_active" BEL
        "picorv32/latched_is_lu" BEL "picorv32/latched_branch" BEL
        "picorv32/latched_stalu" BEL "picorv32/latched_store" BEL
        "picorv32/pcpi_timeout" BEL "picorv32/alu_out_q_31" BEL
        "picorv32/alu_out_q_30" BEL "picorv32/alu_out_q_29" BEL
        "picorv32/alu_out_q_28" BEL "picorv32/alu_out_q_27" BEL
        "picorv32/alu_out_q_26" BEL "picorv32/alu_out_q_25" BEL
        "picorv32/alu_out_q_24" BEL "picorv32/alu_out_q_23" BEL
        "picorv32/alu_out_q_22" BEL "picorv32/alu_out_q_21" BEL
        "picorv32/alu_out_q_20" BEL "picorv32/alu_out_q_19" BEL
        "picorv32/alu_out_q_18" BEL "picorv32/alu_out_q_17" BEL
        "picorv32/alu_out_q_16" BEL "picorv32/alu_out_q_15" BEL
        "picorv32/alu_out_q_14" BEL "picorv32/alu_out_q_13" BEL
        "picorv32/alu_out_q_12" BEL "picorv32/alu_out_q_11" BEL
        "picorv32/alu_out_q_10" BEL "picorv32/alu_out_q_9" BEL
        "picorv32/alu_out_q_8" BEL "picorv32/alu_out_q_7" BEL
        "picorv32/alu_out_q_6" BEL "picorv32/alu_out_q_5" BEL
        "picorv32/alu_out_q_4" BEL "picorv32/alu_out_q_3" BEL
        "picorv32/alu_out_q_2" BEL "picorv32/alu_out_q_1" BEL
        "picorv32/alu_out_q_0" BEL "picorv32/reg_out_31" BEL
        "picorv32/reg_out_30" BEL "picorv32/reg_out_29" BEL
        "picorv32/reg_out_28" BEL "picorv32/reg_out_27" BEL
        "picorv32/reg_out_26" BEL "picorv32/reg_out_25" BEL
        "picorv32/reg_out_24" BEL "picorv32/reg_out_23" BEL
        "picorv32/reg_out_22" BEL "picorv32/reg_out_21" BEL
        "picorv32/reg_out_20" BEL "picorv32/reg_out_19" BEL
        "picorv32/reg_out_18" BEL "picorv32/reg_out_17" BEL
        "picorv32/reg_out_16" BEL "picorv32/reg_out_15" BEL
        "picorv32/reg_out_14" BEL "picorv32/reg_out_13" BEL
        "picorv32/reg_out_12" BEL "picorv32/reg_out_11" BEL
        "picorv32/reg_out_10" BEL "picorv32/reg_out_9" BEL
        "picorv32/reg_out_8" BEL "picorv32/reg_out_7" BEL "picorv32/reg_out_6"
        BEL "picorv32/reg_out_5" BEL "picorv32/reg_out_4" BEL
        "picorv32/reg_out_3" BEL "picorv32/reg_out_2" BEL "picorv32/reg_out_1"
        BEL "picorv32/reg_out_0" BEL "picorv32/reg_sh_4" BEL
        "picorv32/reg_sh_3" BEL "picorv32/reg_sh_2" BEL "picorv32/reg_sh_1"
        BEL "picorv32/reg_sh_0" BEL "picorv32/is_lbu_lhu_lw" BEL
        "picorv32/is_sltiu_bltu_sltu" BEL "picorv32/is_lui_auipc_jal" BEL
        "picorv32/mem_rdata_q_31" BEL "picorv32/mem_rdata_q_30" BEL
        "picorv32/mem_rdata_q_29" BEL "picorv32/mem_rdata_q_28" BEL
        "picorv32/mem_rdata_q_27" BEL "picorv32/mem_rdata_q_26" BEL
        "picorv32/mem_rdata_q_25" BEL "picorv32/mem_rdata_q_24" BEL
        "picorv32/mem_rdata_q_23" BEL "picorv32/mem_rdata_q_22" BEL
        "picorv32/mem_rdata_q_21" BEL "picorv32/mem_rdata_q_20" BEL
        "picorv32/mem_rdata_q_19" BEL "picorv32/mem_rdata_q_18" BEL
        "picorv32/mem_rdata_q_17" BEL "picorv32/mem_rdata_q_16" BEL
        "picorv32/mem_rdata_q_15" BEL "picorv32/mem_rdata_q_14" BEL
        "picorv32/mem_rdata_q_13" BEL "picorv32/mem_rdata_q_12" BEL
        "picorv32/mem_rdata_q_11" BEL "picorv32/mem_rdata_q_10" BEL
        "picorv32/mem_rdata_q_9" BEL "picorv32/mem_rdata_q_8" BEL
        "picorv32/mem_rdata_q_7" BEL "picorv32/mem_rdata_q_6" BEL
        "picorv32/mem_rdata_q_5" BEL "picorv32/mem_rdata_q_4" BEL
        "picorv32/mem_rdata_q_3" BEL "picorv32/mem_rdata_q_2" BEL
        "picorv32/mem_rdata_q_1" BEL "picorv32/mem_rdata_q_0" BEL
        "picorv32/is_slti_blt_slt" BEL "picorv32/pcpi_mul/mul_counter_6" BEL
        "picorv32/pcpi_mul/mul_counter_5" BEL
        "picorv32/pcpi_mul/mul_counter_4" BEL
        "picorv32/pcpi_mul/mul_counter_3" BEL
        "picorv32/pcpi_mul/mul_counter_2" BEL
        "picorv32/pcpi_mul/mul_counter_1" BEL
        "picorv32/pcpi_mul/mul_counter_0" BEL "picorv32/pcpi_mul/pcpi_rd_31"
        BEL "picorv32/pcpi_mul/pcpi_rd_30" BEL "picorv32/pcpi_mul/pcpi_rd_29"
        BEL "picorv32/pcpi_mul/pcpi_rd_28" BEL "picorv32/pcpi_mul/pcpi_rd_27"
        BEL "picorv32/pcpi_mul/pcpi_rd_26" BEL "picorv32/pcpi_mul/pcpi_rd_25"
        BEL "picorv32/pcpi_mul/pcpi_rd_24" BEL "picorv32/pcpi_mul/pcpi_rd_23"
        BEL "picorv32/pcpi_mul/pcpi_rd_22" BEL "picorv32/pcpi_mul/pcpi_rd_21"
        BEL "picorv32/pcpi_mul/pcpi_rd_20" BEL "picorv32/pcpi_mul/pcpi_rd_19"
        BEL "picorv32/pcpi_mul/pcpi_rd_18" BEL "picorv32/pcpi_mul/pcpi_rd_17"
        BEL "picorv32/pcpi_mul/pcpi_rd_16" BEL "picorv32/pcpi_mul/pcpi_rd_15"
        BEL "picorv32/pcpi_mul/pcpi_rd_14" BEL "picorv32/pcpi_mul/pcpi_rd_13"
        BEL "picorv32/pcpi_mul/pcpi_rd_12" BEL "picorv32/pcpi_mul/pcpi_rd_11"
        BEL "picorv32/pcpi_mul/pcpi_rd_10" BEL "picorv32/pcpi_mul/pcpi_rd_9"
        BEL "picorv32/pcpi_mul/pcpi_rd_8" BEL "picorv32/pcpi_mul/pcpi_rd_7"
        BEL "picorv32/pcpi_mul/pcpi_rd_6" BEL "picorv32/pcpi_mul/pcpi_rd_5"
        BEL "picorv32/pcpi_mul/pcpi_rd_4" BEL "picorv32/pcpi_mul/pcpi_rd_3"
        BEL "picorv32/pcpi_mul/pcpi_rd_2" BEL "picorv32/pcpi_mul/pcpi_rd_1"
        BEL "picorv32/pcpi_mul/pcpi_rd_0" BEL "picorv32/pcpi_mul/rd_63" BEL
        "picorv32/pcpi_mul/rd_62" BEL "picorv32/pcpi_mul/rd_61" BEL
        "picorv32/pcpi_mul/rd_60" BEL "picorv32/pcpi_mul/rd_59" BEL
        "picorv32/pcpi_mul/rd_58" BEL "picorv32/pcpi_mul/rd_57" BEL
        "picorv32/pcpi_mul/rd_56" BEL "picorv32/pcpi_mul/rd_55" BEL
        "picorv32/pcpi_mul/rd_54" BEL "picorv32/pcpi_mul/rd_53" BEL
        "picorv32/pcpi_mul/rd_52" BEL "picorv32/pcpi_mul/rd_51" BEL
        "picorv32/pcpi_mul/rd_50" BEL "picorv32/pcpi_mul/rd_49" BEL
        "picorv32/pcpi_mul/rd_48" BEL "picorv32/pcpi_mul/rd_47" BEL
        "picorv32/pcpi_mul/rd_46" BEL "picorv32/pcpi_mul/rd_45" BEL
        "picorv32/pcpi_mul/rd_44" BEL "picorv32/pcpi_mul/rd_43" BEL
        "picorv32/pcpi_mul/rd_42" BEL "picorv32/pcpi_mul/rd_41" BEL
        "picorv32/pcpi_mul/rd_40" BEL "picorv32/pcpi_mul/rd_39" BEL
        "picorv32/pcpi_mul/rd_38" BEL "picorv32/pcpi_mul/rd_37" BEL
        "picorv32/pcpi_mul/rd_36" BEL "picorv32/pcpi_mul/rd_35" BEL
        "picorv32/pcpi_mul/rd_34" BEL "picorv32/pcpi_mul/rd_33" BEL
        "picorv32/pcpi_mul/rd_32" BEL "picorv32/pcpi_mul/rd_31" BEL
        "picorv32/pcpi_mul/rd_30" BEL "picorv32/pcpi_mul/rd_29" BEL
        "picorv32/pcpi_mul/rd_28" BEL "picorv32/pcpi_mul/rd_27" BEL
        "picorv32/pcpi_mul/rd_26" BEL "picorv32/pcpi_mul/rd_25" BEL
        "picorv32/pcpi_mul/rd_24" BEL "picorv32/pcpi_mul/rd_23" BEL
        "picorv32/pcpi_mul/rd_22" BEL "picorv32/pcpi_mul/rd_21" BEL
        "picorv32/pcpi_mul/rd_20" BEL "picorv32/pcpi_mul/rd_19" BEL
        "picorv32/pcpi_mul/rd_18" BEL "picorv32/pcpi_mul/rd_17" BEL
        "picorv32/pcpi_mul/rd_16" BEL "picorv32/pcpi_mul/rd_15" BEL
        "picorv32/pcpi_mul/rd_14" BEL "picorv32/pcpi_mul/rd_13" BEL
        "picorv32/pcpi_mul/rd_12" BEL "picorv32/pcpi_mul/rd_11" BEL
        "picorv32/pcpi_mul/rd_10" BEL "picorv32/pcpi_mul/rd_9" BEL
        "picorv32/pcpi_mul/rd_8" BEL "picorv32/pcpi_mul/rd_7" BEL
        "picorv32/pcpi_mul/rd_6" BEL "picorv32/pcpi_mul/rd_5" BEL
        "picorv32/pcpi_mul/rd_4" BEL "picorv32/pcpi_mul/rd_3" BEL
        "picorv32/pcpi_mul/rd_2" BEL "picorv32/pcpi_mul/rd_1" BEL
        "picorv32/pcpi_mul/rd_0" BEL "picorv32/pcpi_mul/rdx_60" BEL
        "picorv32/pcpi_mul/rdx_56" BEL "picorv32/pcpi_mul/rdx_52" BEL
        "picorv32/pcpi_mul/rdx_48" BEL "picorv32/pcpi_mul/rdx_44" BEL
        "picorv32/pcpi_mul/rdx_40" BEL "picorv32/pcpi_mul/rdx_36" BEL
        "picorv32/pcpi_mul/rdx_32" BEL "picorv32/pcpi_mul/rdx_28" BEL
        "picorv32/pcpi_mul/rdx_24" BEL "picorv32/pcpi_mul/rdx_20" BEL
        "picorv32/pcpi_mul/rdx_16" BEL "picorv32/pcpi_mul/rdx_12" BEL
        "picorv32/pcpi_mul/rdx_8" BEL "picorv32/pcpi_mul/rdx_4" BEL
        "picorv32/pcpi_mul/mul_finish" BEL "picorv32/pcpi_mul/rs2_63" BEL
        "picorv32/pcpi_mul/rs2_62" BEL "picorv32/pcpi_mul/rs2_61" BEL
        "picorv32/pcpi_mul/rs2_60" BEL "picorv32/pcpi_mul/rs2_59" BEL
        "picorv32/pcpi_mul/rs2_58" BEL "picorv32/pcpi_mul/rs2_57" BEL
        "picorv32/pcpi_mul/rs2_56" BEL "picorv32/pcpi_mul/rs2_55" BEL
        "picorv32/pcpi_mul/rs2_54" BEL "picorv32/pcpi_mul/rs2_53" BEL
        "picorv32/pcpi_mul/rs2_52" BEL "picorv32/pcpi_mul/rs2_51" BEL
        "picorv32/pcpi_mul/rs2_50" BEL "picorv32/pcpi_mul/rs2_49" BEL
        "picorv32/pcpi_mul/rs2_48" BEL "picorv32/pcpi_mul/rs2_47" BEL
        "picorv32/pcpi_mul/rs2_46" BEL "picorv32/pcpi_mul/rs2_45" BEL
        "picorv32/pcpi_mul/rs2_44" BEL "picorv32/pcpi_mul/rs2_43" BEL
        "picorv32/pcpi_mul/rs2_42" BEL "picorv32/pcpi_mul/rs2_41" BEL
        "picorv32/pcpi_mul/rs2_40" BEL "picorv32/pcpi_mul/rs2_39" BEL
        "picorv32/pcpi_mul/rs2_38" BEL "picorv32/pcpi_mul/rs2_37" BEL
        "picorv32/pcpi_mul/rs2_36" BEL "picorv32/pcpi_mul/rs2_35" BEL
        "picorv32/pcpi_mul/rs2_34" BEL "picorv32/pcpi_mul/rs2_33" BEL
        "picorv32/pcpi_mul/rs2_32" BEL "picorv32/pcpi_mul/rs2_31" BEL
        "picorv32/pcpi_mul/rs2_30" BEL "picorv32/pcpi_mul/rs2_29" BEL
        "picorv32/pcpi_mul/rs2_28" BEL "picorv32/pcpi_mul/rs2_27" BEL
        "picorv32/pcpi_mul/rs2_26" BEL "picorv32/pcpi_mul/rs2_25" BEL
        "picorv32/pcpi_mul/rs2_24" BEL "picorv32/pcpi_mul/rs2_23" BEL
        "picorv32/pcpi_mul/rs2_22" BEL "picorv32/pcpi_mul/rs2_21" BEL
        "picorv32/pcpi_mul/rs2_20" BEL "picorv32/pcpi_mul/rs2_19" BEL
        "picorv32/pcpi_mul/rs2_18" BEL "picorv32/pcpi_mul/rs2_17" BEL
        "picorv32/pcpi_mul/rs2_16" BEL "picorv32/pcpi_mul/rs2_15" BEL
        "picorv32/pcpi_mul/rs2_14" BEL "picorv32/pcpi_mul/rs2_13" BEL
        "picorv32/pcpi_mul/rs2_12" BEL "picorv32/pcpi_mul/rs2_11" BEL
        "picorv32/pcpi_mul/rs2_10" BEL "picorv32/pcpi_mul/rs2_9" BEL
        "picorv32/pcpi_mul/rs2_8" BEL "picorv32/pcpi_mul/rs2_7" BEL
        "picorv32/pcpi_mul/rs2_6" BEL "picorv32/pcpi_mul/rs2_5" BEL
        "picorv32/pcpi_mul/rs2_4" BEL "picorv32/pcpi_mul/rs2_3" BEL
        "picorv32/pcpi_mul/rs2_2" BEL "picorv32/pcpi_mul/rs2_1" BEL
        "picorv32/pcpi_mul/rs2_0" BEL "picorv32/pcpi_mul/rs1_63" BEL
        "picorv32/pcpi_mul/rs1_62" BEL "picorv32/pcpi_mul/rs1_61" BEL
        "picorv32/pcpi_mul/rs1_60" BEL "picorv32/pcpi_mul/rs1_59" BEL
        "picorv32/pcpi_mul/rs1_58" BEL "picorv32/pcpi_mul/rs1_57" BEL
        "picorv32/pcpi_mul/rs1_56" BEL "picorv32/pcpi_mul/rs1_55" BEL
        "picorv32/pcpi_mul/rs1_54" BEL "picorv32/pcpi_mul/rs1_53" BEL
        "picorv32/pcpi_mul/rs1_52" BEL "picorv32/pcpi_mul/rs1_51" BEL
        "picorv32/pcpi_mul/rs1_50" BEL "picorv32/pcpi_mul/rs1_49" BEL
        "picorv32/pcpi_mul/rs1_48" BEL "picorv32/pcpi_mul/rs1_47" BEL
        "picorv32/pcpi_mul/rs1_46" BEL "picorv32/pcpi_mul/rs1_45" BEL
        "picorv32/pcpi_mul/rs1_44" BEL "picorv32/pcpi_mul/rs1_43" BEL
        "picorv32/pcpi_mul/rs1_42" BEL "picorv32/pcpi_mul/rs1_41" BEL
        "picorv32/pcpi_mul/rs1_40" BEL "picorv32/pcpi_mul/rs1_39" BEL
        "picorv32/pcpi_mul/rs1_38" BEL "picorv32/pcpi_mul/rs1_37" BEL
        "picorv32/pcpi_mul/rs1_36" BEL "picorv32/pcpi_mul/rs1_35" BEL
        "picorv32/pcpi_mul/rs1_34" BEL "picorv32/pcpi_mul/rs1_33" BEL
        "picorv32/pcpi_mul/rs1_32" BEL "picorv32/pcpi_mul/rs1_31" BEL
        "picorv32/pcpi_mul/rs1_30" BEL "picorv32/pcpi_mul/rs1_29" BEL
        "picorv32/pcpi_mul/rs1_28" BEL "picorv32/pcpi_mul/rs1_27" BEL
        "picorv32/pcpi_mul/rs1_26" BEL "picorv32/pcpi_mul/rs1_25" BEL
        "picorv32/pcpi_mul/rs1_24" BEL "picorv32/pcpi_mul/rs1_23" BEL
        "picorv32/pcpi_mul/rs1_22" BEL "picorv32/pcpi_mul/rs1_21" BEL
        "picorv32/pcpi_mul/rs1_20" BEL "picorv32/pcpi_mul/rs1_19" BEL
        "picorv32/pcpi_mul/rs1_18" BEL "picorv32/pcpi_mul/rs1_17" BEL
        "picorv32/pcpi_mul/rs1_16" BEL "picorv32/pcpi_mul/rs1_15" BEL
        "picorv32/pcpi_mul/rs1_14" BEL "picorv32/pcpi_mul/rs1_13" BEL
        "picorv32/pcpi_mul/rs1_12" BEL "picorv32/pcpi_mul/rs1_11" BEL
        "picorv32/pcpi_mul/rs1_10" BEL "picorv32/pcpi_mul/rs1_9" BEL
        "picorv32/pcpi_mul/rs1_8" BEL "picorv32/pcpi_mul/rs1_7" BEL
        "picorv32/pcpi_mul/rs1_6" BEL "picorv32/pcpi_mul/rs1_5" BEL
        "picorv32/pcpi_mul/rs1_4" BEL "picorv32/pcpi_mul/rs1_3" BEL
        "picorv32/pcpi_mul/rs1_2" BEL "picorv32/pcpi_mul/rs1_1" BEL
        "picorv32/pcpi_mul/rs1_0" BEL "picorv32/pcpi_mul/pcpi_wait_q" BEL
        "picorv32/pcpi_mul/instr_mul" BEL "picorv32/pcpi_mul/instr_mulh" BEL
        "picorv32/pcpi_mul/instr_mulhsu" BEL "picorv32/pcpi_mul/instr_mulhu"
        BEL "picorv32/pcpi_mul/pcpi_wait" BEL "picorv32/pcpi_div/pcpi_rd_31"
        BEL "picorv32/pcpi_div/pcpi_rd_30" BEL "picorv32/pcpi_div/pcpi_rd_29"
        BEL "picorv32/pcpi_div/pcpi_rd_28" BEL "picorv32/pcpi_div/pcpi_rd_27"
        BEL "picorv32/pcpi_div/pcpi_rd_26" BEL "picorv32/pcpi_div/pcpi_rd_25"
        BEL "picorv32/pcpi_div/pcpi_rd_24" BEL "picorv32/pcpi_div/pcpi_rd_23"
        BEL "picorv32/pcpi_div/pcpi_rd_22" BEL "picorv32/pcpi_div/pcpi_rd_21"
        BEL "picorv32/pcpi_div/pcpi_rd_20" BEL "picorv32/pcpi_div/pcpi_rd_19"
        BEL "picorv32/pcpi_div/pcpi_rd_18" BEL "picorv32/pcpi_div/pcpi_rd_17"
        BEL "picorv32/pcpi_div/pcpi_rd_16" BEL "picorv32/pcpi_div/pcpi_rd_15"
        BEL "picorv32/pcpi_div/pcpi_rd_14" BEL "picorv32/pcpi_div/pcpi_rd_13"
        BEL "picorv32/pcpi_div/pcpi_rd_12" BEL "picorv32/pcpi_div/pcpi_rd_11"
        BEL "picorv32/pcpi_div/pcpi_rd_10" BEL "picorv32/pcpi_div/pcpi_rd_9"
        BEL "picorv32/pcpi_div/pcpi_rd_8" BEL "picorv32/pcpi_div/pcpi_rd_7"
        BEL "picorv32/pcpi_div/pcpi_rd_6" BEL "picorv32/pcpi_div/pcpi_rd_5"
        BEL "picorv32/pcpi_div/pcpi_rd_4" BEL "picorv32/pcpi_div/pcpi_rd_3"
        BEL "picorv32/pcpi_div/pcpi_rd_2" BEL "picorv32/pcpi_div/pcpi_rd_1"
        BEL "picorv32/pcpi_div/pcpi_rd_0" BEL "picorv32/pcpi_div/dividend_31"
        BEL "picorv32/pcpi_div/dividend_30" BEL
        "picorv32/pcpi_div/dividend_29" BEL "picorv32/pcpi_div/dividend_28"
        BEL "picorv32/pcpi_div/dividend_27" BEL
        "picorv32/pcpi_div/dividend_26" BEL "picorv32/pcpi_div/dividend_25"
        BEL "picorv32/pcpi_div/dividend_24" BEL
        "picorv32/pcpi_div/dividend_23" BEL "picorv32/pcpi_div/dividend_22"
        BEL "picorv32/pcpi_div/dividend_21" BEL
        "picorv32/pcpi_div/dividend_20" BEL "picorv32/pcpi_div/dividend_19"
        BEL "picorv32/pcpi_div/dividend_18" BEL
        "picorv32/pcpi_div/dividend_17" BEL "picorv32/pcpi_div/dividend_16"
        BEL "picorv32/pcpi_div/dividend_15" BEL
        "picorv32/pcpi_div/dividend_14" BEL "picorv32/pcpi_div/dividend_13"
        BEL "picorv32/pcpi_div/dividend_12" BEL
        "picorv32/pcpi_div/dividend_11" BEL "picorv32/pcpi_div/dividend_10"
        BEL "picorv32/pcpi_div/dividend_9" BEL "picorv32/pcpi_div/dividend_8"
        BEL "picorv32/pcpi_div/dividend_7" BEL "picorv32/pcpi_div/dividend_6"
        BEL "picorv32/pcpi_div/dividend_5" BEL "picorv32/pcpi_div/dividend_4"
        BEL "picorv32/pcpi_div/dividend_3" BEL "picorv32/pcpi_div/dividend_2"
        BEL "picorv32/pcpi_div/dividend_1" BEL "picorv32/pcpi_div/dividend_0"
        BEL "picorv32/pcpi_div/divisor_62" BEL "picorv32/pcpi_div/divisor_61"
        BEL "picorv32/pcpi_div/divisor_60" BEL "picorv32/pcpi_div/divisor_59"
        BEL "picorv32/pcpi_div/divisor_58" BEL "picorv32/pcpi_div/divisor_57"
        BEL "picorv32/pcpi_div/divisor_56" BEL "picorv32/pcpi_div/divisor_55"
        BEL "picorv32/pcpi_div/divisor_54" BEL "picorv32/pcpi_div/divisor_53"
        BEL "picorv32/pcpi_div/divisor_52" BEL "picorv32/pcpi_div/divisor_51"
        BEL "picorv32/pcpi_div/divisor_50" BEL "picorv32/pcpi_div/divisor_49"
        BEL "picorv32/pcpi_div/divisor_48" BEL "picorv32/pcpi_div/divisor_47"
        BEL "picorv32/pcpi_div/divisor_46" BEL "picorv32/pcpi_div/divisor_45"
        BEL "picorv32/pcpi_div/divisor_44" BEL "picorv32/pcpi_div/divisor_43"
        BEL "picorv32/pcpi_div/divisor_42" BEL "picorv32/pcpi_div/divisor_41"
        BEL "picorv32/pcpi_div/divisor_40" BEL "picorv32/pcpi_div/divisor_39"
        BEL "picorv32/pcpi_div/divisor_38" BEL "picorv32/pcpi_div/divisor_37"
        BEL "picorv32/pcpi_div/divisor_36" BEL "picorv32/pcpi_div/divisor_35"
        BEL "picorv32/pcpi_div/divisor_34" BEL "picorv32/pcpi_div/divisor_33"
        BEL "picorv32/pcpi_div/divisor_32" BEL "picorv32/pcpi_div/divisor_31"
        BEL "picorv32/pcpi_div/divisor_30" BEL "picorv32/pcpi_div/divisor_29"
        BEL "picorv32/pcpi_div/divisor_28" BEL "picorv32/pcpi_div/divisor_27"
        BEL "picorv32/pcpi_div/divisor_26" BEL "picorv32/pcpi_div/divisor_25"
        BEL "picorv32/pcpi_div/divisor_24" BEL "picorv32/pcpi_div/divisor_23"
        BEL "picorv32/pcpi_div/divisor_22" BEL "picorv32/pcpi_div/divisor_21"
        BEL "picorv32/pcpi_div/divisor_20" BEL "picorv32/pcpi_div/divisor_19"
        BEL "picorv32/pcpi_div/divisor_18" BEL "picorv32/pcpi_div/divisor_17"
        BEL "picorv32/pcpi_div/divisor_16" BEL "picorv32/pcpi_div/divisor_15"
        BEL "picorv32/pcpi_div/divisor_14" BEL "picorv32/pcpi_div/divisor_13"
        BEL "picorv32/pcpi_div/divisor_12" BEL "picorv32/pcpi_div/divisor_11"
        BEL "picorv32/pcpi_div/divisor_10" BEL "picorv32/pcpi_div/divisor_9"
        BEL "picorv32/pcpi_div/divisor_8" BEL "picorv32/pcpi_div/divisor_7"
        BEL "picorv32/pcpi_div/divisor_6" BEL "picorv32/pcpi_div/divisor_5"
        BEL "picorv32/pcpi_div/divisor_4" BEL "picorv32/pcpi_div/divisor_3"
        BEL "picorv32/pcpi_div/divisor_2" BEL "picorv32/pcpi_div/divisor_1"
        BEL "picorv32/pcpi_div/divisor_0" BEL
        "picorv32/pcpi_div/quotient_msk_31" BEL
        "picorv32/pcpi_div/quotient_msk_30" BEL
        "picorv32/pcpi_div/quotient_msk_29" BEL
        "picorv32/pcpi_div/quotient_msk_28" BEL
        "picorv32/pcpi_div/quotient_msk_27" BEL
        "picorv32/pcpi_div/quotient_msk_26" BEL
        "picorv32/pcpi_div/quotient_msk_25" BEL
        "picorv32/pcpi_div/quotient_msk_24" BEL
        "picorv32/pcpi_div/quotient_msk_23" BEL
        "picorv32/pcpi_div/quotient_msk_22" BEL
        "picorv32/pcpi_div/quotient_msk_21" BEL
        "picorv32/pcpi_div/quotient_msk_20" BEL
        "picorv32/pcpi_div/quotient_msk_19" BEL
        "picorv32/pcpi_div/quotient_msk_18" BEL
        "picorv32/pcpi_div/quotient_msk_17" BEL
        "picorv32/pcpi_div/quotient_msk_16" BEL
        "picorv32/pcpi_div/quotient_msk_15" BEL
        "picorv32/pcpi_div/quotient_msk_14" BEL
        "picorv32/pcpi_div/quotient_msk_13" BEL
        "picorv32/pcpi_div/quotient_msk_12" BEL
        "picorv32/pcpi_div/quotient_msk_11" BEL
        "picorv32/pcpi_div/quotient_msk_10" BEL
        "picorv32/pcpi_div/quotient_msk_9" BEL
        "picorv32/pcpi_div/quotient_msk_8" BEL
        "picorv32/pcpi_div/quotient_msk_7" BEL
        "picorv32/pcpi_div/quotient_msk_6" BEL
        "picorv32/pcpi_div/quotient_msk_5" BEL
        "picorv32/pcpi_div/quotient_msk_4" BEL
        "picorv32/pcpi_div/quotient_msk_3" BEL
        "picorv32/pcpi_div/quotient_msk_2" BEL
        "picorv32/pcpi_div/quotient_msk_1" BEL
        "picorv32/pcpi_div/quotient_msk_0" BEL "picorv32/pcpi_div/pcpi_ready"
        BEL "picorv32/pcpi_div/instr_div" BEL "picorv32/pcpi_div/instr_divu"
        BEL "picorv32/pcpi_div/instr_rem" BEL "picorv32/pcpi_div/instr_remu"
        BEL "picorv32/pcpi_div/quotient_31" BEL
        "picorv32/pcpi_div/quotient_30" BEL "picorv32/pcpi_div/quotient_29"
        BEL "picorv32/pcpi_div/quotient_28" BEL
        "picorv32/pcpi_div/quotient_27" BEL "picorv32/pcpi_div/quotient_26"
        BEL "picorv32/pcpi_div/quotient_25" BEL
        "picorv32/pcpi_div/quotient_24" BEL "picorv32/pcpi_div/quotient_23"
        BEL "picorv32/pcpi_div/quotient_22" BEL
        "picorv32/pcpi_div/quotient_21" BEL "picorv32/pcpi_div/quotient_20"
        BEL "picorv32/pcpi_div/quotient_19" BEL
        "picorv32/pcpi_div/quotient_18" BEL "picorv32/pcpi_div/quotient_17"
        BEL "picorv32/pcpi_div/quotient_16" BEL
        "picorv32/pcpi_div/quotient_15" BEL "picorv32/pcpi_div/quotient_14"
        BEL "picorv32/pcpi_div/quotient_13" BEL
        "picorv32/pcpi_div/quotient_12" BEL "picorv32/pcpi_div/quotient_11"
        BEL "picorv32/pcpi_div/quotient_10" BEL "picorv32/pcpi_div/quotient_9"
        BEL "picorv32/pcpi_div/quotient_8" BEL "picorv32/pcpi_div/quotient_7"
        BEL "picorv32/pcpi_div/quotient_6" BEL "picorv32/pcpi_div/quotient_5"
        BEL "picorv32/pcpi_div/quotient_4" BEL "picorv32/pcpi_div/quotient_3"
        BEL "picorv32/pcpi_div/quotient_2" BEL "picorv32/pcpi_div/quotient_1"
        BEL "picorv32/pcpi_div/quotient_0" BEL
        "soc_basesoc_sdram_cmd_payload_ras" BEL "soc_opsis_i2c_data_drv" BEL
        "soc_basesoc_zero_pending" BEL "soc_suart_rx_busy" BEL
        "soc_suart_tx_busy" BEL "soc_suart_tx_pending" BEL
        "soc_suart_rx_pending" BEL "soc_suart_rx_fifo_readable" BEL
        "soc_spiflash_bus_ack" BEL "soc_spiflash_dq_oe" BEL
        "soc_spiflash_cs_n" BEL "soc_basesoc_sdram_bankmachine0_trccon_ready"
        BEL "soc_basesoc_sdram_bankmachine0_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_ready" BEL
        "soc_basesoc_sdram_trrdcon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_ready" BEL
        "soc_basesoc_sdram_twtrcon_ready" BEL "vns_basesoc_grant" BEL
        "soc_suart_tx_fifo_readable" BEL "soc_opsis_i2c_sda_drv_reg" BEL
        "soc_suart_tx" BEL "soc_basesoc_sdram_bankmachine0_row_opened" BEL
        "soc_basesoc_sdram_bankmachine1_row_opened" BEL
        "soc_basesoc_sdram_bankmachine2_row_opened" BEL
        "soc_basesoc_sdram_bankmachine3_row_opened" BEL
        "soc_basesoc_sdram_bankmachine4_row_opened" BEL
        "soc_basesoc_sdram_bankmachine5_row_opened" BEL
        "soc_basesoc_sdram_bankmachine6_row_opened" BEL
        "soc_basesoc_sdram_bankmachine7_row_opened" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine0_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_count_1" BEL
        "soc_basesoc_sdram_trrdcon_count" BEL "soc_basesoc_sdram_time0_0" BEL
        "soc_basesoc_sdram_time0_1" BEL "soc_basesoc_sdram_time0_2" BEL
        "soc_basesoc_sdram_time0_3" BEL "soc_basesoc_sdram_time0_4" BEL
        "soc_basesoc_sdram_time1_0" BEL "soc_basesoc_sdram_time1_1" BEL
        "soc_basesoc_sdram_time1_2" BEL "soc_basesoc_sdram_time1_3" BEL
        "picorv32/pcpi_div/running" BEL "soc_spiflash_clk" BEL
        "soc_basesoc_bus_wishbone_ack" BEL
        "soc_opsis_i2c_fx2_reset_storage_full" BEL "vns_opsisi2c_storage_full"
        BEL "soc_basesoc_en_storage_full" BEL
        "soc_spiflash_bitbang_en_storage_full" BEL
        "soc_basesoc_eventmanager_storage_full" BEL "soc_opsis_i2c_is_read"
        BEL "soc_opsis_i2c_data_bit" BEL "picorv32/pcpi_valid" BEL
        "picorv32/is_beq_bne_blt_bge_bltu_bgeu" BEL
        "picorv32/pcpi_mul/mul_waiting" BEL "soc_basesoc_sram_bus_ack" BEL
        "soc_opsis_i2c_slave_addr_re" BEL "soc_basesoc_interface_we" BEL
        "picorv32/is_lui_auipc_jal_jalr_addi_add_sub" BEL
        "picorv32/pcpi_mul/pcpi_wr" BEL "picorv32/pcpi_div/pcpi_wait_q" BEL
        "picorv32/pcpi_div/pcpi_wait" BEL "picorv32/pcpi_div/outsign" BEL
        "picorv32/mem_do_wdata" BEL "picorv32/mem_do_rdata" BEL
        "picorv32/mem_do_rinst" BEL "picorv32/mem_valid" BEL
        "picorv32/mem_do_prefetch" BEL "picorv32/mem_instr" BEL
        "_n10305_SW0_SW0_FRB" BEL
        "soc_basesoc_sdram_phaseinjector3_command_issue_re11_SW0_FRB" BEL
        "_n1030511_SW1_FRB" BEL "vns_new_master_wdata_ready0_BRB0" BEL
        "vns_new_master_wdata_ready0_BRB1" BEL
        "vns_new_master_wdata_ready0_BRB2" BEL
        "vns_new_master_wdata_ready0_BRB3" BEL
        "vns_new_master_wdata_ready0_BRB4" BEL
        "vns_new_master_wdata_ready0_BRB5" BEL
        "vns_new_master_rdata_valid1_BRB0" BEL
        "vns_new_master_rdata_valid0_BRB0" BEL
        "vns_new_master_rdata_valid2_BRB0" BEL
        "vns_new_master_rdata_valid3_BRB0" BEL
        "vns_new_master_rdata_valid3_BRB1" BEL
        "vns_new_master_rdata_valid3_BRB2" BEL
        "vns_new_master_rdata_valid3_BRB5" BEL
        "vns_new_master_rdata_valid2_BRB1" BEL "FDPE" BEL "FDPE_1" BEL
        "FDPE_2" BEL "FDPE_3" BEL "soc_basesoc_interface_adr_0_1" BEL
        "soc_basesoc_sdram_storage_full_0_1" BEL
        "soc_basesoc_interface_adr_2_1" BEL "soc_basesoc_interface_adr_3_1"
        BEL "soc_basesoc_interface_adr_1_1" BEL
        "soc_basesoc_interface_adr_5_1" BEL "soc_basesoc_interface_adr_9_1"
        BEL "soc_basesoc_interface_adr_10_1" BEL
        "soc_basesoc_interface_adr_13_1" BEL "soc_basesoc_interface_adr_4_1"
        BEL "soc_basesoc_interface_adr_12_1" BEL "soc_basesoc_interface_we_1"
        BEL "soc_basesoc_interface_adr_11_1" BEL
        "soc_basesoc_sdram_storage_full_0_2" BEL
        "soc_basesoc_interface_adr_1_2" BEL "soc_basesoc_interface_adr_0_2"
        BEL "soc_basesoc_interface_adr_2_2" BEL
        "soc_basesoc_interface_adr_3_2" BEL
        "soc_basesoc_sdram_storage_full_0_3" BEL
        "soc_basesoc_sdram_storage_full_0_4" BEL
        "soc_basesoc_interface_adr_0_3" BEL
        "soc_basesoc_sdram_storage_full_0_5" BEL
        "soc_basesoc_interface_adr_3_3" BEL "soc_basesoc_interface_adr_4_2"
        BEL "soc_basesoc_interface_adr_5_2" PIN "Mram_tag_mem_pins<9>" PIN
        "Mram_mem_11_pins<9>" PIN "Mram_mem_12_pins<9>" PIN
        "Mram_mem_13_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_16_pins<9>" PIN
        "Mram_mem_17_pins<9>" PIN "Mram_mem_110_pins<9>" PIN
        "Mram_mem_18_pins<9>" PIN "Mram_mem_19_pins<9>" PIN
        "Mram_mem_111_pins<9>" PIN "Mram_mem_112_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_115_pins<9>" PIN "Mram_mem_116_pins<9>" PIN
        "Mram_data_mem1_pins<9>" PIN "Mram_data_mem2_pins<9>" PIN
        "Mram_data_mem3_pins<9>" PIN "Mram_data_mem4_pins<9>" PIN
        "picorv32/Mram_cpuregs_pins<16>" PIN "picorv32/Mram_cpuregs_pins<17>"
        PIN "Mram_mem16_pins<13>" PIN "Mram_mem15_pins<13>" PIN
        "Mram_mem14_pins<13>" PIN "Mram_mem13_pins<13>" PIN
        "Mram_mem12_pins<13>" PIN "Mram_mem11_pins<13>" PIN
        "Mram_mem10_pins<13>" PIN "Mram_mem9_pins<13>" PIN
        "Mram_mem8_pins<13>" PIN "Mram_mem7_pins<13>" PIN "Mram_mem6_pins<13>"
        PIN "Mram_mem5_pins<13>" PIN "Mram_mem4_pins<13>" PIN
        "Mram_mem3_pins<13>" PIN "Mram_mem2_pins<13>" PIN "Mram_mem1_pins<13>"
        BEL "Mshreg_vns_new_master_rdata_valid2_BRB6" BEL
        "vns_new_master_rdata_valid2_BRB6" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB3" BEL
        "vns_new_master_rdata_valid3_BRB3" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB4" BEL
        "vns_new_master_rdata_valid3_BRB4" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB9" BEL
        "vns_new_master_rdata_valid2_BRB9" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB7" BEL
        "vns_new_master_rdata_valid2_BRB7" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB8" BEL
        "vns_new_master_rdata_valid2_BRB8" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB2" BEL
        "vns_new_master_rdata_valid2_BRB2" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB12" BEL
        "vns_new_master_rdata_valid2_BRB12" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB10" BEL
        "vns_new_master_rdata_valid2_BRB10" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB11" BEL
        "vns_new_master_rdata_valid2_BRB11" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB13" BEL
        "vns_new_master_rdata_valid2_BRB13" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB14" BEL
        "vns_new_master_rdata_valid2_BRB14" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB17" BEL
        "vns_new_master_rdata_valid2_BRB17" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB15" BEL
        "vns_new_master_rdata_valid2_BRB15" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB16" BEL
        "vns_new_master_rdata_valid2_BRB16" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB18" BEL
        "vns_new_master_rdata_valid2_BRB18" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB19" BEL
        "vns_new_master_rdata_valid2_BRB19" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB5" BEL
        "vns_new_master_rdata_valid1_BRB5" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB20" BEL
        "vns_new_master_rdata_valid1_BRB20" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB21" BEL
        "vns_new_master_rdata_valid1_BRB21" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB22" BEL
        "vns_new_master_rdata_valid1_BRB22" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL
        "Mram_storage3/SP" BEL "Mram_storage3/DP" BEL "Mram_storage6/SP" BEL
        "Mram_storage6/DP" BEL "Mram_storage4/SP" BEL "Mram_storage4/DP" BEL
        "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_11/SP" BEL "Mram_storage_11/DP" BEL "Mram_storage_12/SP"
        BEL "Mram_storage_12/DP" BEL "Mram_storage_13/SP" BEL
        "Mram_storage_13/DP" BEL "Mram_storage_14/SP" BEL "Mram_storage_14/DP"
        BEL "Mram_storage_15/SP" BEL "Mram_storage_15/DP" BEL
        "Mram_storage_16/SP" BEL "Mram_storage_16/DP" BEL "Mram_storage_17/SP"
        BEL "Mram_storage_17/DP" BEL "Mram_storage_18/SP" BEL
        "Mram_storage_18/DP" BEL "picorv32/Mram_cpuregs132/SP" BEL
        "picorv32/Mram_cpuregs132/DP" BEL "picorv32/Mram_cpuregs131/SP" BEL
        "picorv32/Mram_cpuregs131/DP" BEL "picorv32/Mram_cpuregs130/SP" BEL
        "picorv32/Mram_cpuregs130/DP" BEL "picorv32/Mram_cpuregs129/SP" BEL
        "picorv32/Mram_cpuregs129/DP" BEL "picorv32/Mram_cpuregs128/SP" BEL
        "picorv32/Mram_cpuregs128/DP" BEL "picorv32/Mram_cpuregs127/SP" BEL
        "picorv32/Mram_cpuregs127/DP" BEL "picorv32/Mram_cpuregs125/SP" BEL
        "picorv32/Mram_cpuregs125/DP" BEL "picorv32/Mram_cpuregs124/SP" BEL
        "picorv32/Mram_cpuregs124/DP" BEL "picorv32/Mram_cpuregs126/SP" BEL
        "picorv32/Mram_cpuregs126/DP" BEL "picorv32/Mram_cpuregs123/SP" BEL
        "picorv32/Mram_cpuregs123/DP" BEL "picorv32/Mram_cpuregs122/SP" BEL
        "picorv32/Mram_cpuregs122/DP" BEL "picorv32/Mram_cpuregs121/SP" BEL
        "picorv32/Mram_cpuregs121/DP" BEL "picorv32/Mram_cpuregs120/SP" BEL
        "picorv32/Mram_cpuregs120/DP" BEL "picorv32/Mram_cpuregs118/SP" BEL
        "picorv32/Mram_cpuregs118/DP" BEL "picorv32/Mram_cpuregs117/SP" BEL
        "picorv32/Mram_cpuregs117/DP" BEL "picorv32/Mram_cpuregs119/SP" BEL
        "picorv32/Mram_cpuregs119/DP" BEL "picorv32/Mram_cpuregs116/SP" BEL
        "picorv32/Mram_cpuregs116/DP" BEL "picorv32/Mram_cpuregs115/SP" BEL
        "picorv32/Mram_cpuregs115/DP" BEL "picorv32/Mram_cpuregs114/SP" BEL
        "picorv32/Mram_cpuregs114/DP" BEL "picorv32/Mram_cpuregs113/SP" BEL
        "picorv32/Mram_cpuregs113/DP" BEL "picorv32/Mram_cpuregs111/SP" BEL
        "picorv32/Mram_cpuregs111/DP" BEL "picorv32/Mram_cpuregs110/SP" BEL
        "picorv32/Mram_cpuregs110/DP" BEL "picorv32/Mram_cpuregs112/SP" BEL
        "picorv32/Mram_cpuregs112/DP" BEL "picorv32/Mram_cpuregs19/SP" BEL
        "picorv32/Mram_cpuregs19/DP" BEL "picorv32/Mram_cpuregs18/SP" BEL
        "picorv32/Mram_cpuregs18/DP" BEL "picorv32/Mram_cpuregs17/SP" BEL
        "picorv32/Mram_cpuregs17/DP" BEL "picorv32/Mram_cpuregs16/SP" BEL
        "picorv32/Mram_cpuregs16/DP" BEL "picorv32/Mram_cpuregs14/SP" BEL
        "picorv32/Mram_cpuregs14/DP" BEL "picorv32/Mram_cpuregs13/SP" BEL
        "picorv32/Mram_cpuregs13/DP" BEL "picorv32/Mram_cpuregs15/SP" BEL
        "picorv32/Mram_cpuregs15/DP" BEL "picorv32/Mram_cpuregs12/SP" BEL
        "picorv32/Mram_cpuregs12/DP" BEL "picorv32/Mram_cpuregs11/SP" BEL
        "picorv32/Mram_cpuregs11/DP" BEL "Mram_storage_21/DP" BEL
        "Mram_storage_21/SP" BEL "Mram_storage_210/DP" BEL
        "Mram_storage_210/SP" BEL "Mram_storage_211/DP" BEL
        "Mram_storage_211/SP" BEL "Mram_storage_212/DP" BEL
        "Mram_storage_212/SP" BEL "Mram_storage_213/DP" BEL
        "Mram_storage_213/SP" BEL "Mram_storage_214/DP" BEL
        "Mram_storage_214/SP" BEL "Mram_storage_215/DP" BEL
        "Mram_storage_215/SP" BEL "Mram_storage_216/DP" BEL
        "Mram_storage_216/SP" BEL "Mram_storage_217/DP" BEL
        "Mram_storage_217/SP" BEL "Mram_storage_218/DP" BEL
        "Mram_storage_218/SP" BEL "Mram_storage_219/DP" BEL
        "Mram_storage_219/SP" BEL "Mram_storage_22/DP" BEL
        "Mram_storage_22/SP" BEL "Mram_storage_220/DP" BEL
        "Mram_storage_220/SP" BEL "Mram_storage_221/DP" BEL
        "Mram_storage_221/SP" BEL "Mram_storage_222/DP" BEL
        "Mram_storage_222/SP" BEL "Mram_storage_23/DP" BEL
        "Mram_storage_23/SP" BEL "Mram_storage_24/DP" BEL "Mram_storage_24/SP"
        BEL "Mram_storage_25/DP" BEL "Mram_storage_25/SP" BEL
        "Mram_storage_26/DP" BEL "Mram_storage_26/SP" BEL "Mram_storage_27/DP"
        BEL "Mram_storage_27/SP" BEL "Mram_storage_28/DP" BEL
        "Mram_storage_28/SP" BEL "Mram_storage_29/DP" BEL "Mram_storage_29/SP"
        BEL "Mram_storage_31/DP" BEL "Mram_storage_31/SP" BEL
        "Mram_storage_310/DP" BEL "Mram_storage_310/SP" BEL
        "Mram_storage_311/DP" BEL "Mram_storage_311/SP" BEL
        "Mram_storage_312/DP" BEL "Mram_storage_312/SP" BEL
        "Mram_storage_313/DP" BEL "Mram_storage_313/SP" BEL
        "Mram_storage_314/DP" BEL "Mram_storage_314/SP" BEL
        "Mram_storage_315/DP" BEL "Mram_storage_315/SP" BEL
        "Mram_storage_316/DP" BEL "Mram_storage_316/SP" BEL
        "Mram_storage_317/DP" BEL "Mram_storage_317/SP" BEL
        "Mram_storage_318/DP" BEL "Mram_storage_318/SP" BEL
        "Mram_storage_319/DP" BEL "Mram_storage_319/SP" BEL
        "Mram_storage_32/DP" BEL "Mram_storage_32/SP" BEL
        "Mram_storage_320/DP" BEL "Mram_storage_320/SP" BEL
        "Mram_storage_321/DP" BEL "Mram_storage_321/SP" BEL
        "Mram_storage_322/DP" BEL "Mram_storage_322/SP" BEL
        "Mram_storage_33/DP" BEL "Mram_storage_33/SP" BEL "Mram_storage_34/DP"
        BEL "Mram_storage_34/SP" BEL "Mram_storage_35/DP" BEL
        "Mram_storage_35/SP" BEL "Mram_storage_36/DP" BEL "Mram_storage_36/SP"
        BEL "Mram_storage_37/DP" BEL "Mram_storage_37/SP" BEL
        "Mram_storage_38/DP" BEL "Mram_storage_38/SP" BEL "Mram_storage_39/DP"
        BEL "Mram_storage_39/SP" BEL "Mram_storage_41/DP" BEL
        "Mram_storage_41/SP" BEL "Mram_storage_410/DP" BEL
        "Mram_storage_410/SP" BEL "Mram_storage_411/DP" BEL
        "Mram_storage_411/SP" BEL "Mram_storage_412/DP" BEL
        "Mram_storage_412/SP" BEL "Mram_storage_413/DP" BEL
        "Mram_storage_413/SP" BEL "Mram_storage_414/DP" BEL
        "Mram_storage_414/SP" BEL "Mram_storage_415/DP" BEL
        "Mram_storage_415/SP" BEL "Mram_storage_416/DP" BEL
        "Mram_storage_416/SP" BEL "Mram_storage_417/DP" BEL
        "Mram_storage_417/SP" BEL "Mram_storage_418/DP" BEL
        "Mram_storage_418/SP" BEL "Mram_storage_419/DP" BEL
        "Mram_storage_419/SP" BEL "Mram_storage_42/DP" BEL
        "Mram_storage_42/SP" BEL "Mram_storage_420/DP" BEL
        "Mram_storage_420/SP" BEL "Mram_storage_421/DP" BEL
        "Mram_storage_421/SP" BEL "Mram_storage_422/DP" BEL
        "Mram_storage_422/SP" BEL "Mram_storage_43/DP" BEL
        "Mram_storage_43/SP" BEL "Mram_storage_44/DP" BEL "Mram_storage_44/SP"
        BEL "Mram_storage_45/DP" BEL "Mram_storage_45/SP" BEL
        "Mram_storage_46/DP" BEL "Mram_storage_46/SP" BEL "Mram_storage_47/DP"
        BEL "Mram_storage_47/SP" BEL "Mram_storage_48/DP" BEL
        "Mram_storage_48/SP" BEL "Mram_storage_49/DP" BEL "Mram_storage_49/SP"
        BEL "Mram_storage_51/DP" BEL "Mram_storage_51/SP" BEL
        "Mram_storage_510/DP" BEL "Mram_storage_510/SP" BEL
        "Mram_storage_511/DP" BEL "Mram_storage_511/SP" BEL
        "Mram_storage_512/DP" BEL "Mram_storage_512/SP" BEL
        "Mram_storage_513/DP" BEL "Mram_storage_513/SP" BEL
        "Mram_storage_514/DP" BEL "Mram_storage_514/SP" BEL
        "Mram_storage_515/DP" BEL "Mram_storage_515/SP" BEL
        "Mram_storage_516/DP" BEL "Mram_storage_516/SP" BEL
        "Mram_storage_517/DP" BEL "Mram_storage_517/SP" BEL
        "Mram_storage_518/DP" BEL "Mram_storage_518/SP" BEL
        "Mram_storage_519/DP" BEL "Mram_storage_519/SP" BEL
        "Mram_storage_52/DP" BEL "Mram_storage_52/SP" BEL
        "Mram_storage_520/DP" BEL "Mram_storage_520/SP" BEL
        "Mram_storage_521/DP" BEL "Mram_storage_521/SP" BEL
        "Mram_storage_522/DP" BEL "Mram_storage_522/SP" BEL
        "Mram_storage_53/DP" BEL "Mram_storage_53/SP" BEL "Mram_storage_54/DP"
        BEL "Mram_storage_54/SP" BEL "Mram_storage_55/DP" BEL
        "Mram_storage_55/SP" BEL "Mram_storage_56/DP" BEL "Mram_storage_56/SP"
        BEL "Mram_storage_57/DP" BEL "Mram_storage_57/SP" BEL
        "Mram_storage_58/DP" BEL "Mram_storage_58/SP" BEL "Mram_storage_59/DP"
        BEL "Mram_storage_59/SP" BEL "Mram_storage_61/DP" BEL
        "Mram_storage_61/SP" BEL "Mram_storage_610/DP" BEL
        "Mram_storage_610/SP" BEL "Mram_storage_611/DP" BEL
        "Mram_storage_611/SP" BEL "Mram_storage_612/DP" BEL
        "Mram_storage_612/SP" BEL "Mram_storage_613/DP" BEL
        "Mram_storage_613/SP" BEL "Mram_storage_614/DP" BEL
        "Mram_storage_614/SP" BEL "Mram_storage_615/DP" BEL
        "Mram_storage_615/SP" BEL "Mram_storage_616/DP" BEL
        "Mram_storage_616/SP" BEL "Mram_storage_617/DP" BEL
        "Mram_storage_617/SP" BEL "Mram_storage_618/DP" BEL
        "Mram_storage_618/SP" BEL "Mram_storage_619/DP" BEL
        "Mram_storage_619/SP" BEL "Mram_storage_62/DP" BEL
        "Mram_storage_62/SP" BEL "Mram_storage_620/DP" BEL
        "Mram_storage_620/SP" BEL "Mram_storage_621/DP" BEL
        "Mram_storage_621/SP" BEL "Mram_storage_622/DP" BEL
        "Mram_storage_622/SP" BEL "Mram_storage_63/DP" BEL
        "Mram_storage_63/SP" BEL "Mram_storage_64/DP" BEL "Mram_storage_64/SP"
        BEL "Mram_storage_65/DP" BEL "Mram_storage_65/SP" BEL
        "Mram_storage_66/DP" BEL "Mram_storage_66/SP" BEL "Mram_storage_67/DP"
        BEL "Mram_storage_67/SP" BEL "Mram_storage_68/DP" BEL
        "Mram_storage_68/SP" BEL "Mram_storage_69/DP" BEL "Mram_storage_69/SP"
        BEL "Mram_storage_71/DP" BEL "Mram_storage_71/SP" BEL
        "Mram_storage_710/DP" BEL "Mram_storage_710/SP" BEL
        "Mram_storage_711/DP" BEL "Mram_storage_711/SP" BEL
        "Mram_storage_712/DP" BEL "Mram_storage_712/SP" BEL
        "Mram_storage_713/DP" BEL "Mram_storage_713/SP" BEL
        "Mram_storage_714/DP" BEL "Mram_storage_714/SP" BEL
        "Mram_storage_715/DP" BEL "Mram_storage_715/SP" BEL
        "Mram_storage_716/DP" BEL "Mram_storage_716/SP" BEL
        "Mram_storage_717/DP" BEL "Mram_storage_717/SP" BEL
        "Mram_storage_718/DP" BEL "Mram_storage_718/SP" BEL
        "Mram_storage_719/DP" BEL "Mram_storage_719/SP" BEL
        "Mram_storage_72/DP" BEL "Mram_storage_72/SP" BEL
        "Mram_storage_720/DP" BEL "Mram_storage_720/SP" BEL
        "Mram_storage_721/DP" BEL "Mram_storage_721/SP" BEL
        "Mram_storage_722/DP" BEL "Mram_storage_722/SP" BEL
        "Mram_storage_73/DP" BEL "Mram_storage_73/SP" BEL "Mram_storage_74/DP"
        BEL "Mram_storage_74/SP" BEL "Mram_storage_75/DP" BEL
        "Mram_storage_75/SP" BEL "Mram_storage_76/DP" BEL "Mram_storage_76/SP"
        BEL "Mram_storage_77/DP" BEL "Mram_storage_77/SP" BEL
        "Mram_storage_78/DP" BEL "Mram_storage_78/SP" BEL "Mram_storage_79/DP"
        BEL "Mram_storage_79/SP" BEL "Mram_storage_81/DP" BEL
        "Mram_storage_81/SP" BEL "Mram_storage_810/DP" BEL
        "Mram_storage_810/SP" BEL "Mram_storage_811/DP" BEL
        "Mram_storage_811/SP" BEL "Mram_storage_812/DP" BEL
        "Mram_storage_812/SP" BEL "Mram_storage_813/DP" BEL
        "Mram_storage_813/SP" BEL "Mram_storage_814/DP" BEL
        "Mram_storage_814/SP" BEL "Mram_storage_815/DP" BEL
        "Mram_storage_815/SP" BEL "Mram_storage_816/DP" BEL
        "Mram_storage_816/SP" BEL "Mram_storage_817/DP" BEL
        "Mram_storage_817/SP" BEL "Mram_storage_818/DP" BEL
        "Mram_storage_818/SP" BEL "Mram_storage_819/DP" BEL
        "Mram_storage_819/SP" BEL "Mram_storage_82/DP" BEL
        "Mram_storage_82/SP" BEL "Mram_storage_820/DP" BEL
        "Mram_storage_820/SP" BEL "Mram_storage_821/DP" BEL
        "Mram_storage_821/SP" BEL "Mram_storage_822/DP" BEL
        "Mram_storage_822/SP" BEL "Mram_storage_83/DP" BEL
        "Mram_storage_83/SP" BEL "Mram_storage_84/DP" BEL "Mram_storage_84/SP"
        BEL "Mram_storage_85/DP" BEL "Mram_storage_85/SP" BEL
        "Mram_storage_86/DP" BEL "Mram_storage_86/SP" BEL "Mram_storage_87/DP"
        BEL "Mram_storage_87/SP" BEL "Mram_storage_88/DP" BEL
        "Mram_storage_88/SP" BEL "Mram_storage_89/DP" BEL "Mram_storage_89/SP"
        BEL "Mram_storage_91/DP" BEL "Mram_storage_91/SP" BEL
        "Mram_storage_910/DP" BEL "Mram_storage_910/SP" BEL
        "Mram_storage_911/DP" BEL "Mram_storage_911/SP" BEL
        "Mram_storage_912/DP" BEL "Mram_storage_912/SP" BEL
        "Mram_storage_913/DP" BEL "Mram_storage_913/SP" BEL
        "Mram_storage_914/DP" BEL "Mram_storage_914/SP" BEL
        "Mram_storage_915/DP" BEL "Mram_storage_915/SP" BEL
        "Mram_storage_916/DP" BEL "Mram_storage_916/SP" BEL
        "Mram_storage_917/DP" BEL "Mram_storage_917/SP" BEL
        "Mram_storage_918/DP" BEL "Mram_storage_918/SP" BEL
        "Mram_storage_919/DP" BEL "Mram_storage_919/SP" BEL
        "Mram_storage_92/DP" BEL "Mram_storage_92/SP" BEL
        "Mram_storage_920/DP" BEL "Mram_storage_920/SP" BEL
        "Mram_storage_921/DP" BEL "Mram_storage_921/SP" BEL
        "Mram_storage_922/DP" BEL "Mram_storage_922/SP" BEL
        "Mram_storage_93/DP" BEL "Mram_storage_93/SP" BEL "Mram_storage_94/DP"
        BEL "Mram_storage_94/SP" BEL "Mram_storage_95/DP" BEL
        "Mram_storage_95/SP" BEL "Mram_storage_96/DP" BEL "Mram_storage_96/SP"
        BEL "Mram_storage_97/DP" BEL "Mram_storage_97/SP" BEL
        "Mram_storage_98/DP" BEL "Mram_storage_98/SP" BEL "Mram_storage_99/DP"
        BEL "Mram_storage_99/SP";
TIMEGRP soc_crg_unbuf_sys = BEL "vns_xilinxmultiregimpl2_regs0" BEL
        "vns_xilinxmultiregimpl3_regs0" BEL "vns_xilinxmultiregimpl2_regs1"
        BEL "vns_xilinxmultiregimpl3_regs1" BEL "soc_suart_rx_r" BEL
        "soc_suart_rx_reg_0" BEL "soc_suart_rx_reg_1" BEL "soc_suart_rx_reg_2"
        BEL "soc_suart_rx_reg_3" BEL "soc_suart_rx_reg_4" BEL
        "soc_suart_rx_reg_5" BEL "soc_suart_rx_reg_6" BEL "soc_suart_rx_reg_7"
        BEL "soc_basesoc_rom_bus_ack" BEL "soc_basesoc_interface_dat_w_0" BEL
        "soc_basesoc_interface_dat_w_1" BEL "soc_basesoc_interface_dat_w_2"
        BEL "soc_basesoc_interface_dat_w_3" BEL
        "soc_basesoc_interface_dat_w_4" BEL "soc_basesoc_interface_dat_w_5"
        BEL "soc_basesoc_interface_dat_w_6" BEL
        "soc_basesoc_interface_dat_w_7" BEL "soc_basesoc_interface_adr_0" BEL
        "soc_basesoc_interface_adr_1" BEL "soc_basesoc_interface_adr_2" BEL
        "soc_basesoc_interface_adr_3" BEL "soc_basesoc_interface_adr_4" BEL
        "soc_basesoc_interface_adr_5" BEL "soc_basesoc_interface_adr_9" BEL
        "soc_basesoc_interface_adr_10" BEL "soc_basesoc_interface_adr_11" BEL
        "soc_basesoc_interface_adr_12" BEL "soc_basesoc_interface_adr_13" BEL
        "soc_basesoc_bus_wishbone_dat_r_0" BEL
        "soc_basesoc_bus_wishbone_dat_r_1" BEL
        "soc_basesoc_bus_wishbone_dat_r_2" BEL
        "soc_basesoc_bus_wishbone_dat_r_3" BEL
        "soc_basesoc_bus_wishbone_dat_r_4" BEL
        "soc_basesoc_bus_wishbone_dat_r_5" BEL
        "soc_basesoc_bus_wishbone_dat_r_6" BEL
        "soc_basesoc_bus_wishbone_dat_r_7" BEL "soc_basesoc_zero_old_trigger"
        BEL "soc_suart_sink_ready" BEL "soc_suart_tx_old_trigger" BEL
        "soc_suart_rx_old_trigger" BEL "soc_basesoc_sdram_cmd_payload_a_10"
        BEL "soc_basesoc_sdram_cmd_payload_cas" BEL
        "soc_basesoc_sdram_cmd_payload_we" BEL
        "soc_basesoc_sdram_generator_done" BEL
        "soc_basesoc_sdram_bandwidth_cmd_ready" BEL
        "vns_basesoc_slave_sel_r_0" BEL "vns_basesoc_slave_sel_r_1" BEL
        "vns_basesoc_slave_sel_r_2" BEL "vns_basesoc_slave_sel_r_3" BEL
        "vns_basesoc_slave_sel_r_4" BEL "vns_basesoc_sel_r" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_7" BEL
        "soc_basesoc_sdram_dfi_p0_we_n" BEL "soc_basesoc_sdram_dfi_p0_cas_n"
        BEL "soc_basesoc_sdram_dfi_p0_ras_n" BEL
        "soc_basesoc_sdram_dfi_p1_cas_n" BEL "soc_basesoc_sdram_dfi_p1_ras_n"
        BEL "soc_basesoc_sdram_dfi_p1_we_n" BEL "soc_opsis_i2c_counter_0" BEL
        "soc_opsis_i2c_counter_1" BEL "soc_opsis_i2c_counter_2" BEL
        "soc_opsis_i2c_counter_3" BEL "soc_spiflash_counter_0" BEL
        "soc_spiflash_counter_1" BEL "soc_spiflash_counter_2" BEL
        "soc_spiflash_counter_3" BEL "soc_spiflash_counter_4" BEL
        "soc_spiflash_counter_5" BEL "soc_spiflash_counter_6" BEL
        "soc_spiflash_counter_7" BEL "soc_basesoc_sdram_generator_counter_0"
        BEL "soc_basesoc_sdram_generator_counter_1" BEL
        "soc_basesoc_sdram_generator_counter_2" BEL
        "soc_basesoc_sdram_generator_counter_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "soc_opsis_i2c_samp_carry" BEL "soc_opsis_i2c_samp_count_1" BEL
        "soc_opsis_i2c_samp_count_2" BEL
        "soc_basesoc_sdram_bandwidth_counter_2" BEL
        "soc_basesoc_sdram_bandwidth_counter_3" BEL
        "soc_basesoc_sdram_bandwidth_counter_4" BEL
        "soc_basesoc_sdram_bandwidth_counter_5" BEL
        "soc_basesoc_sdram_bandwidth_counter_6" BEL
        "soc_basesoc_sdram_bandwidth_counter_7" BEL
        "soc_basesoc_sdram_bandwidth_counter_8" BEL
        "soc_basesoc_sdram_bandwidth_counter_9" BEL
        "soc_basesoc_sdram_bandwidth_counter_10" BEL
        "soc_basesoc_sdram_bandwidth_counter_11" BEL
        "soc_basesoc_sdram_bandwidth_counter_12" BEL
        "soc_basesoc_sdram_bandwidth_counter_13" BEL
        "soc_basesoc_sdram_bandwidth_counter_14" BEL
        "soc_basesoc_sdram_bandwidth_counter_15" BEL
        "soc_basesoc_sdram_bandwidth_counter_16" BEL
        "soc_basesoc_sdram_bandwidth_counter_17" BEL
        "soc_basesoc_sdram_bandwidth_counter_18" BEL
        "soc_basesoc_sdram_bandwidth_counter_19" BEL
        "soc_basesoc_sdram_bandwidth_counter_20" BEL
        "soc_basesoc_sdram_bandwidth_counter_21" BEL
        "soc_basesoc_sdram_bandwidth_counter_22" BEL
        "soc_basesoc_sdram_bandwidth_counter_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "soc_phase_sys" BEL
        "soc_dfi_dfi_p2_rddata_valid" BEL "vns_new_master_wdata_ready1" BEL
        "soc_opsis_i2c_scl_i" BEL "soc_suart_source_payload_data_0" BEL
        "soc_suart_source_payload_data_1" BEL
        "soc_suart_source_payload_data_2" BEL
        "soc_suart_source_payload_data_3" BEL
        "soc_suart_source_payload_data_4" BEL
        "soc_suart_source_payload_data_5" BEL
        "soc_suart_source_payload_data_6" BEL
        "soc_suart_source_payload_data_7" BEL
        "soc_basesoc_ctrl_storage_full_31" BEL
        "soc_basesoc_ctrl_storage_full_30" BEL
        "soc_basesoc_ctrl_storage_full_29" BEL
        "soc_basesoc_ctrl_storage_full_27" BEL
        "soc_basesoc_ctrl_storage_full_23" BEL
        "soc_basesoc_ctrl_storage_full_26" BEL
        "soc_basesoc_ctrl_storage_full_24" BEL
        "soc_basesoc_ctrl_storage_full_22" BEL
        "soc_basesoc_ctrl_storage_full_19" BEL
        "soc_basesoc_ctrl_storage_full_17" BEL
        "soc_basesoc_ctrl_storage_full_16" BEL
        "soc_basesoc_ctrl_storage_full_11" BEL
        "soc_basesoc_ctrl_storage_full_15" BEL
        "soc_basesoc_ctrl_storage_full_13" BEL
        "soc_basesoc_ctrl_storage_full_8" BEL
        "soc_basesoc_ctrl_storage_full_7" BEL
        "soc_basesoc_ctrl_storage_full_2" BEL
        "soc_basesoc_ctrl_storage_full_1" BEL
        "soc_basesoc_ctrl_storage_full_0" BEL
        "soc_front_panel_leds_storage_full_0" BEL
        "soc_front_panel_leds_storage_full_1" BEL
        "soc_opsis_i2c_slave_addr_storage_full_0" BEL
        "soc_opsis_i2c_slave_addr_storage_full_1" BEL
        "soc_opsis_i2c_slave_addr_storage_full_2" BEL
        "soc_opsis_i2c_slave_addr_storage_full_3" BEL
        "soc_opsis_i2c_slave_addr_storage_full_4" BEL
        "soc_opsis_i2c_slave_addr_storage_full_5" BEL
        "soc_opsis_i2c_slave_addr_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_13" BEL
        "soc_basesoc_sdram_storage_full_0" BEL
        "soc_basesoc_sdram_storage_full_1" BEL
        "soc_basesoc_sdram_storage_full_2" BEL
        "soc_basesoc_sdram_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_full_2" BEL
        "soc_spiflash_bitbang_storage_full_0" BEL
        "soc_spiflash_bitbang_storage_full_1" BEL
        "soc_spiflash_bitbang_storage_full_2" BEL
        "soc_spiflash_bitbang_storage_full_3" BEL
        "soc_suart_eventmanager_storage_full_0" BEL
        "soc_suart_eventmanager_storage_full_1" BEL
        "soc_basesoc_ctrl_storage_full_28" BEL
        "soc_basesoc_ctrl_storage_full_25" BEL
        "soc_basesoc_ctrl_storage_full_18" BEL
        "soc_basesoc_ctrl_storage_full_21" BEL
        "soc_basesoc_ctrl_storage_full_20" BEL
        "soc_basesoc_ctrl_storage_full_14" BEL
        "soc_basesoc_ctrl_storage_full_12" BEL
        "soc_basesoc_ctrl_storage_full_10" BEL
        "soc_basesoc_ctrl_storage_full_9" BEL
        "soc_basesoc_ctrl_storage_full_4" BEL
        "soc_basesoc_ctrl_storage_full_6" BEL
        "soc_basesoc_ctrl_storage_full_5" BEL
        "soc_basesoc_ctrl_storage_full_3" BEL
        "soc_opsis_i2c_master_storage_full_0" BEL
        "soc_opsis_i2c_master_storage_full_1" BEL
        "soc_opsis_i2c_master_storage_full_2" BEL
        "soc_opsis_i2c_master_storage_full_3" BEL
        "soc_opsis_i2c_master_storage_full_4" BEL
        "soc_opsis_i2c_master_storage_full_5" BEL
        "soc_opsis_i2c_master_storage_full_6" BEL
        "soc_opsis_i2c_master_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_14" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_15" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_24" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_25" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_26" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_27" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_28" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_29" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_30" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_31" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_16" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_17" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_18" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_19" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_20" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_21" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_22" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_23" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_24" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_25" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_26" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_27" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_28" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_29" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_30" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_31" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_16" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_17" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_18" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_19" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_20" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_21" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_22" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_23" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_14" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_15" BEL
        "soc_basesoc_load_storage_full_24" BEL
        "soc_basesoc_load_storage_full_25" BEL
        "soc_basesoc_load_storage_full_26" BEL
        "soc_basesoc_load_storage_full_27" BEL
        "soc_basesoc_load_storage_full_28" BEL
        "soc_basesoc_load_storage_full_29" BEL
        "soc_basesoc_load_storage_full_30" BEL
        "soc_basesoc_load_storage_full_31" BEL
        "soc_basesoc_load_storage_full_16" BEL
        "soc_basesoc_load_storage_full_17" BEL
        "soc_basesoc_load_storage_full_18" BEL
        "soc_basesoc_load_storage_full_19" BEL
        "soc_basesoc_load_storage_full_20" BEL
        "soc_basesoc_load_storage_full_21" BEL
        "soc_basesoc_load_storage_full_22" BEL
        "soc_basesoc_load_storage_full_23" BEL
        "soc_basesoc_load_storage_full_8" BEL
        "soc_basesoc_load_storage_full_9" BEL
        "soc_basesoc_load_storage_full_10" BEL
        "soc_basesoc_load_storage_full_11" BEL
        "soc_basesoc_load_storage_full_12" BEL
        "soc_basesoc_load_storage_full_13" BEL
        "soc_basesoc_load_storage_full_14" BEL
        "soc_basesoc_load_storage_full_15" BEL
        "soc_basesoc_load_storage_full_0" BEL
        "soc_basesoc_load_storage_full_1" BEL
        "soc_basesoc_load_storage_full_2" BEL
        "soc_basesoc_load_storage_full_3" BEL
        "soc_basesoc_load_storage_full_4" BEL
        "soc_basesoc_load_storage_full_5" BEL
        "soc_basesoc_load_storage_full_6" BEL
        "soc_basesoc_load_storage_full_7" BEL
        "soc_basesoc_reload_storage_full_8" BEL
        "soc_basesoc_reload_storage_full_9" BEL
        "soc_basesoc_reload_storage_full_10" BEL
        "soc_basesoc_reload_storage_full_11" BEL
        "soc_basesoc_reload_storage_full_12" BEL
        "soc_basesoc_reload_storage_full_13" BEL
        "soc_basesoc_reload_storage_full_14" BEL
        "soc_basesoc_reload_storage_full_15" BEL
        "soc_basesoc_reload_storage_full_24" BEL
        "soc_basesoc_reload_storage_full_25" BEL
        "soc_basesoc_reload_storage_full_26" BEL
        "soc_basesoc_reload_storage_full_27" BEL
        "soc_basesoc_reload_storage_full_28" BEL
        "soc_basesoc_reload_storage_full_29" BEL
        "soc_basesoc_reload_storage_full_30" BEL
        "soc_basesoc_reload_storage_full_31" BEL
        "soc_basesoc_reload_storage_full_16" BEL
        "soc_basesoc_reload_storage_full_17" BEL
        "soc_basesoc_reload_storage_full_18" BEL
        "soc_basesoc_reload_storage_full_19" BEL
        "soc_basesoc_reload_storage_full_20" BEL
        "soc_basesoc_reload_storage_full_21" BEL
        "soc_basesoc_reload_storage_full_22" BEL
        "soc_basesoc_reload_storage_full_23" BEL
        "soc_basesoc_reload_storage_full_0" BEL
        "soc_basesoc_reload_storage_full_1" BEL
        "soc_basesoc_reload_storage_full_2" BEL
        "soc_basesoc_reload_storage_full_3" BEL
        "soc_basesoc_reload_storage_full_4" BEL
        "soc_basesoc_reload_storage_full_5" BEL
        "soc_basesoc_reload_storage_full_6" BEL
        "soc_basesoc_reload_storage_full_7" BEL "soc_opsis_i2c_scl_r" BEL
        "soc_suart_phase_accumulator_tx_2" BEL
        "soc_suart_phase_accumulator_tx_3" BEL
        "soc_suart_phase_accumulator_tx_4" BEL
        "soc_suart_phase_accumulator_tx_5" BEL
        "soc_suart_phase_accumulator_tx_6" BEL
        "soc_suart_phase_accumulator_tx_7" BEL
        "soc_suart_phase_accumulator_tx_8" BEL
        "soc_suart_phase_accumulator_tx_9" BEL
        "soc_suart_phase_accumulator_tx_10" BEL
        "soc_suart_phase_accumulator_tx_11" BEL
        "soc_suart_phase_accumulator_tx_12" BEL
        "soc_suart_phase_accumulator_tx_13" BEL
        "soc_suart_phase_accumulator_tx_14" BEL
        "soc_suart_phase_accumulator_tx_15" BEL
        "soc_suart_phase_accumulator_tx_16" BEL
        "soc_suart_phase_accumulator_tx_17" BEL
        "soc_suart_phase_accumulator_tx_18" BEL
        "soc_suart_phase_accumulator_tx_19" BEL
        "soc_suart_phase_accumulator_tx_20" BEL
        "soc_suart_phase_accumulator_tx_21" BEL
        "soc_suart_phase_accumulator_tx_22" BEL
        "soc_suart_phase_accumulator_tx_23" BEL
        "soc_suart_phase_accumulator_tx_24" BEL
        "soc_suart_phase_accumulator_tx_25" BEL
        "soc_suart_phase_accumulator_tx_26" BEL
        "soc_suart_phase_accumulator_tx_27" BEL
        "soc_suart_phase_accumulator_tx_28" BEL
        "soc_suart_phase_accumulator_tx_29" BEL
        "soc_suart_phase_accumulator_tx_30" BEL
        "soc_suart_phase_accumulator_tx_31" BEL "soc_suart_uart_clk_txen" BEL
        "soc_suart_phase_accumulator_rx_2" BEL
        "soc_suart_phase_accumulator_rx_3" BEL
        "soc_suart_phase_accumulator_rx_4" BEL
        "soc_suart_phase_accumulator_rx_5" BEL
        "soc_suart_phase_accumulator_rx_6" BEL
        "soc_suart_phase_accumulator_rx_7" BEL
        "soc_suart_phase_accumulator_rx_8" BEL
        "soc_suart_phase_accumulator_rx_9" BEL
        "soc_suart_phase_accumulator_rx_10" BEL
        "soc_suart_phase_accumulator_rx_11" BEL
        "soc_suart_phase_accumulator_rx_12" BEL
        "soc_suart_phase_accumulator_rx_13" BEL
        "soc_suart_phase_accumulator_rx_14" BEL
        "soc_suart_phase_accumulator_rx_15" BEL
        "soc_suart_phase_accumulator_rx_16" BEL
        "soc_suart_phase_accumulator_rx_17" BEL
        "soc_suart_phase_accumulator_rx_18" BEL
        "soc_suart_phase_accumulator_rx_19" BEL
        "soc_suart_phase_accumulator_rx_20" BEL
        "soc_suart_phase_accumulator_rx_21" BEL
        "soc_suart_phase_accumulator_rx_22" BEL
        "soc_suart_phase_accumulator_rx_23" BEL
        "soc_suart_phase_accumulator_rx_24" BEL
        "soc_suart_phase_accumulator_rx_25" BEL
        "soc_suart_phase_accumulator_rx_26" BEL
        "soc_suart_phase_accumulator_rx_27" BEL
        "soc_suart_phase_accumulator_rx_28" BEL
        "soc_suart_phase_accumulator_rx_29" BEL
        "soc_suart_phase_accumulator_rx_30" BEL
        "soc_suart_phase_accumulator_rx_31" BEL "soc_dfi_dfi_p1_rddata_valid"
        BEL "memdat_1_0" BEL "memdat_1_1" BEL "memdat_1_2" BEL "memdat_1_3"
        BEL "memdat_1_4" BEL "memdat_1_5" BEL "memdat_1_6" BEL "memdat_1_7"
        BEL "soc_basesoc_sdram_bandwidth_nreads_r_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_23" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_23" BEL
        "soc_opsis_i2c_status_storage_full_0" BEL
        "soc_opsis_i2c_status_storage_full_1" BEL "memdat_3_0" BEL
        "memdat_3_1" BEL "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL
        "memdat_3_5" BEL "memdat_3_6" BEL "memdat_3_7" BEL "soc_dna_status_0"
        BEL "soc_dna_status_1" BEL "soc_dna_status_2" BEL "soc_dna_status_3"
        BEL "soc_dna_status_4" BEL "soc_dna_status_5" BEL "soc_dna_status_6"
        BEL "soc_dna_status_7" BEL "soc_dna_status_8" BEL "soc_dna_status_9"
        BEL "soc_dna_status_10" BEL "soc_dna_status_11" BEL
        "soc_dna_status_12" BEL "soc_dna_status_13" BEL "soc_dna_status_14"
        BEL "soc_dna_status_15" BEL "soc_dna_status_16" BEL
        "soc_dna_status_17" BEL "soc_dna_status_18" BEL "soc_dna_status_19"
        BEL "soc_dna_status_20" BEL "soc_dna_status_21" BEL
        "soc_dna_status_22" BEL "soc_dna_status_23" BEL "soc_dna_status_24"
        BEL "soc_dna_status_25" BEL "soc_dna_status_26" BEL
        "soc_dna_status_27" BEL "soc_dna_status_28" BEL "soc_dna_status_29"
        BEL "soc_dna_status_30" BEL "soc_dna_status_31" BEL
        "soc_dna_status_32" BEL "soc_dna_status_33" BEL "soc_dna_status_34"
        BEL "soc_dna_status_35" BEL "soc_dna_status_36" BEL
        "soc_dna_status_37" BEL "soc_dna_status_38" BEL "soc_dna_status_39"
        BEL "soc_dna_status_40" BEL "soc_dna_status_41" BEL
        "soc_dna_status_42" BEL "soc_dna_status_43" BEL "soc_dna_status_44"
        BEL "soc_dna_status_45" BEL "soc_dna_status_46" BEL
        "soc_dna_status_47" BEL "soc_dna_status_48" BEL "soc_dna_status_49"
        BEL "soc_dna_status_50" BEL "soc_dna_status_51" BEL
        "soc_dna_status_52" BEL "soc_dna_status_53" BEL "soc_dna_status_54"
        BEL "soc_dna_status_55" BEL "soc_dna_status_56" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_23" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_23" BEL
        "soc_basesoc_value_0" BEL "soc_basesoc_value_1" BEL
        "soc_basesoc_value_2" BEL "soc_basesoc_value_3" BEL
        "soc_basesoc_value_4" BEL "soc_basesoc_value_5" BEL
        "soc_basesoc_value_6" BEL "soc_basesoc_value_7" BEL
        "soc_basesoc_value_8" BEL "soc_basesoc_value_9" BEL
        "soc_basesoc_value_10" BEL "soc_basesoc_value_11" BEL
        "soc_basesoc_value_12" BEL "soc_basesoc_value_13" BEL
        "soc_basesoc_value_14" BEL "soc_basesoc_value_15" BEL
        "soc_basesoc_value_16" BEL "soc_basesoc_value_17" BEL
        "soc_basesoc_value_18" BEL "soc_basesoc_value_19" BEL
        "soc_basesoc_value_20" BEL "soc_basesoc_value_21" BEL
        "soc_basesoc_value_22" BEL "soc_basesoc_value_23" BEL
        "soc_basesoc_value_24" BEL "soc_basesoc_value_25" BEL
        "soc_basesoc_value_26" BEL "soc_basesoc_value_27" BEL
        "soc_basesoc_value_28" BEL "soc_basesoc_value_29" BEL
        "soc_basesoc_value_30" BEL "soc_basesoc_value_31" BEL
        "vns_new_master_rdata_valid4" BEL
        "vns_basesoc_interface1_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface1_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_7" BEL "soc_suart_tx_reg_0" BEL
        "soc_suart_tx_reg_1" BEL "soc_suart_tx_reg_2" BEL "soc_suart_tx_reg_3"
        BEL "soc_suart_tx_reg_4" BEL "soc_suart_tx_reg_5" BEL
        "soc_suart_tx_reg_6" BEL "soc_suart_tx_reg_7" BEL "soc_spiflash_dqi_0"
        BEL "soc_spiflash_dqi_1" BEL "soc_spiflash_dqi_2" BEL
        "soc_spiflash_dqi_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "soc_suart_uart_clk_rxen" BEL "soc_basesoc_sdram_dfi_p0_rddata_en" BEL
        "soc_basesoc_sdram_dfi_p1_rddata_en" BEL
        "soc_basesoc_sdram_dfi_p1_wrdata_en" BEL
        "vns_xilinxmultiregimpl1_regs0" BEL "soc_basesoc_value_status_0" BEL
        "soc_basesoc_value_status_1" BEL "soc_basesoc_value_status_2" BEL
        "soc_basesoc_value_status_3" BEL "soc_basesoc_value_status_4" BEL
        "soc_basesoc_value_status_5" BEL "soc_basesoc_value_status_6" BEL
        "soc_basesoc_value_status_7" BEL "soc_basesoc_value_status_8" BEL
        "soc_basesoc_value_status_9" BEL "soc_basesoc_value_status_10" BEL
        "soc_basesoc_value_status_11" BEL "soc_basesoc_value_status_12" BEL
        "soc_basesoc_value_status_13" BEL "soc_basesoc_value_status_14" BEL
        "soc_basesoc_value_status_15" BEL "soc_basesoc_value_status_16" BEL
        "soc_basesoc_value_status_17" BEL "soc_basesoc_value_status_18" BEL
        "soc_basesoc_value_status_19" BEL "soc_basesoc_value_status_20" BEL
        "soc_basesoc_value_status_21" BEL "soc_basesoc_value_status_22" BEL
        "soc_basesoc_value_status_23" BEL "soc_basesoc_value_status_24" BEL
        "soc_basesoc_value_status_25" BEL "soc_basesoc_value_status_26" BEL
        "soc_basesoc_value_status_27" BEL "soc_basesoc_value_status_28" BEL
        "soc_basesoc_value_status_29" BEL "soc_basesoc_value_status_30" BEL
        "soc_basesoc_value_status_31" BEL
        "soc_basesoc_sdram_bankmachine0_row_0" BEL
        "soc_basesoc_sdram_bankmachine0_row_1" BEL
        "soc_basesoc_sdram_bankmachine0_row_2" BEL
        "soc_basesoc_sdram_bankmachine0_row_3" BEL
        "soc_basesoc_sdram_bankmachine0_row_4" BEL
        "soc_basesoc_sdram_bankmachine0_row_5" BEL
        "soc_basesoc_sdram_bankmachine0_row_6" BEL
        "soc_basesoc_sdram_bankmachine0_row_7" BEL
        "soc_basesoc_sdram_bankmachine0_row_8" BEL
        "soc_basesoc_sdram_bankmachine0_row_9" BEL
        "soc_basesoc_sdram_bankmachine0_row_10" BEL
        "soc_basesoc_sdram_bankmachine0_row_11" BEL
        "soc_basesoc_sdram_bankmachine0_row_12" BEL
        "soc_basesoc_sdram_bankmachine0_row_13" BEL
        "soc_basesoc_sdram_bankmachine1_row_0" BEL
        "soc_basesoc_sdram_bankmachine1_row_1" BEL
        "soc_basesoc_sdram_bankmachine1_row_2" BEL
        "soc_basesoc_sdram_bankmachine1_row_3" BEL
        "soc_basesoc_sdram_bankmachine1_row_4" BEL
        "soc_basesoc_sdram_bankmachine1_row_5" BEL
        "soc_basesoc_sdram_bankmachine1_row_6" BEL
        "soc_basesoc_sdram_bankmachine1_row_7" BEL
        "soc_basesoc_sdram_bankmachine1_row_8" BEL
        "soc_basesoc_sdram_bankmachine1_row_9" BEL
        "soc_basesoc_sdram_bankmachine1_row_10" BEL
        "soc_basesoc_sdram_bankmachine1_row_11" BEL
        "soc_basesoc_sdram_bankmachine1_row_12" BEL
        "soc_basesoc_sdram_bankmachine1_row_13" BEL
        "soc_basesoc_sdram_bankmachine2_row_0" BEL
        "soc_basesoc_sdram_bankmachine2_row_1" BEL
        "soc_basesoc_sdram_bankmachine2_row_2" BEL
        "soc_basesoc_sdram_bankmachine2_row_3" BEL
        "soc_basesoc_sdram_bankmachine2_row_4" BEL
        "soc_basesoc_sdram_bankmachine2_row_5" BEL
        "soc_basesoc_sdram_bankmachine2_row_6" BEL
        "soc_basesoc_sdram_bankmachine2_row_7" BEL
        "soc_basesoc_sdram_bankmachine2_row_8" BEL
        "soc_basesoc_sdram_bankmachine2_row_9" BEL
        "soc_basesoc_sdram_bankmachine2_row_10" BEL
        "soc_basesoc_sdram_bankmachine2_row_11" BEL
        "soc_basesoc_sdram_bankmachine2_row_12" BEL
        "soc_basesoc_sdram_bankmachine2_row_13" BEL
        "soc_basesoc_sdram_bankmachine3_row_0" BEL
        "soc_basesoc_sdram_bankmachine3_row_1" BEL
        "soc_basesoc_sdram_bankmachine3_row_2" BEL
        "soc_basesoc_sdram_bankmachine3_row_3" BEL
        "soc_basesoc_sdram_bankmachine3_row_4" BEL
        "soc_basesoc_sdram_bankmachine3_row_5" BEL
        "soc_basesoc_sdram_bankmachine3_row_6" BEL
        "soc_basesoc_sdram_bankmachine3_row_7" BEL
        "soc_basesoc_sdram_bankmachine3_row_8" BEL
        "soc_basesoc_sdram_bankmachine3_row_9" BEL
        "soc_basesoc_sdram_bankmachine3_row_10" BEL
        "soc_basesoc_sdram_bankmachine3_row_11" BEL
        "soc_basesoc_sdram_bankmachine3_row_12" BEL
        "soc_basesoc_sdram_bankmachine3_row_13" BEL
        "soc_basesoc_sdram_bankmachine4_row_0" BEL
        "soc_basesoc_sdram_bankmachine4_row_1" BEL
        "soc_basesoc_sdram_bankmachine4_row_2" BEL
        "soc_basesoc_sdram_bankmachine4_row_3" BEL
        "soc_basesoc_sdram_bankmachine4_row_4" BEL
        "soc_basesoc_sdram_bankmachine4_row_5" BEL
        "soc_basesoc_sdram_bankmachine4_row_6" BEL
        "soc_basesoc_sdram_bankmachine4_row_7" BEL
        "soc_basesoc_sdram_bankmachine4_row_8" BEL
        "soc_basesoc_sdram_bankmachine4_row_9" BEL
        "soc_basesoc_sdram_bankmachine4_row_10" BEL
        "soc_basesoc_sdram_bankmachine4_row_11" BEL
        "soc_basesoc_sdram_bankmachine4_row_12" BEL
        "soc_basesoc_sdram_bankmachine4_row_13" BEL
        "soc_basesoc_sdram_bankmachine5_row_0" BEL
        "soc_basesoc_sdram_bankmachine5_row_1" BEL
        "soc_basesoc_sdram_bankmachine5_row_2" BEL
        "soc_basesoc_sdram_bankmachine5_row_3" BEL
        "soc_basesoc_sdram_bankmachine5_row_4" BEL
        "soc_basesoc_sdram_bankmachine5_row_5" BEL
        "soc_basesoc_sdram_bankmachine5_row_6" BEL
        "soc_basesoc_sdram_bankmachine5_row_7" BEL
        "soc_basesoc_sdram_bankmachine5_row_8" BEL
        "soc_basesoc_sdram_bankmachine5_row_9" BEL
        "soc_basesoc_sdram_bankmachine5_row_10" BEL
        "soc_basesoc_sdram_bankmachine5_row_11" BEL
        "soc_basesoc_sdram_bankmachine5_row_12" BEL
        "soc_basesoc_sdram_bankmachine5_row_13" BEL
        "soc_basesoc_sdram_bankmachine6_row_0" BEL
        "soc_basesoc_sdram_bankmachine6_row_1" BEL
        "soc_basesoc_sdram_bankmachine6_row_2" BEL
        "soc_basesoc_sdram_bankmachine6_row_3" BEL
        "soc_basesoc_sdram_bankmachine6_row_4" BEL
        "soc_basesoc_sdram_bankmachine6_row_5" BEL
        "soc_basesoc_sdram_bankmachine6_row_6" BEL
        "soc_basesoc_sdram_bankmachine6_row_7" BEL
        "soc_basesoc_sdram_bankmachine6_row_8" BEL
        "soc_basesoc_sdram_bankmachine6_row_9" BEL
        "soc_basesoc_sdram_bankmachine6_row_10" BEL
        "soc_basesoc_sdram_bankmachine6_row_11" BEL
        "soc_basesoc_sdram_bankmachine6_row_12" BEL
        "soc_basesoc_sdram_bankmachine6_row_13" BEL
        "soc_basesoc_sdram_bankmachine7_row_0" BEL
        "soc_basesoc_sdram_bankmachine7_row_1" BEL
        "soc_basesoc_sdram_bankmachine7_row_2" BEL
        "soc_basesoc_sdram_bankmachine7_row_3" BEL
        "soc_basesoc_sdram_bankmachine7_row_4" BEL
        "soc_basesoc_sdram_bankmachine7_row_5" BEL
        "soc_basesoc_sdram_bankmachine7_row_6" BEL
        "soc_basesoc_sdram_bankmachine7_row_7" BEL
        "soc_basesoc_sdram_bankmachine7_row_8" BEL
        "soc_basesoc_sdram_bankmachine7_row_9" BEL
        "soc_basesoc_sdram_bankmachine7_row_10" BEL
        "soc_basesoc_sdram_bankmachine7_row_11" BEL
        "soc_basesoc_sdram_bankmachine7_row_12" BEL
        "soc_basesoc_sdram_bankmachine7_row_13" BEL
        "vns_xilinxmultiregimpl1_regs1" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_7" BEL "soc_opsis_i2c_sda_i"
        BEL "soc_opsis_i2c_sda_r" BEL "soc_suart_source_valid" BEL
        "soc_spiflash_sr_0" BEL "soc_spiflash_sr_1" BEL "soc_spiflash_sr_2"
        BEL "soc_spiflash_sr_3" BEL "soc_spiflash_sr_4" BEL
        "soc_spiflash_sr_5" BEL "soc_spiflash_sr_6" BEL "soc_spiflash_sr_7"
        BEL "soc_spiflash_sr_8" BEL "soc_spiflash_sr_9" BEL
        "soc_spiflash_sr_10" BEL "soc_spiflash_sr_11" BEL "soc_spiflash_sr_12"
        BEL "soc_spiflash_sr_13" BEL "soc_spiflash_sr_14" BEL
        "soc_spiflash_sr_15" BEL "soc_spiflash_sr_16" BEL "soc_spiflash_sr_17"
        BEL "soc_spiflash_sr_18" BEL "soc_spiflash_sr_19" BEL
        "soc_spiflash_sr_20" BEL "soc_spiflash_sr_21" BEL "soc_spiflash_sr_22"
        BEL "soc_spiflash_sr_23" BEL "soc_spiflash_sr_24" BEL
        "soc_spiflash_sr_25" BEL "soc_spiflash_sr_26" BEL "soc_spiflash_sr_27"
        BEL "soc_spiflash_sr_28" BEL "soc_spiflash_sr_29" BEL
        "soc_spiflash_sr_30" BEL "soc_spiflash_sr_31" BEL
        "soc_dfi_dfi_p2_rddata_0" BEL "soc_dfi_dfi_p2_rddata_1" BEL
        "soc_dfi_dfi_p2_rddata_2" BEL "soc_dfi_dfi_p2_rddata_3" BEL
        "soc_dfi_dfi_p2_rddata_4" BEL "soc_dfi_dfi_p2_rddata_5" BEL
        "soc_dfi_dfi_p2_rddata_6" BEL "soc_dfi_dfi_p2_rddata_7" BEL
        "soc_dfi_dfi_p2_rddata_8" BEL "soc_dfi_dfi_p2_rddata_9" BEL
        "soc_dfi_dfi_p2_rddata_10" BEL "soc_dfi_dfi_p2_rddata_11" BEL
        "soc_dfi_dfi_p2_rddata_12" BEL "soc_dfi_dfi_p2_rddata_13" BEL
        "soc_dfi_dfi_p2_rddata_14" BEL "soc_dfi_dfi_p2_rddata_15" BEL
        "soc_dfi_dfi_p2_rddata_16" BEL "soc_dfi_dfi_p2_rddata_17" BEL
        "soc_dfi_dfi_p2_rddata_18" BEL "soc_dfi_dfi_p2_rddata_19" BEL
        "soc_dfi_dfi_p2_rddata_20" BEL "soc_dfi_dfi_p2_rddata_21" BEL
        "soc_dfi_dfi_p2_rddata_22" BEL "soc_dfi_dfi_p2_rddata_23" BEL
        "soc_dfi_dfi_p2_rddata_24" BEL "soc_dfi_dfi_p2_rddata_25" BEL
        "soc_dfi_dfi_p2_rddata_26" BEL "soc_dfi_dfi_p2_rddata_27" BEL
        "soc_dfi_dfi_p2_rddata_28" BEL "soc_dfi_dfi_p2_rddata_29" BEL
        "soc_dfi_dfi_p2_rddata_30" BEL "soc_dfi_dfi_p2_rddata_31" BEL
        "soc_dfi_dfi_p3_rddata_0" BEL "soc_dfi_dfi_p3_rddata_1" BEL
        "soc_dfi_dfi_p3_rddata_2" BEL "soc_dfi_dfi_p3_rddata_3" BEL
        "soc_dfi_dfi_p3_rddata_4" BEL "soc_dfi_dfi_p3_rddata_5" BEL
        "soc_dfi_dfi_p3_rddata_6" BEL "soc_dfi_dfi_p3_rddata_7" BEL
        "soc_dfi_dfi_p3_rddata_8" BEL "soc_dfi_dfi_p3_rddata_9" BEL
        "soc_dfi_dfi_p3_rddata_10" BEL "soc_dfi_dfi_p3_rddata_11" BEL
        "soc_dfi_dfi_p3_rddata_12" BEL "soc_dfi_dfi_p3_rddata_13" BEL
        "soc_dfi_dfi_p3_rddata_14" BEL "soc_dfi_dfi_p3_rddata_15" BEL
        "soc_dfi_dfi_p3_rddata_16" BEL "soc_dfi_dfi_p3_rddata_17" BEL
        "soc_dfi_dfi_p3_rddata_18" BEL "soc_dfi_dfi_p3_rddata_19" BEL
        "soc_dfi_dfi_p3_rddata_20" BEL "soc_dfi_dfi_p3_rddata_21" BEL
        "soc_dfi_dfi_p3_rddata_22" BEL "soc_dfi_dfi_p3_rddata_23" BEL
        "soc_dfi_dfi_p3_rddata_24" BEL "soc_dfi_dfi_p3_rddata_25" BEL
        "soc_dfi_dfi_p3_rddata_26" BEL "soc_dfi_dfi_p3_rddata_27" BEL
        "soc_dfi_dfi_p3_rddata_28" BEL "soc_dfi_dfi_p3_rddata_29" BEL
        "soc_dfi_dfi_p3_rddata_30" BEL "soc_dfi_dfi_p3_rddata_31" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_7" BEL
        "vns_basesoc_interface5_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface5_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface5_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface5_bank_bus_dat_r_3" BEL "soc_opsis_i2c_din_0"
        BEL "soc_opsis_i2c_din_1" BEL "soc_opsis_i2c_din_2" BEL
        "soc_opsis_i2c_din_3" BEL "soc_opsis_i2c_din_4" BEL
        "soc_opsis_i2c_din_5" BEL "soc_opsis_i2c_din_6" BEL
        "soc_opsis_i2c_din_7" BEL "soc_dfi_dfi_p0_rddata_0" BEL
        "soc_dfi_dfi_p0_rddata_1" BEL "soc_dfi_dfi_p0_rddata_2" BEL
        "soc_dfi_dfi_p0_rddata_3" BEL "soc_dfi_dfi_p0_rddata_4" BEL
        "soc_dfi_dfi_p0_rddata_5" BEL "soc_dfi_dfi_p0_rddata_6" BEL
        "soc_dfi_dfi_p0_rddata_7" BEL "soc_dfi_dfi_p0_rddata_8" BEL
        "soc_dfi_dfi_p0_rddata_9" BEL "soc_dfi_dfi_p0_rddata_10" BEL
        "soc_dfi_dfi_p0_rddata_11" BEL "soc_dfi_dfi_p0_rddata_12" BEL
        "soc_dfi_dfi_p0_rddata_13" BEL "soc_dfi_dfi_p0_rddata_14" BEL
        "soc_dfi_dfi_p0_rddata_15" BEL "soc_dfi_dfi_p0_rddata_16" BEL
        "soc_dfi_dfi_p0_rddata_17" BEL "soc_dfi_dfi_p0_rddata_18" BEL
        "soc_dfi_dfi_p0_rddata_19" BEL "soc_dfi_dfi_p0_rddata_20" BEL
        "soc_dfi_dfi_p0_rddata_21" BEL "soc_dfi_dfi_p0_rddata_22" BEL
        "soc_dfi_dfi_p0_rddata_23" BEL "soc_dfi_dfi_p0_rddata_24" BEL
        "soc_dfi_dfi_p0_rddata_25" BEL "soc_dfi_dfi_p0_rddata_26" BEL
        "soc_dfi_dfi_p0_rddata_27" BEL "soc_dfi_dfi_p0_rddata_28" BEL
        "soc_dfi_dfi_p0_rddata_29" BEL "soc_dfi_dfi_p0_rddata_30" BEL
        "soc_dfi_dfi_p0_rddata_31" BEL "soc_dfi_dfi_p1_rddata_0" BEL
        "soc_dfi_dfi_p1_rddata_1" BEL "soc_dfi_dfi_p1_rddata_2" BEL
        "soc_dfi_dfi_p1_rddata_3" BEL "soc_dfi_dfi_p1_rddata_4" BEL
        "soc_dfi_dfi_p1_rddata_5" BEL "soc_dfi_dfi_p1_rddata_6" BEL
        "soc_dfi_dfi_p1_rddata_7" BEL "soc_dfi_dfi_p1_rddata_8" BEL
        "soc_dfi_dfi_p1_rddata_9" BEL "soc_dfi_dfi_p1_rddata_10" BEL
        "soc_dfi_dfi_p1_rddata_11" BEL "soc_dfi_dfi_p1_rddata_12" BEL
        "soc_dfi_dfi_p1_rddata_13" BEL "soc_dfi_dfi_p1_rddata_14" BEL
        "soc_dfi_dfi_p1_rddata_15" BEL "soc_dfi_dfi_p1_rddata_16" BEL
        "soc_dfi_dfi_p1_rddata_17" BEL "soc_dfi_dfi_p1_rddata_18" BEL
        "soc_dfi_dfi_p1_rddata_19" BEL "soc_dfi_dfi_p1_rddata_20" BEL
        "soc_dfi_dfi_p1_rddata_21" BEL "soc_dfi_dfi_p1_rddata_22" BEL
        "soc_dfi_dfi_p1_rddata_23" BEL "soc_dfi_dfi_p1_rddata_24" BEL
        "soc_dfi_dfi_p1_rddata_25" BEL "soc_dfi_dfi_p1_rddata_26" BEL
        "soc_dfi_dfi_p1_rddata_27" BEL "soc_dfi_dfi_p1_rddata_28" BEL
        "soc_dfi_dfi_p1_rddata_29" BEL "soc_dfi_dfi_p1_rddata_30" BEL
        "soc_dfi_dfi_p1_rddata_31" BEL
        "soc_basesoc_sdram_phaseinjector2_status_0" BEL
        "soc_basesoc_sdram_phaseinjector2_status_1" BEL
        "soc_basesoc_sdram_phaseinjector2_status_2" BEL
        "soc_basesoc_sdram_phaseinjector2_status_3" BEL
        "soc_basesoc_sdram_phaseinjector2_status_4" BEL
        "soc_basesoc_sdram_phaseinjector2_status_5" BEL
        "soc_basesoc_sdram_phaseinjector2_status_6" BEL
        "soc_basesoc_sdram_phaseinjector2_status_7" BEL
        "soc_basesoc_sdram_phaseinjector2_status_8" BEL
        "soc_basesoc_sdram_phaseinjector2_status_9" BEL
        "soc_basesoc_sdram_phaseinjector2_status_10" BEL
        "soc_basesoc_sdram_phaseinjector2_status_11" BEL
        "soc_basesoc_sdram_phaseinjector2_status_12" BEL
        "soc_basesoc_sdram_phaseinjector2_status_13" BEL
        "soc_basesoc_sdram_phaseinjector2_status_14" BEL
        "soc_basesoc_sdram_phaseinjector2_status_15" BEL
        "soc_basesoc_sdram_phaseinjector2_status_16" BEL
        "soc_basesoc_sdram_phaseinjector2_status_17" BEL
        "soc_basesoc_sdram_phaseinjector2_status_18" BEL
        "soc_basesoc_sdram_phaseinjector2_status_19" BEL
        "soc_basesoc_sdram_phaseinjector2_status_20" BEL
        "soc_basesoc_sdram_phaseinjector2_status_21" BEL
        "soc_basesoc_sdram_phaseinjector2_status_22" BEL
        "soc_basesoc_sdram_phaseinjector2_status_23" BEL
        "soc_basesoc_sdram_phaseinjector2_status_24" BEL
        "soc_basesoc_sdram_phaseinjector2_status_25" BEL
        "soc_basesoc_sdram_phaseinjector2_status_26" BEL
        "soc_basesoc_sdram_phaseinjector2_status_27" BEL
        "soc_basesoc_sdram_phaseinjector2_status_28" BEL
        "soc_basesoc_sdram_phaseinjector2_status_29" BEL
        "soc_basesoc_sdram_phaseinjector2_status_30" BEL
        "soc_basesoc_sdram_phaseinjector2_status_31" BEL
        "soc_basesoc_sdram_phaseinjector3_status_0" BEL
        "soc_basesoc_sdram_phaseinjector3_status_1" BEL
        "soc_basesoc_sdram_phaseinjector3_status_2" BEL
        "soc_basesoc_sdram_phaseinjector3_status_3" BEL
        "soc_basesoc_sdram_phaseinjector3_status_4" BEL
        "soc_basesoc_sdram_phaseinjector3_status_5" BEL
        "soc_basesoc_sdram_phaseinjector3_status_6" BEL
        "soc_basesoc_sdram_phaseinjector3_status_7" BEL
        "soc_basesoc_sdram_phaseinjector3_status_8" BEL
        "soc_basesoc_sdram_phaseinjector3_status_9" BEL
        "soc_basesoc_sdram_phaseinjector3_status_10" BEL
        "soc_basesoc_sdram_phaseinjector3_status_11" BEL
        "soc_basesoc_sdram_phaseinjector3_status_12" BEL
        "soc_basesoc_sdram_phaseinjector3_status_13" BEL
        "soc_basesoc_sdram_phaseinjector3_status_14" BEL
        "soc_basesoc_sdram_phaseinjector3_status_15" BEL
        "soc_basesoc_sdram_phaseinjector3_status_16" BEL
        "soc_basesoc_sdram_phaseinjector3_status_17" BEL
        "soc_basesoc_sdram_phaseinjector3_status_18" BEL
        "soc_basesoc_sdram_phaseinjector3_status_19" BEL
        "soc_basesoc_sdram_phaseinjector3_status_20" BEL
        "soc_basesoc_sdram_phaseinjector3_status_21" BEL
        "soc_basesoc_sdram_phaseinjector3_status_22" BEL
        "soc_basesoc_sdram_phaseinjector3_status_23" BEL
        "soc_basesoc_sdram_phaseinjector3_status_24" BEL
        "soc_basesoc_sdram_phaseinjector3_status_25" BEL
        "soc_basesoc_sdram_phaseinjector3_status_26" BEL
        "soc_basesoc_sdram_phaseinjector3_status_27" BEL
        "soc_basesoc_sdram_phaseinjector3_status_28" BEL
        "soc_basesoc_sdram_phaseinjector3_status_29" BEL
        "soc_basesoc_sdram_phaseinjector3_status_30" BEL
        "soc_basesoc_sdram_phaseinjector3_status_31" BEL
        "soc_basesoc_sdram_phaseinjector1_status_0" BEL
        "soc_basesoc_sdram_phaseinjector1_status_1" BEL
        "soc_basesoc_sdram_phaseinjector1_status_2" BEL
        "soc_basesoc_sdram_phaseinjector1_status_3" BEL
        "soc_basesoc_sdram_phaseinjector1_status_4" BEL
        "soc_basesoc_sdram_phaseinjector1_status_5" BEL
        "soc_basesoc_sdram_phaseinjector1_status_6" BEL
        "soc_basesoc_sdram_phaseinjector1_status_7" BEL
        "soc_basesoc_sdram_phaseinjector1_status_8" BEL
        "soc_basesoc_sdram_phaseinjector1_status_9" BEL
        "soc_basesoc_sdram_phaseinjector1_status_10" BEL
        "soc_basesoc_sdram_phaseinjector1_status_11" BEL
        "soc_basesoc_sdram_phaseinjector1_status_12" BEL
        "soc_basesoc_sdram_phaseinjector1_status_13" BEL
        "soc_basesoc_sdram_phaseinjector1_status_14" BEL
        "soc_basesoc_sdram_phaseinjector1_status_15" BEL
        "soc_basesoc_sdram_phaseinjector1_status_16" BEL
        "soc_basesoc_sdram_phaseinjector1_status_17" BEL
        "soc_basesoc_sdram_phaseinjector1_status_18" BEL
        "soc_basesoc_sdram_phaseinjector1_status_19" BEL
        "soc_basesoc_sdram_phaseinjector1_status_20" BEL
        "soc_basesoc_sdram_phaseinjector1_status_21" BEL
        "soc_basesoc_sdram_phaseinjector1_status_22" BEL
        "soc_basesoc_sdram_phaseinjector1_status_23" BEL
        "soc_basesoc_sdram_phaseinjector1_status_24" BEL
        "soc_basesoc_sdram_phaseinjector1_status_25" BEL
        "soc_basesoc_sdram_phaseinjector1_status_26" BEL
        "soc_basesoc_sdram_phaseinjector1_status_27" BEL
        "soc_basesoc_sdram_phaseinjector1_status_28" BEL
        "soc_basesoc_sdram_phaseinjector1_status_29" BEL
        "soc_basesoc_sdram_phaseinjector1_status_30" BEL
        "soc_basesoc_sdram_phaseinjector1_status_31" BEL
        "soc_basesoc_sdram_phaseinjector0_status_0" BEL
        "soc_basesoc_sdram_phaseinjector0_status_1" BEL
        "soc_basesoc_sdram_phaseinjector0_status_2" BEL
        "soc_basesoc_sdram_phaseinjector0_status_3" BEL
        "soc_basesoc_sdram_phaseinjector0_status_4" BEL
        "soc_basesoc_sdram_phaseinjector0_status_5" BEL
        "soc_basesoc_sdram_phaseinjector0_status_6" BEL
        "soc_basesoc_sdram_phaseinjector0_status_7" BEL
        "soc_basesoc_sdram_phaseinjector0_status_8" BEL
        "soc_basesoc_sdram_phaseinjector0_status_9" BEL
        "soc_basesoc_sdram_phaseinjector0_status_10" BEL
        "soc_basesoc_sdram_phaseinjector0_status_11" BEL
        "soc_basesoc_sdram_phaseinjector0_status_12" BEL
        "soc_basesoc_sdram_phaseinjector0_status_13" BEL
        "soc_basesoc_sdram_phaseinjector0_status_14" BEL
        "soc_basesoc_sdram_phaseinjector0_status_15" BEL
        "soc_basesoc_sdram_phaseinjector0_status_16" BEL
        "soc_basesoc_sdram_phaseinjector0_status_17" BEL
        "soc_basesoc_sdram_phaseinjector0_status_18" BEL
        "soc_basesoc_sdram_phaseinjector0_status_19" BEL
        "soc_basesoc_sdram_phaseinjector0_status_20" BEL
        "soc_basesoc_sdram_phaseinjector0_status_21" BEL
        "soc_basesoc_sdram_phaseinjector0_status_22" BEL
        "soc_basesoc_sdram_phaseinjector0_status_23" BEL
        "soc_basesoc_sdram_phaseinjector0_status_24" BEL
        "soc_basesoc_sdram_phaseinjector0_status_25" BEL
        "soc_basesoc_sdram_phaseinjector0_status_26" BEL
        "soc_basesoc_sdram_phaseinjector0_status_27" BEL
        "soc_basesoc_sdram_phaseinjector0_status_28" BEL
        "soc_basesoc_sdram_phaseinjector0_status_29" BEL
        "soc_basesoc_sdram_phaseinjector0_status_30" BEL
        "soc_basesoc_sdram_phaseinjector0_status_31" BEL
        "soc_opsis_i2c_shift_reg_storage_full_0" BEL
        "soc_opsis_i2c_shift_reg_storage_full_1" BEL
        "soc_opsis_i2c_shift_reg_storage_full_2" BEL
        "soc_opsis_i2c_shift_reg_storage_full_3" BEL
        "soc_opsis_i2c_shift_reg_storage_full_4" BEL
        "soc_opsis_i2c_shift_reg_storage_full_5" BEL
        "soc_opsis_i2c_shift_reg_storage_full_6" BEL
        "soc_opsis_i2c_shift_reg_storage_full_7" BEL
        "soc_opsis_i2c_scl_drv_reg" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_7" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_7" BEL
        "vns_xilinxmultiregimpl0_regs0" BEL "vns_xilinxmultiregimpl0_regs1"
        BEL "soc_basesoc_sdram_dfi_p0_bank_0" BEL
        "soc_basesoc_sdram_dfi_p0_bank_1" BEL
        "soc_basesoc_sdram_dfi_p0_bank_2" BEL
        "soc_basesoc_sdram_dfi_p1_bank_0" BEL
        "soc_basesoc_sdram_dfi_p1_bank_1" BEL
        "soc_basesoc_sdram_dfi_p1_bank_2" BEL
        "soc_basesoc_sdram_bandwidth_cmd_valid" BEL
        "soc_basesoc_sdram_bandwidth_cmd_is_read" BEL
        "soc_basesoc_sdram_bandwidth_cmd_is_write" BEL
        "soc_basesoc_sdram_dfi_p0_address_0" BEL
        "soc_basesoc_sdram_dfi_p0_address_1" BEL
        "soc_basesoc_sdram_dfi_p0_address_2" BEL
        "soc_basesoc_sdram_dfi_p0_address_3" BEL
        "soc_basesoc_sdram_dfi_p0_address_4" BEL
        "soc_basesoc_sdram_dfi_p0_address_5" BEL
        "soc_basesoc_sdram_dfi_p0_address_6" BEL
        "soc_basesoc_sdram_dfi_p0_address_7" BEL
        "soc_basesoc_sdram_dfi_p0_address_8" BEL
        "soc_basesoc_sdram_dfi_p0_address_9" BEL
        "soc_basesoc_sdram_dfi_p0_address_10" BEL
        "soc_basesoc_sdram_dfi_p0_address_11" BEL
        "soc_basesoc_sdram_dfi_p0_address_12" BEL
        "soc_basesoc_sdram_dfi_p0_address_13" BEL
        "soc_basesoc_sdram_dfi_p1_address_0" BEL
        "soc_basesoc_sdram_dfi_p1_address_1" BEL
        "soc_basesoc_sdram_dfi_p1_address_2" BEL
        "soc_basesoc_sdram_dfi_p1_address_3" BEL
        "soc_basesoc_sdram_dfi_p1_address_4" BEL
        "soc_basesoc_sdram_dfi_p1_address_5" BEL
        "soc_basesoc_sdram_dfi_p1_address_6" BEL
        "soc_basesoc_sdram_dfi_p1_address_7" BEL
        "soc_basesoc_sdram_dfi_p1_address_8" BEL
        "soc_basesoc_sdram_dfi_p1_address_9" BEL
        "soc_basesoc_sdram_dfi_p1_address_10" BEL
        "soc_basesoc_sdram_dfi_p1_address_11" BEL
        "soc_basesoc_sdram_dfi_p1_address_12" BEL
        "soc_basesoc_sdram_dfi_p1_address_13" BEL
        "vns_opsisi2c_state_FSM_FFd4" BEL "vns_opsisi2c_state_FSM_FFd1" BEL
        "vns_opsisi2c_state_FSM_FFd3" BEL "vns_opsisi2c_state_FSM_FFd2" BEL
        "vns_multiplexer_state_FSM_FFd1" BEL "vns_multiplexer_state_FSM_FFd3"
        BEL "vns_multiplexer_state_FSM_FFd2" BEL
        "vns_litedramwishbone2native_state_FSM_FFd2" BEL
        "vns_litedramwishbone2native_state_FSM_FFd4" BEL
        "vns_litedramwishbone2native_state_FSM_FFd3" BEL
        "soc_front_panel_count_1" BEL
        "vns_litedramwishbone2native_state_FSM_FFd1" BEL
        "soc_front_panel_count_0" BEL "soc_front_panel_count_2" BEL
        "soc_front_panel_count_3" BEL "soc_front_panel_count_6" BEL
        "soc_front_panel_count_4" BEL "soc_front_panel_count_5" BEL
        "soc_front_panel_count_9" BEL "soc_front_panel_count_7" BEL
        "soc_front_panel_count_8" BEL "soc_front_panel_count_12" BEL
        "soc_front_panel_count_10" BEL "soc_front_panel_count_11" BEL
        "soc_front_panel_count_13" BEL "soc_front_panel_count_14" BEL
        "soc_front_panel_count_17" BEL "soc_front_panel_count_15" BEL
        "soc_front_panel_count_16" BEL "soc_front_panel_count_20" BEL
        "soc_front_panel_count_18" BEL "soc_front_panel_count_19" BEL
        "soc_front_panel_count_23" BEL "soc_front_panel_count_21" BEL
        "soc_front_panel_count_22" BEL "soc_front_panel_count_24" BEL
        "soc_front_panel_count_25" BEL "soc_crg_por_0" BEL "soc_crg_por_1" BEL
        "soc_crg_por_2" BEL "soc_crg_por_3" BEL "soc_crg_por_4" BEL
        "soc_crg_por_5" BEL "soc_crg_por_6" BEL "soc_crg_por_7" BEL
        "soc_crg_por_8" BEL "soc_crg_por_9" BEL "soc_crg_por_10" BEL
        "soc_basesoc_sdram_timer_count_4" BEL
        "soc_basesoc_sdram_timer_count_3" BEL
        "soc_basesoc_sdram_timer_count_7" BEL
        "soc_basesoc_sdram_timer_count_5" BEL
        "soc_basesoc_sdram_timer_count_6" BEL
        "soc_basesoc_sdram_timer_count_8" BEL "soc_dna_cnt_0" BEL
        "soc_dna_cnt_1" BEL "soc_dna_cnt_2" BEL "soc_dna_cnt_3" BEL
        "soc_dna_cnt_4" BEL "soc_dna_cnt_5" BEL "soc_dna_cnt_6" BEL
        "soc_basesoc_counter_0" BEL "soc_basesoc_counter_1" BEL
        "soc_basesoc_ctrl_bus_errors_0" BEL "soc_basesoc_ctrl_bus_errors_1"
        BEL "soc_basesoc_ctrl_bus_errors_2" BEL
        "soc_basesoc_ctrl_bus_errors_3" BEL "soc_basesoc_ctrl_bus_errors_4"
        BEL "soc_basesoc_ctrl_bus_errors_5" BEL
        "soc_basesoc_ctrl_bus_errors_6" BEL "soc_basesoc_ctrl_bus_errors_7"
        BEL "soc_basesoc_ctrl_bus_errors_8" BEL
        "soc_basesoc_ctrl_bus_errors_9" BEL "soc_basesoc_ctrl_bus_errors_10"
        BEL "soc_basesoc_ctrl_bus_errors_11" BEL
        "soc_basesoc_ctrl_bus_errors_12" BEL "soc_basesoc_ctrl_bus_errors_13"
        BEL "soc_basesoc_ctrl_bus_errors_14" BEL
        "soc_basesoc_ctrl_bus_errors_15" BEL "soc_basesoc_ctrl_bus_errors_16"
        BEL "soc_basesoc_ctrl_bus_errors_17" BEL
        "soc_basesoc_ctrl_bus_errors_18" BEL "soc_basesoc_ctrl_bus_errors_19"
        BEL "soc_basesoc_ctrl_bus_errors_20" BEL
        "soc_basesoc_ctrl_bus_errors_21" BEL "soc_basesoc_ctrl_bus_errors_22"
        BEL "soc_basesoc_ctrl_bus_errors_23" BEL
        "soc_basesoc_ctrl_bus_errors_24" BEL "soc_basesoc_ctrl_bus_errors_25"
        BEL "soc_basesoc_ctrl_bus_errors_26" BEL
        "soc_basesoc_ctrl_bus_errors_27" BEL "soc_basesoc_ctrl_bus_errors_28"
        BEL "soc_basesoc_ctrl_bus_errors_29" BEL
        "soc_basesoc_ctrl_bus_errors_30" BEL "soc_basesoc_ctrl_bus_errors_31"
        BEL "soc_suart_tx_fifo_produce_0" BEL "soc_suart_tx_fifo_produce_1"
        BEL "soc_suart_tx_fifo_produce_2" BEL "soc_suart_tx_fifo_produce_3"
        BEL "soc_suart_tx_bitcount_0" BEL "soc_suart_tx_bitcount_1" BEL
        "soc_suart_tx_bitcount_2" BEL "soc_suart_tx_bitcount_3" BEL
        "soc_suart_rx_bitcount_0" BEL "soc_suart_rx_bitcount_1" BEL
        "soc_suart_rx_bitcount_2" BEL "soc_suart_rx_bitcount_3" BEL
        "soc_suart_tx_fifo_level0_0" BEL "soc_suart_tx_fifo_level0_1" BEL
        "soc_suart_tx_fifo_level0_2" BEL "soc_suart_tx_fifo_level0_3" BEL
        "soc_suart_tx_fifo_level0_4" BEL "soc_suart_rx_fifo_produce_0" BEL
        "soc_suart_rx_fifo_produce_1" BEL "soc_suart_rx_fifo_produce_2" BEL
        "soc_suart_rx_fifo_produce_3" BEL "soc_suart_tx_fifo_consume_0" BEL
        "soc_suart_tx_fifo_consume_1" BEL "soc_suart_tx_fifo_consume_2" BEL
        "soc_suart_tx_fifo_consume_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "soc_suart_rx_fifo_level0_0" BEL "soc_suart_rx_fifo_level0_1" BEL
        "soc_suart_rx_fifo_level0_2" BEL "soc_suart_rx_fifo_level0_3" BEL
        "soc_suart_rx_fifo_level0_4" BEL "soc_suart_rx_fifo_consume_0" BEL
        "soc_suart_rx_fifo_consume_1" BEL "soc_suart_rx_fifo_consume_2" BEL
        "soc_suart_rx_fifo_consume_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_23" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_count_1" BEL
        "soc_basesoc_sdram_twtrcon_count_0" BEL
        "soc_basesoc_sdram_twtrcon_count_1" BEL
        "soc_basesoc_sdram_twtrcon_count_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_23" BEL "vns_basesoc_count_1" BEL
        "vns_basesoc_count_0" BEL "vns_basesoc_count_2" BEL
        "vns_basesoc_count_3" BEL "vns_basesoc_count_6" BEL
        "vns_basesoc_count_4" BEL "vns_basesoc_count_5" BEL
        "vns_basesoc_count_9" BEL "vns_basesoc_count_7" BEL
        "vns_basesoc_count_8" BEL "vns_basesoc_count_12" BEL
        "vns_basesoc_count_10" BEL "vns_basesoc_count_11" BEL
        "vns_basesoc_count_13" BEL "vns_basesoc_count_14" BEL
        "vns_basesoc_count_17" BEL "vns_basesoc_count_15" BEL
        "vns_basesoc_count_16" BEL "vns_refresher_state_FSM_FFd2" BEL
        "vns_basesoc_count_18" BEL "vns_basesoc_count_19" BEL
        "vns_refresher_state_FSM_FFd1" BEL "vns_cache_state_FSM_FFd3" BEL
        "vns_bankmachine2_state_FSM_FFd3" BEL "vns_cache_state_FSM_FFd2" BEL
        "vns_cache_state_FSM_FFd1" BEL "vns_bankmachine0_state_FSM_FFd3" BEL
        "vns_bankmachine2_state_FSM_FFd2" BEL
        "vns_bankmachine2_state_FSM_FFd1" BEL
        "vns_bankmachine1_state_FSM_FFd3" BEL
        "vns_bankmachine0_state_FSM_FFd2" BEL
        "vns_bankmachine0_state_FSM_FFd1" BEL
        "vns_bankmachine5_state_FSM_FFd3" BEL
        "vns_bankmachine1_state_FSM_FFd2" BEL
        "vns_bankmachine1_state_FSM_FFd1" BEL
        "vns_bankmachine3_state_FSM_FFd3" BEL
        "vns_bankmachine5_state_FSM_FFd2" BEL
        "vns_bankmachine5_state_FSM_FFd1" BEL
        "vns_bankmachine4_state_FSM_FFd3" BEL
        "vns_bankmachine3_state_FSM_FFd2" BEL
        "vns_bankmachine3_state_FSM_FFd1" BEL
        "vns_bankmachine4_state_FSM_FFd2" BEL
        "vns_bankmachine4_state_FSM_FFd1" BEL
        "vns_bankmachine6_state_FSM_FFd1" BEL
        "vns_bankmachine6_state_FSM_FFd3" BEL
        "vns_bankmachine6_state_FSM_FFd2" BEL
        "vns_bankmachine7_state_FSM_FFd1" BEL
        "vns_bankmachine7_state_FSM_FFd3" BEL
        "vns_bankmachine7_state_FSM_FFd2" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd2" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd1" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL "sys_bufg"
        BEL "picorv32/irq_state_FSM_FFd1" BEL "picorv32/irq_state_FSM_FFd2"
        BEL "picorv32/count_cycle_63" BEL "picorv32/count_cycle_62" BEL
        "picorv32/count_cycle_61" BEL "picorv32/count_cycle_60" BEL
        "picorv32/count_cycle_59" BEL "picorv32/count_cycle_58" BEL
        "picorv32/count_cycle_57" BEL "picorv32/count_cycle_56" BEL
        "picorv32/count_cycle_55" BEL "picorv32/count_cycle_54" BEL
        "picorv32/count_cycle_53" BEL "picorv32/count_cycle_52" BEL
        "picorv32/count_cycle_51" BEL "picorv32/count_cycle_50" BEL
        "picorv32/count_cycle_49" BEL "picorv32/count_cycle_48" BEL
        "picorv32/count_cycle_47" BEL "picorv32/count_cycle_46" BEL
        "picorv32/count_cycle_45" BEL "picorv32/count_cycle_44" BEL
        "picorv32/count_cycle_43" BEL "picorv32/count_cycle_42" BEL
        "picorv32/count_cycle_41" BEL "picorv32/count_cycle_40" BEL
        "picorv32/count_cycle_39" BEL "picorv32/count_cycle_38" BEL
        "picorv32/count_cycle_37" BEL "picorv32/count_cycle_36" BEL
        "picorv32/count_cycle_35" BEL "picorv32/count_cycle_34" BEL
        "picorv32/count_cycle_33" BEL "picorv32/count_cycle_32" BEL
        "picorv32/count_cycle_31" BEL "picorv32/count_cycle_30" BEL
        "picorv32/count_cycle_29" BEL "picorv32/count_cycle_28" BEL
        "picorv32/count_cycle_27" BEL "picorv32/count_cycle_26" BEL
        "picorv32/count_cycle_25" BEL "picorv32/count_cycle_24" BEL
        "picorv32/count_cycle_23" BEL "picorv32/count_cycle_22" BEL
        "picorv32/count_cycle_21" BEL "picorv32/count_cycle_20" BEL
        "picorv32/count_cycle_19" BEL "picorv32/count_cycle_18" BEL
        "picorv32/count_cycle_17" BEL "picorv32/count_cycle_16" BEL
        "picorv32/count_cycle_15" BEL "picorv32/count_cycle_14" BEL
        "picorv32/count_cycle_13" BEL "picorv32/count_cycle_12" BEL
        "picorv32/count_cycle_11" BEL "picorv32/count_cycle_10" BEL
        "picorv32/count_cycle_9" BEL "picorv32/count_cycle_8" BEL
        "picorv32/count_cycle_7" BEL "picorv32/count_cycle_6" BEL
        "picorv32/count_cycle_5" BEL "picorv32/count_cycle_4" BEL
        "picorv32/count_cycle_3" BEL "picorv32/count_cycle_2" BEL
        "picorv32/count_cycle_1" BEL "picorv32/count_cycle_0" BEL
        "picorv32/count_instr_63" BEL "picorv32/count_instr_62" BEL
        "picorv32/count_instr_61" BEL "picorv32/count_instr_60" BEL
        "picorv32/count_instr_59" BEL "picorv32/count_instr_58" BEL
        "picorv32/count_instr_57" BEL "picorv32/count_instr_56" BEL
        "picorv32/count_instr_55" BEL "picorv32/count_instr_54" BEL
        "picorv32/count_instr_53" BEL "picorv32/count_instr_52" BEL
        "picorv32/count_instr_51" BEL "picorv32/count_instr_50" BEL
        "picorv32/count_instr_49" BEL "picorv32/count_instr_48" BEL
        "picorv32/count_instr_47" BEL "picorv32/count_instr_46" BEL
        "picorv32/count_instr_45" BEL "picorv32/count_instr_44" BEL
        "picorv32/count_instr_43" BEL "picorv32/count_instr_42" BEL
        "picorv32/count_instr_41" BEL "picorv32/count_instr_40" BEL
        "picorv32/count_instr_39" BEL "picorv32/count_instr_38" BEL
        "picorv32/count_instr_37" BEL "picorv32/count_instr_36" BEL
        "picorv32/count_instr_35" BEL "picorv32/count_instr_34" BEL
        "picorv32/count_instr_33" BEL "picorv32/count_instr_32" BEL
        "picorv32/count_instr_31" BEL "picorv32/count_instr_30" BEL
        "picorv32/count_instr_29" BEL "picorv32/count_instr_28" BEL
        "picorv32/count_instr_27" BEL "picorv32/count_instr_26" BEL
        "picorv32/count_instr_25" BEL "picorv32/count_instr_24" BEL
        "picorv32/count_instr_23" BEL "picorv32/count_instr_22" BEL
        "picorv32/count_instr_21" BEL "picorv32/count_instr_20" BEL
        "picorv32/count_instr_19" BEL "picorv32/count_instr_18" BEL
        "picorv32/count_instr_17" BEL "picorv32/count_instr_16" BEL
        "picorv32/count_instr_15" BEL "picorv32/count_instr_14" BEL
        "picorv32/count_instr_13" BEL "picorv32/count_instr_12" BEL
        "picorv32/count_instr_11" BEL "picorv32/count_instr_10" BEL
        "picorv32/count_instr_9" BEL "picorv32/count_instr_8" BEL
        "picorv32/count_instr_7" BEL "picorv32/count_instr_6" BEL
        "picorv32/count_instr_5" BEL "picorv32/count_instr_4" BEL
        "picorv32/count_instr_3" BEL "picorv32/count_instr_2" BEL
        "picorv32/count_instr_1" BEL "picorv32/count_instr_0" BEL
        "picorv32/pcpi_timeout_counter_3" BEL
        "picorv32/pcpi_timeout_counter_2" BEL
        "picorv32/pcpi_timeout_counter_1" BEL
        "picorv32/pcpi_timeout_counter_0" BEL "picorv32/cpu_state_FSM_FFd2"
        BEL "picorv32/cpu_state_FSM_FFd3" BEL "picorv32/cpu_state_FSM_FFd1"
        BEL "picorv32/cpu_state_FSM_FFd5" BEL "picorv32/cpu_state_FSM_FFd6"
        BEL "picorv32/cpu_state_FSM_FFd4" BEL "picorv32/cpu_state_FSM_FFd7"
        BEL "picorv32/mem_state_1" BEL "picorv32/mem_state_0" BEL
        "picorv32/mem_addr_31" BEL "picorv32/mem_addr_30" BEL
        "picorv32/mem_addr_29" BEL "picorv32/mem_addr_28" BEL
        "picorv32/mem_addr_27" BEL "picorv32/mem_addr_26" BEL
        "picorv32/mem_addr_25" BEL "picorv32/mem_addr_24" BEL
        "picorv32/mem_addr_23" BEL "picorv32/mem_addr_22" BEL
        "picorv32/mem_addr_21" BEL "picorv32/mem_addr_20" BEL
        "picorv32/mem_addr_19" BEL "picorv32/mem_addr_18" BEL
        "picorv32/mem_addr_17" BEL "picorv32/mem_addr_16" BEL
        "picorv32/mem_addr_15" BEL "picorv32/mem_addr_14" BEL
        "picorv32/mem_addr_13" BEL "picorv32/mem_addr_12" BEL
        "picorv32/mem_addr_11" BEL "picorv32/mem_addr_10" BEL
        "picorv32/mem_addr_9" BEL "picorv32/mem_addr_8" BEL
        "picorv32/mem_addr_7" BEL "picorv32/mem_addr_6" BEL
        "picorv32/mem_addr_5" BEL "picorv32/mem_addr_4" BEL
        "picorv32/mem_addr_3" BEL "picorv32/mem_addr_2" BEL
        "picorv32/reg_next_pc_31" BEL "picorv32/reg_next_pc_30" BEL
        "picorv32/reg_next_pc_29" BEL "picorv32/reg_next_pc_28" BEL
        "picorv32/reg_next_pc_27" BEL "picorv32/reg_next_pc_26" BEL
        "picorv32/reg_next_pc_25" BEL "picorv32/reg_next_pc_24" BEL
        "picorv32/reg_next_pc_23" BEL "picorv32/reg_next_pc_22" BEL
        "picorv32/reg_next_pc_21" BEL "picorv32/reg_next_pc_20" BEL
        "picorv32/reg_next_pc_19" BEL "picorv32/reg_next_pc_18" BEL
        "picorv32/reg_next_pc_17" BEL "picorv32/reg_next_pc_16" BEL
        "picorv32/reg_next_pc_15" BEL "picorv32/reg_next_pc_14" BEL
        "picorv32/reg_next_pc_13" BEL "picorv32/reg_next_pc_12" BEL
        "picorv32/reg_next_pc_11" BEL "picorv32/reg_next_pc_10" BEL
        "picorv32/reg_next_pc_9" BEL "picorv32/reg_next_pc_8" BEL
        "picorv32/reg_next_pc_7" BEL "picorv32/reg_next_pc_6" BEL
        "picorv32/reg_next_pc_5" BEL "picorv32/reg_next_pc_4" BEL
        "picorv32/reg_next_pc_3" BEL "picorv32/reg_next_pc_2" BEL
        "picorv32/reg_next_pc_1" BEL "picorv32/irq_pending_2" BEL
        "picorv32/irq_pending_1" BEL "picorv32/irq_pending_0" BEL
        "picorv32/timer_31" BEL "picorv32/timer_30" BEL "picorv32/timer_29"
        BEL "picorv32/timer_28" BEL "picorv32/timer_27" BEL
        "picorv32/timer_26" BEL "picorv32/timer_25" BEL "picorv32/timer_24"
        BEL "picorv32/timer_23" BEL "picorv32/timer_22" BEL
        "picorv32/timer_21" BEL "picorv32/timer_20" BEL "picorv32/timer_19"
        BEL "picorv32/timer_18" BEL "picorv32/timer_17" BEL
        "picorv32/timer_16" BEL "picorv32/timer_15" BEL "picorv32/timer_14"
        BEL "picorv32/timer_13" BEL "picorv32/timer_12" BEL
        "picorv32/timer_11" BEL "picorv32/timer_10" BEL "picorv32/timer_9" BEL
        "picorv32/timer_8" BEL "picorv32/timer_7" BEL "picorv32/timer_6" BEL
        "picorv32/timer_5" BEL "picorv32/timer_4" BEL "picorv32/timer_3" BEL
        "picorv32/timer_2" BEL "picorv32/timer_1" BEL "picorv32/timer_0" BEL
        "picorv32/do_waitirq" BEL "picorv32/reg_pc_31" BEL
        "picorv32/reg_pc_30" BEL "picorv32/reg_pc_29" BEL "picorv32/reg_pc_28"
        BEL "picorv32/reg_pc_27" BEL "picorv32/reg_pc_26" BEL
        "picorv32/reg_pc_25" BEL "picorv32/reg_pc_24" BEL "picorv32/reg_pc_23"
        BEL "picorv32/reg_pc_22" BEL "picorv32/reg_pc_21" BEL
        "picorv32/reg_pc_20" BEL "picorv32/reg_pc_19" BEL "picorv32/reg_pc_18"
        BEL "picorv32/reg_pc_17" BEL "picorv32/reg_pc_16" BEL
        "picorv32/reg_pc_15" BEL "picorv32/reg_pc_14" BEL "picorv32/reg_pc_13"
        BEL "picorv32/reg_pc_12" BEL "picorv32/reg_pc_11" BEL
        "picorv32/reg_pc_10" BEL "picorv32/reg_pc_9" BEL "picorv32/reg_pc_8"
        BEL "picorv32/reg_pc_7" BEL "picorv32/reg_pc_6" BEL
        "picorv32/reg_pc_5" BEL "picorv32/reg_pc_4" BEL "picorv32/reg_pc_3"
        BEL "picorv32/reg_pc_2" BEL "picorv32/reg_pc_1" BEL "picorv32/trap"
        BEL "picorv32/irq_mask_31" BEL "picorv32/irq_mask_30" BEL
        "picorv32/irq_mask_29" BEL "picorv32/irq_mask_28" BEL
        "picorv32/irq_mask_27" BEL "picorv32/irq_mask_26" BEL
        "picorv32/irq_mask_25" BEL "picorv32/irq_mask_24" BEL
        "picorv32/irq_mask_23" BEL "picorv32/irq_mask_22" BEL
        "picorv32/irq_mask_21" BEL "picorv32/irq_mask_20" BEL
        "picorv32/irq_mask_19" BEL "picorv32/irq_mask_18" BEL
        "picorv32/irq_mask_17" BEL "picorv32/irq_mask_16" BEL
        "picorv32/irq_mask_15" BEL "picorv32/irq_mask_14" BEL
        "picorv32/irq_mask_13" BEL "picorv32/irq_mask_12" BEL
        "picorv32/irq_mask_11" BEL "picorv32/irq_mask_10" BEL
        "picorv32/irq_mask_9" BEL "picorv32/irq_mask_8" BEL
        "picorv32/irq_mask_7" BEL "picorv32/irq_mask_6" BEL
        "picorv32/irq_mask_5" BEL "picorv32/irq_mask_4" BEL
        "picorv32/irq_mask_3" BEL "picorv32/irq_mask_2" BEL
        "picorv32/irq_mask_1" BEL "picorv32/irq_mask_0" BEL
        "picorv32/decoded_rs1_5" BEL "picorv32/decoded_rs1_4" BEL
        "picorv32/decoded_rs1_3" BEL "picorv32/decoded_rs1_2" BEL
        "picorv32/decoded_rs1_1" BEL "picorv32/decoded_rs1_0" BEL
        "picorv32/decoded_rd_4" BEL "picorv32/decoded_rd_3" BEL
        "picorv32/decoded_rd_2" BEL "picorv32/decoded_rd_1" BEL
        "picorv32/decoded_rd_0" BEL "picorv32/decoded_imm_uj_20" BEL
        "picorv32/decoded_imm_uj_19" BEL "picorv32/decoded_imm_uj_18" BEL
        "picorv32/decoded_imm_uj_17" BEL "picorv32/decoded_imm_uj_16" BEL
        "picorv32/decoded_imm_uj_15" BEL "picorv32/decoded_imm_uj_14" BEL
        "picorv32/decoded_imm_uj_13" BEL "picorv32/decoded_imm_uj_12" BEL
        "picorv32/decoded_imm_uj_11" BEL "picorv32/decoded_imm_uj_10" BEL
        "picorv32/decoded_imm_uj_9" BEL "picorv32/decoded_imm_uj_8" BEL
        "picorv32/decoded_imm_uj_7" BEL "picorv32/decoded_imm_uj_6" BEL
        "picorv32/decoded_imm_uj_5" BEL "picorv32/decoded_imm_uj_4" BEL
        "picorv32/decoded_imm_uj_3" BEL "picorv32/decoded_imm_uj_2" BEL
        "picorv32/decoded_imm_uj_1" BEL "picorv32/mem_wdata_31" BEL
        "picorv32/mem_wdata_30" BEL "picorv32/mem_wdata_29" BEL
        "picorv32/mem_wdata_28" BEL "picorv32/mem_wdata_27" BEL
        "picorv32/mem_wdata_26" BEL "picorv32/mem_wdata_25" BEL
        "picorv32/mem_wdata_24" BEL "picorv32/mem_wdata_23" BEL
        "picorv32/mem_wdata_22" BEL "picorv32/mem_wdata_21" BEL
        "picorv32/mem_wdata_20" BEL "picorv32/mem_wdata_19" BEL
        "picorv32/mem_wdata_18" BEL "picorv32/mem_wdata_17" BEL
        "picorv32/mem_wdata_16" BEL "picorv32/mem_wdata_15" BEL
        "picorv32/mem_wdata_14" BEL "picorv32/mem_wdata_13" BEL
        "picorv32/mem_wdata_12" BEL "picorv32/mem_wdata_11" BEL
        "picorv32/mem_wdata_10" BEL "picorv32/mem_wdata_9" BEL
        "picorv32/mem_wdata_8" BEL "picorv32/mem_wdata_7" BEL
        "picorv32/mem_wdata_6" BEL "picorv32/mem_wdata_5" BEL
        "picorv32/mem_wdata_4" BEL "picorv32/mem_wdata_3" BEL
        "picorv32/mem_wdata_2" BEL "picorv32/mem_wdata_1" BEL
        "picorv32/mem_wdata_0" BEL "picorv32/decoder_pseudo_trigger" BEL
        "picorv32/irq_delay" BEL "picorv32/pcpi_insn_31" BEL
        "picorv32/pcpi_insn_30" BEL "picorv32/pcpi_insn_29" BEL
        "picorv32/pcpi_insn_28" BEL "picorv32/pcpi_insn_27" BEL
        "picorv32/pcpi_insn_26" BEL "picorv32/pcpi_insn_25" BEL
        "picorv32/pcpi_insn_14" BEL "picorv32/pcpi_insn_13" BEL
        "picorv32/pcpi_insn_12" BEL "picorv32/pcpi_insn_6" BEL
        "picorv32/pcpi_insn_5" BEL "picorv32/pcpi_insn_4" BEL
        "picorv32/pcpi_insn_3" BEL "picorv32/pcpi_insn_2" BEL
        "picorv32/pcpi_insn_1" BEL "picorv32/pcpi_insn_0" BEL
        "picorv32/is_compare" BEL "picorv32/decoder_trigger" BEL
        "picorv32/reg_op1_31" BEL "picorv32/reg_op1_30" BEL
        "picorv32/reg_op1_29" BEL "picorv32/reg_op1_28" BEL
        "picorv32/reg_op1_27" BEL "picorv32/reg_op1_26" BEL
        "picorv32/reg_op1_25" BEL "picorv32/reg_op1_24" BEL
        "picorv32/reg_op1_23" BEL "picorv32/reg_op1_22" BEL
        "picorv32/reg_op1_21" BEL "picorv32/reg_op1_20" BEL
        "picorv32/reg_op1_19" BEL "picorv32/reg_op1_18" BEL
        "picorv32/reg_op1_17" BEL "picorv32/reg_op1_16" BEL
        "picorv32/reg_op1_15" BEL "picorv32/reg_op1_14" BEL
        "picorv32/reg_op1_13" BEL "picorv32/reg_op1_12" BEL
        "picorv32/reg_op1_11" BEL "picorv32/reg_op1_10" BEL
        "picorv32/reg_op1_9" BEL "picorv32/reg_op1_8" BEL "picorv32/reg_op1_7"
        BEL "picorv32/reg_op1_6" BEL "picorv32/reg_op1_5" BEL
        "picorv32/reg_op1_4" BEL "picorv32/reg_op1_3" BEL "picorv32/reg_op1_2"
        BEL "picorv32/reg_op1_1" BEL "picorv32/reg_op1_0" BEL
        "picorv32/reg_op2_31" BEL "picorv32/reg_op2_30" BEL
        "picorv32/reg_op2_29" BEL "picorv32/reg_op2_28" BEL
        "picorv32/reg_op2_27" BEL "picorv32/reg_op2_26" BEL
        "picorv32/reg_op2_25" BEL "picorv32/reg_op2_24" BEL
        "picorv32/reg_op2_23" BEL "picorv32/reg_op2_22" BEL
        "picorv32/reg_op2_21" BEL "picorv32/reg_op2_20" BEL
        "picorv32/reg_op2_19" BEL "picorv32/reg_op2_18" BEL
        "picorv32/reg_op2_17" BEL "picorv32/reg_op2_16" BEL
        "picorv32/reg_op2_15" BEL "picorv32/reg_op2_14" BEL
        "picorv32/reg_op2_13" BEL "picorv32/reg_op2_12" BEL
        "picorv32/reg_op2_11" BEL "picorv32/reg_op2_10" BEL
        "picorv32/reg_op2_9" BEL "picorv32/reg_op2_8" BEL "picorv32/reg_op2_7"
        BEL "picorv32/reg_op2_6" BEL "picorv32/reg_op2_5" BEL
        "picorv32/reg_op2_4" BEL "picorv32/reg_op2_3" BEL "picorv32/reg_op2_2"
        BEL "picorv32/reg_op2_1" BEL "picorv32/reg_op2_0" BEL
        "picorv32/instr_lbu" BEL "picorv32/instr_lhu" BEL "picorv32/instr_lw"
        BEL "picorv32/instr_sltiu" BEL "picorv32/instr_bltu" BEL
        "picorv32/instr_sltu" BEL "picorv32/instr_jalr" BEL
        "picorv32/is_lb_lh_lw_lbu_lhu" BEL "picorv32/is_alu_reg_imm" BEL
        "picorv32/instr_slti" BEL "picorv32/instr_blt" BEL
        "picorv32/instr_slt" BEL "picorv32/instr_lui" BEL
        "picorv32/instr_auipc" BEL "picorv32/instr_jal" BEL
        "picorv32/instr_rdcycle" BEL "picorv32/instr_rdcycleh" BEL
        "picorv32/instr_rdinstr" BEL "picorv32/instr_rdinstrh" BEL
        "picorv32/instr_and" BEL "picorv32/instr_or" BEL "picorv32/instr_sra"
        BEL "picorv32/instr_srl" BEL "picorv32/instr_xor" BEL
        "picorv32/instr_sub" BEL "picorv32/instr_add" BEL "picorv32/instr_sll"
        BEL "picorv32/instr_andi" BEL "picorv32/instr_ori" BEL
        "picorv32/instr_xori" BEL "picorv32/instr_addi" BEL
        "picorv32/instr_bge" BEL "picorv32/instr_bne" BEL
        "picorv32/instr_bgeu" BEL "picorv32/instr_beq" BEL
        "picorv32/mem_wstrb_3" BEL "picorv32/mem_wstrb_2" BEL
        "picorv32/mem_wstrb_1" BEL "picorv32/mem_wstrb_0" BEL
        "picorv32/latched_rd_5" BEL "picorv32/latched_rd_4" BEL
        "picorv32/latched_rd_3" BEL "picorv32/latched_rd_2" BEL
        "picorv32/latched_rd_1" BEL "picorv32/latched_rd_0" BEL
        "picorv32/mem_wordsize_1" BEL "picorv32/mem_wordsize_0" BEL
        "picorv32/decoded_imm_31" BEL "picorv32/decoded_imm_30" BEL
        "picorv32/decoded_imm_29" BEL "picorv32/decoded_imm_28" BEL
        "picorv32/decoded_imm_27" BEL "picorv32/decoded_imm_26" BEL
        "picorv32/decoded_imm_25" BEL "picorv32/decoded_imm_24" BEL
        "picorv32/decoded_imm_23" BEL "picorv32/decoded_imm_22" BEL
        "picorv32/decoded_imm_21" BEL "picorv32/decoded_imm_20" BEL
        "picorv32/decoded_imm_19" BEL "picorv32/decoded_imm_18" BEL
        "picorv32/decoded_imm_17" BEL "picorv32/decoded_imm_16" BEL
        "picorv32/decoded_imm_15" BEL "picorv32/decoded_imm_14" BEL
        "picorv32/decoded_imm_13" BEL "picorv32/decoded_imm_12" BEL
        "picorv32/decoded_imm_11" BEL "picorv32/decoded_imm_10" BEL
        "picorv32/decoded_imm_9" BEL "picorv32/decoded_imm_8" BEL
        "picorv32/decoded_imm_7" BEL "picorv32/decoded_imm_6" BEL
        "picorv32/decoded_imm_5" BEL "picorv32/decoded_imm_4" BEL
        "picorv32/decoded_imm_3" BEL "picorv32/decoded_imm_2" BEL
        "picorv32/decoded_imm_1" BEL "picorv32/decoded_imm_0" BEL
        "picorv32/is_sll_srl_sra" BEL "picorv32/is_slli_srli_srai" BEL
        "picorv32/instr_timer" BEL
        "picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi" BEL
        "picorv32/instr_maskirq" BEL "picorv32/instr_setq" BEL
        "picorv32/instr_getq" BEL "picorv32/instr_ecall_ebreak" BEL
        "picorv32/instr_srli" BEL "picorv32/instr_slli" BEL
        "picorv32/instr_srai" BEL "picorv32/instr_sw" BEL "picorv32/instr_sh"
        BEL "picorv32/instr_sb" BEL "picorv32/instr_lh" BEL
        "picorv32/instr_lb" BEL "picorv32/is_alu_reg_reg" BEL
        "picorv32/is_sb_sh_sw" BEL "picorv32/instr_waitirq" BEL
        "picorv32/instr_retirq" BEL "picorv32/latched_is_lb" BEL
        "picorv32/latched_is_lh" BEL "picorv32/irq_active" BEL
        "picorv32/latched_is_lu" BEL "picorv32/latched_branch" BEL
        "picorv32/latched_stalu" BEL "picorv32/latched_store" BEL
        "picorv32/pcpi_timeout" BEL "picorv32/alu_out_q_31" BEL
        "picorv32/alu_out_q_30" BEL "picorv32/alu_out_q_29" BEL
        "picorv32/alu_out_q_28" BEL "picorv32/alu_out_q_27" BEL
        "picorv32/alu_out_q_26" BEL "picorv32/alu_out_q_25" BEL
        "picorv32/alu_out_q_24" BEL "picorv32/alu_out_q_23" BEL
        "picorv32/alu_out_q_22" BEL "picorv32/alu_out_q_21" BEL
        "picorv32/alu_out_q_20" BEL "picorv32/alu_out_q_19" BEL
        "picorv32/alu_out_q_18" BEL "picorv32/alu_out_q_17" BEL
        "picorv32/alu_out_q_16" BEL "picorv32/alu_out_q_15" BEL
        "picorv32/alu_out_q_14" BEL "picorv32/alu_out_q_13" BEL
        "picorv32/alu_out_q_12" BEL "picorv32/alu_out_q_11" BEL
        "picorv32/alu_out_q_10" BEL "picorv32/alu_out_q_9" BEL
        "picorv32/alu_out_q_8" BEL "picorv32/alu_out_q_7" BEL
        "picorv32/alu_out_q_6" BEL "picorv32/alu_out_q_5" BEL
        "picorv32/alu_out_q_4" BEL "picorv32/alu_out_q_3" BEL
        "picorv32/alu_out_q_2" BEL "picorv32/alu_out_q_1" BEL
        "picorv32/alu_out_q_0" BEL "picorv32/reg_out_31" BEL
        "picorv32/reg_out_30" BEL "picorv32/reg_out_29" BEL
        "picorv32/reg_out_28" BEL "picorv32/reg_out_27" BEL
        "picorv32/reg_out_26" BEL "picorv32/reg_out_25" BEL
        "picorv32/reg_out_24" BEL "picorv32/reg_out_23" BEL
        "picorv32/reg_out_22" BEL "picorv32/reg_out_21" BEL
        "picorv32/reg_out_20" BEL "picorv32/reg_out_19" BEL
        "picorv32/reg_out_18" BEL "picorv32/reg_out_17" BEL
        "picorv32/reg_out_16" BEL "picorv32/reg_out_15" BEL
        "picorv32/reg_out_14" BEL "picorv32/reg_out_13" BEL
        "picorv32/reg_out_12" BEL "picorv32/reg_out_11" BEL
        "picorv32/reg_out_10" BEL "picorv32/reg_out_9" BEL
        "picorv32/reg_out_8" BEL "picorv32/reg_out_7" BEL "picorv32/reg_out_6"
        BEL "picorv32/reg_out_5" BEL "picorv32/reg_out_4" BEL
        "picorv32/reg_out_3" BEL "picorv32/reg_out_2" BEL "picorv32/reg_out_1"
        BEL "picorv32/reg_out_0" BEL "picorv32/reg_sh_4" BEL
        "picorv32/reg_sh_3" BEL "picorv32/reg_sh_2" BEL "picorv32/reg_sh_1"
        BEL "picorv32/reg_sh_0" BEL "picorv32/is_lbu_lhu_lw" BEL
        "picorv32/is_sltiu_bltu_sltu" BEL "picorv32/is_lui_auipc_jal" BEL
        "picorv32/mem_rdata_q_31" BEL "picorv32/mem_rdata_q_30" BEL
        "picorv32/mem_rdata_q_29" BEL "picorv32/mem_rdata_q_28" BEL
        "picorv32/mem_rdata_q_27" BEL "picorv32/mem_rdata_q_26" BEL
        "picorv32/mem_rdata_q_25" BEL "picorv32/mem_rdata_q_24" BEL
        "picorv32/mem_rdata_q_23" BEL "picorv32/mem_rdata_q_22" BEL
        "picorv32/mem_rdata_q_21" BEL "picorv32/mem_rdata_q_20" BEL
        "picorv32/mem_rdata_q_19" BEL "picorv32/mem_rdata_q_18" BEL
        "picorv32/mem_rdata_q_17" BEL "picorv32/mem_rdata_q_16" BEL
        "picorv32/mem_rdata_q_15" BEL "picorv32/mem_rdata_q_14" BEL
        "picorv32/mem_rdata_q_13" BEL "picorv32/mem_rdata_q_12" BEL
        "picorv32/mem_rdata_q_11" BEL "picorv32/mem_rdata_q_10" BEL
        "picorv32/mem_rdata_q_9" BEL "picorv32/mem_rdata_q_8" BEL
        "picorv32/mem_rdata_q_7" BEL "picorv32/mem_rdata_q_6" BEL
        "picorv32/mem_rdata_q_5" BEL "picorv32/mem_rdata_q_4" BEL
        "picorv32/mem_rdata_q_3" BEL "picorv32/mem_rdata_q_2" BEL
        "picorv32/mem_rdata_q_1" BEL "picorv32/mem_rdata_q_0" BEL
        "picorv32/is_slti_blt_slt" BEL "picorv32/pcpi_mul/mul_counter_6" BEL
        "picorv32/pcpi_mul/mul_counter_5" BEL
        "picorv32/pcpi_mul/mul_counter_4" BEL
        "picorv32/pcpi_mul/mul_counter_3" BEL
        "picorv32/pcpi_mul/mul_counter_2" BEL
        "picorv32/pcpi_mul/mul_counter_1" BEL
        "picorv32/pcpi_mul/mul_counter_0" BEL "picorv32/pcpi_mul/pcpi_rd_31"
        BEL "picorv32/pcpi_mul/pcpi_rd_30" BEL "picorv32/pcpi_mul/pcpi_rd_29"
        BEL "picorv32/pcpi_mul/pcpi_rd_28" BEL "picorv32/pcpi_mul/pcpi_rd_27"
        BEL "picorv32/pcpi_mul/pcpi_rd_26" BEL "picorv32/pcpi_mul/pcpi_rd_25"
        BEL "picorv32/pcpi_mul/pcpi_rd_24" BEL "picorv32/pcpi_mul/pcpi_rd_23"
        BEL "picorv32/pcpi_mul/pcpi_rd_22" BEL "picorv32/pcpi_mul/pcpi_rd_21"
        BEL "picorv32/pcpi_mul/pcpi_rd_20" BEL "picorv32/pcpi_mul/pcpi_rd_19"
        BEL "picorv32/pcpi_mul/pcpi_rd_18" BEL "picorv32/pcpi_mul/pcpi_rd_17"
        BEL "picorv32/pcpi_mul/pcpi_rd_16" BEL "picorv32/pcpi_mul/pcpi_rd_15"
        BEL "picorv32/pcpi_mul/pcpi_rd_14" BEL "picorv32/pcpi_mul/pcpi_rd_13"
        BEL "picorv32/pcpi_mul/pcpi_rd_12" BEL "picorv32/pcpi_mul/pcpi_rd_11"
        BEL "picorv32/pcpi_mul/pcpi_rd_10" BEL "picorv32/pcpi_mul/pcpi_rd_9"
        BEL "picorv32/pcpi_mul/pcpi_rd_8" BEL "picorv32/pcpi_mul/pcpi_rd_7"
        BEL "picorv32/pcpi_mul/pcpi_rd_6" BEL "picorv32/pcpi_mul/pcpi_rd_5"
        BEL "picorv32/pcpi_mul/pcpi_rd_4" BEL "picorv32/pcpi_mul/pcpi_rd_3"
        BEL "picorv32/pcpi_mul/pcpi_rd_2" BEL "picorv32/pcpi_mul/pcpi_rd_1"
        BEL "picorv32/pcpi_mul/pcpi_rd_0" BEL "picorv32/pcpi_mul/rd_63" BEL
        "picorv32/pcpi_mul/rd_62" BEL "picorv32/pcpi_mul/rd_61" BEL
        "picorv32/pcpi_mul/rd_60" BEL "picorv32/pcpi_mul/rd_59" BEL
        "picorv32/pcpi_mul/rd_58" BEL "picorv32/pcpi_mul/rd_57" BEL
        "picorv32/pcpi_mul/rd_56" BEL "picorv32/pcpi_mul/rd_55" BEL
        "picorv32/pcpi_mul/rd_54" BEL "picorv32/pcpi_mul/rd_53" BEL
        "picorv32/pcpi_mul/rd_52" BEL "picorv32/pcpi_mul/rd_51" BEL
        "picorv32/pcpi_mul/rd_50" BEL "picorv32/pcpi_mul/rd_49" BEL
        "picorv32/pcpi_mul/rd_48" BEL "picorv32/pcpi_mul/rd_47" BEL
        "picorv32/pcpi_mul/rd_46" BEL "picorv32/pcpi_mul/rd_45" BEL
        "picorv32/pcpi_mul/rd_44" BEL "picorv32/pcpi_mul/rd_43" BEL
        "picorv32/pcpi_mul/rd_42" BEL "picorv32/pcpi_mul/rd_41" BEL
        "picorv32/pcpi_mul/rd_40" BEL "picorv32/pcpi_mul/rd_39" BEL
        "picorv32/pcpi_mul/rd_38" BEL "picorv32/pcpi_mul/rd_37" BEL
        "picorv32/pcpi_mul/rd_36" BEL "picorv32/pcpi_mul/rd_35" BEL
        "picorv32/pcpi_mul/rd_34" BEL "picorv32/pcpi_mul/rd_33" BEL
        "picorv32/pcpi_mul/rd_32" BEL "picorv32/pcpi_mul/rd_31" BEL
        "picorv32/pcpi_mul/rd_30" BEL "picorv32/pcpi_mul/rd_29" BEL
        "picorv32/pcpi_mul/rd_28" BEL "picorv32/pcpi_mul/rd_27" BEL
        "picorv32/pcpi_mul/rd_26" BEL "picorv32/pcpi_mul/rd_25" BEL
        "picorv32/pcpi_mul/rd_24" BEL "picorv32/pcpi_mul/rd_23" BEL
        "picorv32/pcpi_mul/rd_22" BEL "picorv32/pcpi_mul/rd_21" BEL
        "picorv32/pcpi_mul/rd_20" BEL "picorv32/pcpi_mul/rd_19" BEL
        "picorv32/pcpi_mul/rd_18" BEL "picorv32/pcpi_mul/rd_17" BEL
        "picorv32/pcpi_mul/rd_16" BEL "picorv32/pcpi_mul/rd_15" BEL
        "picorv32/pcpi_mul/rd_14" BEL "picorv32/pcpi_mul/rd_13" BEL
        "picorv32/pcpi_mul/rd_12" BEL "picorv32/pcpi_mul/rd_11" BEL
        "picorv32/pcpi_mul/rd_10" BEL "picorv32/pcpi_mul/rd_9" BEL
        "picorv32/pcpi_mul/rd_8" BEL "picorv32/pcpi_mul/rd_7" BEL
        "picorv32/pcpi_mul/rd_6" BEL "picorv32/pcpi_mul/rd_5" BEL
        "picorv32/pcpi_mul/rd_4" BEL "picorv32/pcpi_mul/rd_3" BEL
        "picorv32/pcpi_mul/rd_2" BEL "picorv32/pcpi_mul/rd_1" BEL
        "picorv32/pcpi_mul/rd_0" BEL "picorv32/pcpi_mul/rdx_60" BEL
        "picorv32/pcpi_mul/rdx_56" BEL "picorv32/pcpi_mul/rdx_52" BEL
        "picorv32/pcpi_mul/rdx_48" BEL "picorv32/pcpi_mul/rdx_44" BEL
        "picorv32/pcpi_mul/rdx_40" BEL "picorv32/pcpi_mul/rdx_36" BEL
        "picorv32/pcpi_mul/rdx_32" BEL "picorv32/pcpi_mul/rdx_28" BEL
        "picorv32/pcpi_mul/rdx_24" BEL "picorv32/pcpi_mul/rdx_20" BEL
        "picorv32/pcpi_mul/rdx_16" BEL "picorv32/pcpi_mul/rdx_12" BEL
        "picorv32/pcpi_mul/rdx_8" BEL "picorv32/pcpi_mul/rdx_4" BEL
        "picorv32/pcpi_mul/mul_finish" BEL "picorv32/pcpi_mul/rs2_63" BEL
        "picorv32/pcpi_mul/rs2_62" BEL "picorv32/pcpi_mul/rs2_61" BEL
        "picorv32/pcpi_mul/rs2_60" BEL "picorv32/pcpi_mul/rs2_59" BEL
        "picorv32/pcpi_mul/rs2_58" BEL "picorv32/pcpi_mul/rs2_57" BEL
        "picorv32/pcpi_mul/rs2_56" BEL "picorv32/pcpi_mul/rs2_55" BEL
        "picorv32/pcpi_mul/rs2_54" BEL "picorv32/pcpi_mul/rs2_53" BEL
        "picorv32/pcpi_mul/rs2_52" BEL "picorv32/pcpi_mul/rs2_51" BEL
        "picorv32/pcpi_mul/rs2_50" BEL "picorv32/pcpi_mul/rs2_49" BEL
        "picorv32/pcpi_mul/rs2_48" BEL "picorv32/pcpi_mul/rs2_47" BEL
        "picorv32/pcpi_mul/rs2_46" BEL "picorv32/pcpi_mul/rs2_45" BEL
        "picorv32/pcpi_mul/rs2_44" BEL "picorv32/pcpi_mul/rs2_43" BEL
        "picorv32/pcpi_mul/rs2_42" BEL "picorv32/pcpi_mul/rs2_41" BEL
        "picorv32/pcpi_mul/rs2_40" BEL "picorv32/pcpi_mul/rs2_39" BEL
        "picorv32/pcpi_mul/rs2_38" BEL "picorv32/pcpi_mul/rs2_37" BEL
        "picorv32/pcpi_mul/rs2_36" BEL "picorv32/pcpi_mul/rs2_35" BEL
        "picorv32/pcpi_mul/rs2_34" BEL "picorv32/pcpi_mul/rs2_33" BEL
        "picorv32/pcpi_mul/rs2_32" BEL "picorv32/pcpi_mul/rs2_31" BEL
        "picorv32/pcpi_mul/rs2_30" BEL "picorv32/pcpi_mul/rs2_29" BEL
        "picorv32/pcpi_mul/rs2_28" BEL "picorv32/pcpi_mul/rs2_27" BEL
        "picorv32/pcpi_mul/rs2_26" BEL "picorv32/pcpi_mul/rs2_25" BEL
        "picorv32/pcpi_mul/rs2_24" BEL "picorv32/pcpi_mul/rs2_23" BEL
        "picorv32/pcpi_mul/rs2_22" BEL "picorv32/pcpi_mul/rs2_21" BEL
        "picorv32/pcpi_mul/rs2_20" BEL "picorv32/pcpi_mul/rs2_19" BEL
        "picorv32/pcpi_mul/rs2_18" BEL "picorv32/pcpi_mul/rs2_17" BEL
        "picorv32/pcpi_mul/rs2_16" BEL "picorv32/pcpi_mul/rs2_15" BEL
        "picorv32/pcpi_mul/rs2_14" BEL "picorv32/pcpi_mul/rs2_13" BEL
        "picorv32/pcpi_mul/rs2_12" BEL "picorv32/pcpi_mul/rs2_11" BEL
        "picorv32/pcpi_mul/rs2_10" BEL "picorv32/pcpi_mul/rs2_9" BEL
        "picorv32/pcpi_mul/rs2_8" BEL "picorv32/pcpi_mul/rs2_7" BEL
        "picorv32/pcpi_mul/rs2_6" BEL "picorv32/pcpi_mul/rs2_5" BEL
        "picorv32/pcpi_mul/rs2_4" BEL "picorv32/pcpi_mul/rs2_3" BEL
        "picorv32/pcpi_mul/rs2_2" BEL "picorv32/pcpi_mul/rs2_1" BEL
        "picorv32/pcpi_mul/rs2_0" BEL "picorv32/pcpi_mul/rs1_63" BEL
        "picorv32/pcpi_mul/rs1_62" BEL "picorv32/pcpi_mul/rs1_61" BEL
        "picorv32/pcpi_mul/rs1_60" BEL "picorv32/pcpi_mul/rs1_59" BEL
        "picorv32/pcpi_mul/rs1_58" BEL "picorv32/pcpi_mul/rs1_57" BEL
        "picorv32/pcpi_mul/rs1_56" BEL "picorv32/pcpi_mul/rs1_55" BEL
        "picorv32/pcpi_mul/rs1_54" BEL "picorv32/pcpi_mul/rs1_53" BEL
        "picorv32/pcpi_mul/rs1_52" BEL "picorv32/pcpi_mul/rs1_51" BEL
        "picorv32/pcpi_mul/rs1_50" BEL "picorv32/pcpi_mul/rs1_49" BEL
        "picorv32/pcpi_mul/rs1_48" BEL "picorv32/pcpi_mul/rs1_47" BEL
        "picorv32/pcpi_mul/rs1_46" BEL "picorv32/pcpi_mul/rs1_45" BEL
        "picorv32/pcpi_mul/rs1_44" BEL "picorv32/pcpi_mul/rs1_43" BEL
        "picorv32/pcpi_mul/rs1_42" BEL "picorv32/pcpi_mul/rs1_41" BEL
        "picorv32/pcpi_mul/rs1_40" BEL "picorv32/pcpi_mul/rs1_39" BEL
        "picorv32/pcpi_mul/rs1_38" BEL "picorv32/pcpi_mul/rs1_37" BEL
        "picorv32/pcpi_mul/rs1_36" BEL "picorv32/pcpi_mul/rs1_35" BEL
        "picorv32/pcpi_mul/rs1_34" BEL "picorv32/pcpi_mul/rs1_33" BEL
        "picorv32/pcpi_mul/rs1_32" BEL "picorv32/pcpi_mul/rs1_31" BEL
        "picorv32/pcpi_mul/rs1_30" BEL "picorv32/pcpi_mul/rs1_29" BEL
        "picorv32/pcpi_mul/rs1_28" BEL "picorv32/pcpi_mul/rs1_27" BEL
        "picorv32/pcpi_mul/rs1_26" BEL "picorv32/pcpi_mul/rs1_25" BEL
        "picorv32/pcpi_mul/rs1_24" BEL "picorv32/pcpi_mul/rs1_23" BEL
        "picorv32/pcpi_mul/rs1_22" BEL "picorv32/pcpi_mul/rs1_21" BEL
        "picorv32/pcpi_mul/rs1_20" BEL "picorv32/pcpi_mul/rs1_19" BEL
        "picorv32/pcpi_mul/rs1_18" BEL "picorv32/pcpi_mul/rs1_17" BEL
        "picorv32/pcpi_mul/rs1_16" BEL "picorv32/pcpi_mul/rs1_15" BEL
        "picorv32/pcpi_mul/rs1_14" BEL "picorv32/pcpi_mul/rs1_13" BEL
        "picorv32/pcpi_mul/rs1_12" BEL "picorv32/pcpi_mul/rs1_11" BEL
        "picorv32/pcpi_mul/rs1_10" BEL "picorv32/pcpi_mul/rs1_9" BEL
        "picorv32/pcpi_mul/rs1_8" BEL "picorv32/pcpi_mul/rs1_7" BEL
        "picorv32/pcpi_mul/rs1_6" BEL "picorv32/pcpi_mul/rs1_5" BEL
        "picorv32/pcpi_mul/rs1_4" BEL "picorv32/pcpi_mul/rs1_3" BEL
        "picorv32/pcpi_mul/rs1_2" BEL "picorv32/pcpi_mul/rs1_1" BEL
        "picorv32/pcpi_mul/rs1_0" BEL "picorv32/pcpi_mul/pcpi_wait_q" BEL
        "picorv32/pcpi_mul/instr_mul" BEL "picorv32/pcpi_mul/instr_mulh" BEL
        "picorv32/pcpi_mul/instr_mulhsu" BEL "picorv32/pcpi_mul/instr_mulhu"
        BEL "picorv32/pcpi_mul/pcpi_wait" BEL "picorv32/pcpi_div/pcpi_rd_31"
        BEL "picorv32/pcpi_div/pcpi_rd_30" BEL "picorv32/pcpi_div/pcpi_rd_29"
        BEL "picorv32/pcpi_div/pcpi_rd_28" BEL "picorv32/pcpi_div/pcpi_rd_27"
        BEL "picorv32/pcpi_div/pcpi_rd_26" BEL "picorv32/pcpi_div/pcpi_rd_25"
        BEL "picorv32/pcpi_div/pcpi_rd_24" BEL "picorv32/pcpi_div/pcpi_rd_23"
        BEL "picorv32/pcpi_div/pcpi_rd_22" BEL "picorv32/pcpi_div/pcpi_rd_21"
        BEL "picorv32/pcpi_div/pcpi_rd_20" BEL "picorv32/pcpi_div/pcpi_rd_19"
        BEL "picorv32/pcpi_div/pcpi_rd_18" BEL "picorv32/pcpi_div/pcpi_rd_17"
        BEL "picorv32/pcpi_div/pcpi_rd_16" BEL "picorv32/pcpi_div/pcpi_rd_15"
        BEL "picorv32/pcpi_div/pcpi_rd_14" BEL "picorv32/pcpi_div/pcpi_rd_13"
        BEL "picorv32/pcpi_div/pcpi_rd_12" BEL "picorv32/pcpi_div/pcpi_rd_11"
        BEL "picorv32/pcpi_div/pcpi_rd_10" BEL "picorv32/pcpi_div/pcpi_rd_9"
        BEL "picorv32/pcpi_div/pcpi_rd_8" BEL "picorv32/pcpi_div/pcpi_rd_7"
        BEL "picorv32/pcpi_div/pcpi_rd_6" BEL "picorv32/pcpi_div/pcpi_rd_5"
        BEL "picorv32/pcpi_div/pcpi_rd_4" BEL "picorv32/pcpi_div/pcpi_rd_3"
        BEL "picorv32/pcpi_div/pcpi_rd_2" BEL "picorv32/pcpi_div/pcpi_rd_1"
        BEL "picorv32/pcpi_div/pcpi_rd_0" BEL "picorv32/pcpi_div/dividend_31"
        BEL "picorv32/pcpi_div/dividend_30" BEL
        "picorv32/pcpi_div/dividend_29" BEL "picorv32/pcpi_div/dividend_28"
        BEL "picorv32/pcpi_div/dividend_27" BEL
        "picorv32/pcpi_div/dividend_26" BEL "picorv32/pcpi_div/dividend_25"
        BEL "picorv32/pcpi_div/dividend_24" BEL
        "picorv32/pcpi_div/dividend_23" BEL "picorv32/pcpi_div/dividend_22"
        BEL "picorv32/pcpi_div/dividend_21" BEL
        "picorv32/pcpi_div/dividend_20" BEL "picorv32/pcpi_div/dividend_19"
        BEL "picorv32/pcpi_div/dividend_18" BEL
        "picorv32/pcpi_div/dividend_17" BEL "picorv32/pcpi_div/dividend_16"
        BEL "picorv32/pcpi_div/dividend_15" BEL
        "picorv32/pcpi_div/dividend_14" BEL "picorv32/pcpi_div/dividend_13"
        BEL "picorv32/pcpi_div/dividend_12" BEL
        "picorv32/pcpi_div/dividend_11" BEL "picorv32/pcpi_div/dividend_10"
        BEL "picorv32/pcpi_div/dividend_9" BEL "picorv32/pcpi_div/dividend_8"
        BEL "picorv32/pcpi_div/dividend_7" BEL "picorv32/pcpi_div/dividend_6"
        BEL "picorv32/pcpi_div/dividend_5" BEL "picorv32/pcpi_div/dividend_4"
        BEL "picorv32/pcpi_div/dividend_3" BEL "picorv32/pcpi_div/dividend_2"
        BEL "picorv32/pcpi_div/dividend_1" BEL "picorv32/pcpi_div/dividend_0"
        BEL "picorv32/pcpi_div/divisor_62" BEL "picorv32/pcpi_div/divisor_61"
        BEL "picorv32/pcpi_div/divisor_60" BEL "picorv32/pcpi_div/divisor_59"
        BEL "picorv32/pcpi_div/divisor_58" BEL "picorv32/pcpi_div/divisor_57"
        BEL "picorv32/pcpi_div/divisor_56" BEL "picorv32/pcpi_div/divisor_55"
        BEL "picorv32/pcpi_div/divisor_54" BEL "picorv32/pcpi_div/divisor_53"
        BEL "picorv32/pcpi_div/divisor_52" BEL "picorv32/pcpi_div/divisor_51"
        BEL "picorv32/pcpi_div/divisor_50" BEL "picorv32/pcpi_div/divisor_49"
        BEL "picorv32/pcpi_div/divisor_48" BEL "picorv32/pcpi_div/divisor_47"
        BEL "picorv32/pcpi_div/divisor_46" BEL "picorv32/pcpi_div/divisor_45"
        BEL "picorv32/pcpi_div/divisor_44" BEL "picorv32/pcpi_div/divisor_43"
        BEL "picorv32/pcpi_div/divisor_42" BEL "picorv32/pcpi_div/divisor_41"
        BEL "picorv32/pcpi_div/divisor_40" BEL "picorv32/pcpi_div/divisor_39"
        BEL "picorv32/pcpi_div/divisor_38" BEL "picorv32/pcpi_div/divisor_37"
        BEL "picorv32/pcpi_div/divisor_36" BEL "picorv32/pcpi_div/divisor_35"
        BEL "picorv32/pcpi_div/divisor_34" BEL "picorv32/pcpi_div/divisor_33"
        BEL "picorv32/pcpi_div/divisor_32" BEL "picorv32/pcpi_div/divisor_31"
        BEL "picorv32/pcpi_div/divisor_30" BEL "picorv32/pcpi_div/divisor_29"
        BEL "picorv32/pcpi_div/divisor_28" BEL "picorv32/pcpi_div/divisor_27"
        BEL "picorv32/pcpi_div/divisor_26" BEL "picorv32/pcpi_div/divisor_25"
        BEL "picorv32/pcpi_div/divisor_24" BEL "picorv32/pcpi_div/divisor_23"
        BEL "picorv32/pcpi_div/divisor_22" BEL "picorv32/pcpi_div/divisor_21"
        BEL "picorv32/pcpi_div/divisor_20" BEL "picorv32/pcpi_div/divisor_19"
        BEL "picorv32/pcpi_div/divisor_18" BEL "picorv32/pcpi_div/divisor_17"
        BEL "picorv32/pcpi_div/divisor_16" BEL "picorv32/pcpi_div/divisor_15"
        BEL "picorv32/pcpi_div/divisor_14" BEL "picorv32/pcpi_div/divisor_13"
        BEL "picorv32/pcpi_div/divisor_12" BEL "picorv32/pcpi_div/divisor_11"
        BEL "picorv32/pcpi_div/divisor_10" BEL "picorv32/pcpi_div/divisor_9"
        BEL "picorv32/pcpi_div/divisor_8" BEL "picorv32/pcpi_div/divisor_7"
        BEL "picorv32/pcpi_div/divisor_6" BEL "picorv32/pcpi_div/divisor_5"
        BEL "picorv32/pcpi_div/divisor_4" BEL "picorv32/pcpi_div/divisor_3"
        BEL "picorv32/pcpi_div/divisor_2" BEL "picorv32/pcpi_div/divisor_1"
        BEL "picorv32/pcpi_div/divisor_0" BEL
        "picorv32/pcpi_div/quotient_msk_31" BEL
        "picorv32/pcpi_div/quotient_msk_30" BEL
        "picorv32/pcpi_div/quotient_msk_29" BEL
        "picorv32/pcpi_div/quotient_msk_28" BEL
        "picorv32/pcpi_div/quotient_msk_27" BEL
        "picorv32/pcpi_div/quotient_msk_26" BEL
        "picorv32/pcpi_div/quotient_msk_25" BEL
        "picorv32/pcpi_div/quotient_msk_24" BEL
        "picorv32/pcpi_div/quotient_msk_23" BEL
        "picorv32/pcpi_div/quotient_msk_22" BEL
        "picorv32/pcpi_div/quotient_msk_21" BEL
        "picorv32/pcpi_div/quotient_msk_20" BEL
        "picorv32/pcpi_div/quotient_msk_19" BEL
        "picorv32/pcpi_div/quotient_msk_18" BEL
        "picorv32/pcpi_div/quotient_msk_17" BEL
        "picorv32/pcpi_div/quotient_msk_16" BEL
        "picorv32/pcpi_div/quotient_msk_15" BEL
        "picorv32/pcpi_div/quotient_msk_14" BEL
        "picorv32/pcpi_div/quotient_msk_13" BEL
        "picorv32/pcpi_div/quotient_msk_12" BEL
        "picorv32/pcpi_div/quotient_msk_11" BEL
        "picorv32/pcpi_div/quotient_msk_10" BEL
        "picorv32/pcpi_div/quotient_msk_9" BEL
        "picorv32/pcpi_div/quotient_msk_8" BEL
        "picorv32/pcpi_div/quotient_msk_7" BEL
        "picorv32/pcpi_div/quotient_msk_6" BEL
        "picorv32/pcpi_div/quotient_msk_5" BEL
        "picorv32/pcpi_div/quotient_msk_4" BEL
        "picorv32/pcpi_div/quotient_msk_3" BEL
        "picorv32/pcpi_div/quotient_msk_2" BEL
        "picorv32/pcpi_div/quotient_msk_1" BEL
        "picorv32/pcpi_div/quotient_msk_0" BEL "picorv32/pcpi_div/pcpi_ready"
        BEL "picorv32/pcpi_div/instr_div" BEL "picorv32/pcpi_div/instr_divu"
        BEL "picorv32/pcpi_div/instr_rem" BEL "picorv32/pcpi_div/instr_remu"
        BEL "picorv32/pcpi_div/quotient_31" BEL
        "picorv32/pcpi_div/quotient_30" BEL "picorv32/pcpi_div/quotient_29"
        BEL "picorv32/pcpi_div/quotient_28" BEL
        "picorv32/pcpi_div/quotient_27" BEL "picorv32/pcpi_div/quotient_26"
        BEL "picorv32/pcpi_div/quotient_25" BEL
        "picorv32/pcpi_div/quotient_24" BEL "picorv32/pcpi_div/quotient_23"
        BEL "picorv32/pcpi_div/quotient_22" BEL
        "picorv32/pcpi_div/quotient_21" BEL "picorv32/pcpi_div/quotient_20"
        BEL "picorv32/pcpi_div/quotient_19" BEL
        "picorv32/pcpi_div/quotient_18" BEL "picorv32/pcpi_div/quotient_17"
        BEL "picorv32/pcpi_div/quotient_16" BEL
        "picorv32/pcpi_div/quotient_15" BEL "picorv32/pcpi_div/quotient_14"
        BEL "picorv32/pcpi_div/quotient_13" BEL
        "picorv32/pcpi_div/quotient_12" BEL "picorv32/pcpi_div/quotient_11"
        BEL "picorv32/pcpi_div/quotient_10" BEL "picorv32/pcpi_div/quotient_9"
        BEL "picorv32/pcpi_div/quotient_8" BEL "picorv32/pcpi_div/quotient_7"
        BEL "picorv32/pcpi_div/quotient_6" BEL "picorv32/pcpi_div/quotient_5"
        BEL "picorv32/pcpi_div/quotient_4" BEL "picorv32/pcpi_div/quotient_3"
        BEL "picorv32/pcpi_div/quotient_2" BEL "picorv32/pcpi_div/quotient_1"
        BEL "picorv32/pcpi_div/quotient_0" BEL
        "soc_basesoc_sdram_cmd_payload_ras" BEL "soc_opsis_i2c_data_drv" BEL
        "soc_basesoc_zero_pending" BEL "soc_suart_rx_busy" BEL
        "soc_suart_tx_busy" BEL "soc_suart_tx_pending" BEL
        "soc_suart_rx_pending" BEL "soc_suart_rx_fifo_readable" BEL
        "soc_spiflash_bus_ack" BEL "soc_spiflash_dq_oe" BEL
        "soc_spiflash_cs_n" BEL "soc_basesoc_sdram_bankmachine0_trccon_ready"
        BEL "soc_basesoc_sdram_bankmachine0_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_ready" BEL
        "soc_basesoc_sdram_trrdcon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_ready" BEL
        "soc_basesoc_sdram_twtrcon_ready" BEL "vns_basesoc_grant" BEL
        "soc_suart_tx_fifo_readable" BEL "soc_opsis_i2c_sda_drv_reg" BEL
        "soc_suart_tx" BEL "soc_basesoc_sdram_bankmachine0_row_opened" BEL
        "soc_basesoc_sdram_bankmachine1_row_opened" BEL
        "soc_basesoc_sdram_bankmachine2_row_opened" BEL
        "soc_basesoc_sdram_bankmachine3_row_opened" BEL
        "soc_basesoc_sdram_bankmachine4_row_opened" BEL
        "soc_basesoc_sdram_bankmachine5_row_opened" BEL
        "soc_basesoc_sdram_bankmachine6_row_opened" BEL
        "soc_basesoc_sdram_bankmachine7_row_opened" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine0_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_count_1" BEL
        "soc_basesoc_sdram_trrdcon_count" BEL "soc_basesoc_sdram_time0_0" BEL
        "soc_basesoc_sdram_time0_1" BEL "soc_basesoc_sdram_time0_2" BEL
        "soc_basesoc_sdram_time0_3" BEL "soc_basesoc_sdram_time0_4" BEL
        "soc_basesoc_sdram_time1_0" BEL "soc_basesoc_sdram_time1_1" BEL
        "soc_basesoc_sdram_time1_2" BEL "soc_basesoc_sdram_time1_3" BEL
        "picorv32/pcpi_div/running" BEL "soc_spiflash_clk" BEL
        "soc_basesoc_bus_wishbone_ack" BEL
        "soc_opsis_i2c_fx2_reset_storage_full" BEL "vns_opsisi2c_storage_full"
        BEL "soc_basesoc_en_storage_full" BEL
        "soc_spiflash_bitbang_en_storage_full" BEL
        "soc_basesoc_eventmanager_storage_full" BEL "soc_opsis_i2c_is_read"
        BEL "soc_opsis_i2c_data_bit" BEL "picorv32/pcpi_valid" BEL
        "picorv32/is_beq_bne_blt_bge_bltu_bgeu" BEL
        "picorv32/pcpi_mul/mul_waiting" BEL "soc_basesoc_sram_bus_ack" BEL
        "soc_opsis_i2c_slave_addr_re" BEL "soc_basesoc_interface_we" BEL
        "picorv32/is_lui_auipc_jal_jalr_addi_add_sub" BEL
        "picorv32/pcpi_mul/pcpi_wr" BEL "picorv32/pcpi_div/pcpi_wait_q" BEL
        "picorv32/pcpi_div/pcpi_wait" BEL "picorv32/pcpi_div/outsign" BEL
        "picorv32/mem_do_wdata" BEL "picorv32/mem_do_rdata" BEL
        "picorv32/mem_do_rinst" BEL "picorv32/mem_valid" BEL
        "picorv32/mem_do_prefetch" BEL "picorv32/mem_instr" BEL
        "_n10305_SW0_SW0_FRB" BEL
        "soc_basesoc_sdram_phaseinjector3_command_issue_re11_SW0_FRB" BEL
        "_n1030511_SW1_FRB" BEL "vns_new_master_wdata_ready0_BRB0" BEL
        "vns_new_master_wdata_ready0_BRB1" BEL
        "vns_new_master_wdata_ready0_BRB2" BEL
        "vns_new_master_wdata_ready0_BRB3" BEL
        "vns_new_master_wdata_ready0_BRB4" BEL
        "vns_new_master_wdata_ready0_BRB5" BEL
        "vns_new_master_rdata_valid1_BRB0" BEL
        "vns_new_master_rdata_valid0_BRB0" BEL
        "vns_new_master_rdata_valid2_BRB0" BEL
        "vns_new_master_rdata_valid3_BRB0" BEL
        "vns_new_master_rdata_valid3_BRB1" BEL
        "vns_new_master_rdata_valid3_BRB2" BEL
        "vns_new_master_rdata_valid3_BRB5" BEL
        "vns_new_master_rdata_valid2_BRB1" BEL "FDPE" BEL "FDPE_1" BEL
        "FDPE_2" BEL "FDPE_3" BEL "soc_basesoc_interface_adr_0_1" BEL
        "soc_basesoc_sdram_storage_full_0_1" BEL
        "soc_basesoc_interface_adr_2_1" BEL "soc_basesoc_interface_adr_3_1"
        BEL "soc_basesoc_interface_adr_1_1" BEL
        "soc_basesoc_interface_adr_5_1" BEL "soc_basesoc_interface_adr_9_1"
        BEL "soc_basesoc_interface_adr_10_1" BEL
        "soc_basesoc_interface_adr_13_1" BEL "soc_basesoc_interface_adr_4_1"
        BEL "soc_basesoc_interface_adr_12_1" BEL "soc_basesoc_interface_we_1"
        BEL "soc_basesoc_interface_adr_11_1" BEL
        "soc_basesoc_sdram_storage_full_0_2" BEL
        "soc_basesoc_interface_adr_1_2" BEL "soc_basesoc_interface_adr_0_2"
        BEL "soc_basesoc_interface_adr_2_2" BEL
        "soc_basesoc_interface_adr_3_2" BEL
        "soc_basesoc_sdram_storage_full_0_3" BEL
        "soc_basesoc_sdram_storage_full_0_4" BEL
        "soc_basesoc_interface_adr_0_3" BEL
        "soc_basesoc_sdram_storage_full_0_5" BEL
        "soc_basesoc_interface_adr_3_3" BEL "soc_basesoc_interface_adr_4_2"
        BEL "soc_basesoc_interface_adr_5_2" PIN "Mram_tag_mem_pins<9>" PIN
        "Mram_mem_11_pins<9>" PIN "Mram_mem_12_pins<9>" PIN
        "Mram_mem_13_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_16_pins<9>" PIN
        "Mram_mem_17_pins<9>" PIN "Mram_mem_110_pins<9>" PIN
        "Mram_mem_18_pins<9>" PIN "Mram_mem_19_pins<9>" PIN
        "Mram_mem_111_pins<9>" PIN "Mram_mem_112_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_115_pins<9>" PIN "Mram_mem_116_pins<9>" PIN
        "Mram_data_mem1_pins<9>" PIN "Mram_data_mem2_pins<9>" PIN
        "Mram_data_mem3_pins<9>" PIN "Mram_data_mem4_pins<9>" PIN
        "picorv32/Mram_cpuregs_pins<16>" PIN "picorv32/Mram_cpuregs_pins<17>"
        PIN "Mram_mem16_pins<13>" PIN "Mram_mem15_pins<13>" PIN
        "Mram_mem14_pins<13>" PIN "Mram_mem13_pins<13>" PIN
        "Mram_mem12_pins<13>" PIN "Mram_mem11_pins<13>" PIN
        "Mram_mem10_pins<13>" PIN "Mram_mem9_pins<13>" PIN
        "Mram_mem8_pins<13>" PIN "Mram_mem7_pins<13>" PIN "Mram_mem6_pins<13>"
        PIN "Mram_mem5_pins<13>" PIN "Mram_mem4_pins<13>" PIN
        "Mram_mem3_pins<13>" PIN "Mram_mem2_pins<13>" PIN "Mram_mem1_pins<13>"
        BEL "Mshreg_vns_new_master_rdata_valid2_BRB6" BEL
        "vns_new_master_rdata_valid2_BRB6" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB3" BEL
        "vns_new_master_rdata_valid3_BRB3" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB4" BEL
        "vns_new_master_rdata_valid3_BRB4" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB9" BEL
        "vns_new_master_rdata_valid2_BRB9" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB7" BEL
        "vns_new_master_rdata_valid2_BRB7" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB8" BEL
        "vns_new_master_rdata_valid2_BRB8" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB2" BEL
        "vns_new_master_rdata_valid2_BRB2" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB12" BEL
        "vns_new_master_rdata_valid2_BRB12" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB10" BEL
        "vns_new_master_rdata_valid2_BRB10" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB11" BEL
        "vns_new_master_rdata_valid2_BRB11" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB13" BEL
        "vns_new_master_rdata_valid2_BRB13" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB14" BEL
        "vns_new_master_rdata_valid2_BRB14" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB17" BEL
        "vns_new_master_rdata_valid2_BRB17" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB15" BEL
        "vns_new_master_rdata_valid2_BRB15" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB16" BEL
        "vns_new_master_rdata_valid2_BRB16" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB18" BEL
        "vns_new_master_rdata_valid2_BRB18" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB19" BEL
        "vns_new_master_rdata_valid2_BRB19" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB5" BEL
        "vns_new_master_rdata_valid1_BRB5" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB20" BEL
        "vns_new_master_rdata_valid1_BRB20" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB21" BEL
        "vns_new_master_rdata_valid1_BRB21" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB22" BEL
        "vns_new_master_rdata_valid1_BRB22" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL
        "Mram_storage3/SP" BEL "Mram_storage3/DP" BEL "Mram_storage6/SP" BEL
        "Mram_storage6/DP" BEL "Mram_storage4/SP" BEL "Mram_storage4/DP" BEL
        "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_11/SP" BEL "Mram_storage_11/DP" BEL "Mram_storage_12/SP"
        BEL "Mram_storage_12/DP" BEL "Mram_storage_13/SP" BEL
        "Mram_storage_13/DP" BEL "Mram_storage_14/SP" BEL "Mram_storage_14/DP"
        BEL "Mram_storage_15/SP" BEL "Mram_storage_15/DP" BEL
        "Mram_storage_16/SP" BEL "Mram_storage_16/DP" BEL "Mram_storage_17/SP"
        BEL "Mram_storage_17/DP" BEL "Mram_storage_18/SP" BEL
        "Mram_storage_18/DP" BEL "picorv32/Mram_cpuregs132/SP" BEL
        "picorv32/Mram_cpuregs132/DP" BEL "picorv32/Mram_cpuregs131/SP" BEL
        "picorv32/Mram_cpuregs131/DP" BEL "picorv32/Mram_cpuregs130/SP" BEL
        "picorv32/Mram_cpuregs130/DP" BEL "picorv32/Mram_cpuregs129/SP" BEL
        "picorv32/Mram_cpuregs129/DP" BEL "picorv32/Mram_cpuregs128/SP" BEL
        "picorv32/Mram_cpuregs128/DP" BEL "picorv32/Mram_cpuregs127/SP" BEL
        "picorv32/Mram_cpuregs127/DP" BEL "picorv32/Mram_cpuregs125/SP" BEL
        "picorv32/Mram_cpuregs125/DP" BEL "picorv32/Mram_cpuregs124/SP" BEL
        "picorv32/Mram_cpuregs124/DP" BEL "picorv32/Mram_cpuregs126/SP" BEL
        "picorv32/Mram_cpuregs126/DP" BEL "picorv32/Mram_cpuregs123/SP" BEL
        "picorv32/Mram_cpuregs123/DP" BEL "picorv32/Mram_cpuregs122/SP" BEL
        "picorv32/Mram_cpuregs122/DP" BEL "picorv32/Mram_cpuregs121/SP" BEL
        "picorv32/Mram_cpuregs121/DP" BEL "picorv32/Mram_cpuregs120/SP" BEL
        "picorv32/Mram_cpuregs120/DP" BEL "picorv32/Mram_cpuregs118/SP" BEL
        "picorv32/Mram_cpuregs118/DP" BEL "picorv32/Mram_cpuregs117/SP" BEL
        "picorv32/Mram_cpuregs117/DP" BEL "picorv32/Mram_cpuregs119/SP" BEL
        "picorv32/Mram_cpuregs119/DP" BEL "picorv32/Mram_cpuregs116/SP" BEL
        "picorv32/Mram_cpuregs116/DP" BEL "picorv32/Mram_cpuregs115/SP" BEL
        "picorv32/Mram_cpuregs115/DP" BEL "picorv32/Mram_cpuregs114/SP" BEL
        "picorv32/Mram_cpuregs114/DP" BEL "picorv32/Mram_cpuregs113/SP" BEL
        "picorv32/Mram_cpuregs113/DP" BEL "picorv32/Mram_cpuregs111/SP" BEL
        "picorv32/Mram_cpuregs111/DP" BEL "picorv32/Mram_cpuregs110/SP" BEL
        "picorv32/Mram_cpuregs110/DP" BEL "picorv32/Mram_cpuregs112/SP" BEL
        "picorv32/Mram_cpuregs112/DP" BEL "picorv32/Mram_cpuregs19/SP" BEL
        "picorv32/Mram_cpuregs19/DP" BEL "picorv32/Mram_cpuregs18/SP" BEL
        "picorv32/Mram_cpuregs18/DP" BEL "picorv32/Mram_cpuregs17/SP" BEL
        "picorv32/Mram_cpuregs17/DP" BEL "picorv32/Mram_cpuregs16/SP" BEL
        "picorv32/Mram_cpuregs16/DP" BEL "picorv32/Mram_cpuregs14/SP" BEL
        "picorv32/Mram_cpuregs14/DP" BEL "picorv32/Mram_cpuregs13/SP" BEL
        "picorv32/Mram_cpuregs13/DP" BEL "picorv32/Mram_cpuregs15/SP" BEL
        "picorv32/Mram_cpuregs15/DP" BEL "picorv32/Mram_cpuregs12/SP" BEL
        "picorv32/Mram_cpuregs12/DP" BEL "picorv32/Mram_cpuregs11/SP" BEL
        "picorv32/Mram_cpuregs11/DP" BEL "Mram_storage_21/DP" BEL
        "Mram_storage_21/SP" BEL "Mram_storage_210/DP" BEL
        "Mram_storage_210/SP" BEL "Mram_storage_211/DP" BEL
        "Mram_storage_211/SP" BEL "Mram_storage_212/DP" BEL
        "Mram_storage_212/SP" BEL "Mram_storage_213/DP" BEL
        "Mram_storage_213/SP" BEL "Mram_storage_214/DP" BEL
        "Mram_storage_214/SP" BEL "Mram_storage_215/DP" BEL
        "Mram_storage_215/SP" BEL "Mram_storage_216/DP" BEL
        "Mram_storage_216/SP" BEL "Mram_storage_217/DP" BEL
        "Mram_storage_217/SP" BEL "Mram_storage_218/DP" BEL
        "Mram_storage_218/SP" BEL "Mram_storage_219/DP" BEL
        "Mram_storage_219/SP" BEL "Mram_storage_22/DP" BEL
        "Mram_storage_22/SP" BEL "Mram_storage_220/DP" BEL
        "Mram_storage_220/SP" BEL "Mram_storage_221/DP" BEL
        "Mram_storage_221/SP" BEL "Mram_storage_222/DP" BEL
        "Mram_storage_222/SP" BEL "Mram_storage_23/DP" BEL
        "Mram_storage_23/SP" BEL "Mram_storage_24/DP" BEL "Mram_storage_24/SP"
        BEL "Mram_storage_25/DP" BEL "Mram_storage_25/SP" BEL
        "Mram_storage_26/DP" BEL "Mram_storage_26/SP" BEL "Mram_storage_27/DP"
        BEL "Mram_storage_27/SP" BEL "Mram_storage_28/DP" BEL
        "Mram_storage_28/SP" BEL "Mram_storage_29/DP" BEL "Mram_storage_29/SP"
        BEL "Mram_storage_31/DP" BEL "Mram_storage_31/SP" BEL
        "Mram_storage_310/DP" BEL "Mram_storage_310/SP" BEL
        "Mram_storage_311/DP" BEL "Mram_storage_311/SP" BEL
        "Mram_storage_312/DP" BEL "Mram_storage_312/SP" BEL
        "Mram_storage_313/DP" BEL "Mram_storage_313/SP" BEL
        "Mram_storage_314/DP" BEL "Mram_storage_314/SP" BEL
        "Mram_storage_315/DP" BEL "Mram_storage_315/SP" BEL
        "Mram_storage_316/DP" BEL "Mram_storage_316/SP" BEL
        "Mram_storage_317/DP" BEL "Mram_storage_317/SP" BEL
        "Mram_storage_318/DP" BEL "Mram_storage_318/SP" BEL
        "Mram_storage_319/DP" BEL "Mram_storage_319/SP" BEL
        "Mram_storage_32/DP" BEL "Mram_storage_32/SP" BEL
        "Mram_storage_320/DP" BEL "Mram_storage_320/SP" BEL
        "Mram_storage_321/DP" BEL "Mram_storage_321/SP" BEL
        "Mram_storage_322/DP" BEL "Mram_storage_322/SP" BEL
        "Mram_storage_33/DP" BEL "Mram_storage_33/SP" BEL "Mram_storage_34/DP"
        BEL "Mram_storage_34/SP" BEL "Mram_storage_35/DP" BEL
        "Mram_storage_35/SP" BEL "Mram_storage_36/DP" BEL "Mram_storage_36/SP"
        BEL "Mram_storage_37/DP" BEL "Mram_storage_37/SP" BEL
        "Mram_storage_38/DP" BEL "Mram_storage_38/SP" BEL "Mram_storage_39/DP"
        BEL "Mram_storage_39/SP" BEL "Mram_storage_41/DP" BEL
        "Mram_storage_41/SP" BEL "Mram_storage_410/DP" BEL
        "Mram_storage_410/SP" BEL "Mram_storage_411/DP" BEL
        "Mram_storage_411/SP" BEL "Mram_storage_412/DP" BEL
        "Mram_storage_412/SP" BEL "Mram_storage_413/DP" BEL
        "Mram_storage_413/SP" BEL "Mram_storage_414/DP" BEL
        "Mram_storage_414/SP" BEL "Mram_storage_415/DP" BEL
        "Mram_storage_415/SP" BEL "Mram_storage_416/DP" BEL
        "Mram_storage_416/SP" BEL "Mram_storage_417/DP" BEL
        "Mram_storage_417/SP" BEL "Mram_storage_418/DP" BEL
        "Mram_storage_418/SP" BEL "Mram_storage_419/DP" BEL
        "Mram_storage_419/SP" BEL "Mram_storage_42/DP" BEL
        "Mram_storage_42/SP" BEL "Mram_storage_420/DP" BEL
        "Mram_storage_420/SP" BEL "Mram_storage_421/DP" BEL
        "Mram_storage_421/SP" BEL "Mram_storage_422/DP" BEL
        "Mram_storage_422/SP" BEL "Mram_storage_43/DP" BEL
        "Mram_storage_43/SP" BEL "Mram_storage_44/DP" BEL "Mram_storage_44/SP"
        BEL "Mram_storage_45/DP" BEL "Mram_storage_45/SP" BEL
        "Mram_storage_46/DP" BEL "Mram_storage_46/SP" BEL "Mram_storage_47/DP"
        BEL "Mram_storage_47/SP" BEL "Mram_storage_48/DP" BEL
        "Mram_storage_48/SP" BEL "Mram_storage_49/DP" BEL "Mram_storage_49/SP"
        BEL "Mram_storage_51/DP" BEL "Mram_storage_51/SP" BEL
        "Mram_storage_510/DP" BEL "Mram_storage_510/SP" BEL
        "Mram_storage_511/DP" BEL "Mram_storage_511/SP" BEL
        "Mram_storage_512/DP" BEL "Mram_storage_512/SP" BEL
        "Mram_storage_513/DP" BEL "Mram_storage_513/SP" BEL
        "Mram_storage_514/DP" BEL "Mram_storage_514/SP" BEL
        "Mram_storage_515/DP" BEL "Mram_storage_515/SP" BEL
        "Mram_storage_516/DP" BEL "Mram_storage_516/SP" BEL
        "Mram_storage_517/DP" BEL "Mram_storage_517/SP" BEL
        "Mram_storage_518/DP" BEL "Mram_storage_518/SP" BEL
        "Mram_storage_519/DP" BEL "Mram_storage_519/SP" BEL
        "Mram_storage_52/DP" BEL "Mram_storage_52/SP" BEL
        "Mram_storage_520/DP" BEL "Mram_storage_520/SP" BEL
        "Mram_storage_521/DP" BEL "Mram_storage_521/SP" BEL
        "Mram_storage_522/DP" BEL "Mram_storage_522/SP" BEL
        "Mram_storage_53/DP" BEL "Mram_storage_53/SP" BEL "Mram_storage_54/DP"
        BEL "Mram_storage_54/SP" BEL "Mram_storage_55/DP" BEL
        "Mram_storage_55/SP" BEL "Mram_storage_56/DP" BEL "Mram_storage_56/SP"
        BEL "Mram_storage_57/DP" BEL "Mram_storage_57/SP" BEL
        "Mram_storage_58/DP" BEL "Mram_storage_58/SP" BEL "Mram_storage_59/DP"
        BEL "Mram_storage_59/SP" BEL "Mram_storage_61/DP" BEL
        "Mram_storage_61/SP" BEL "Mram_storage_610/DP" BEL
        "Mram_storage_610/SP" BEL "Mram_storage_611/DP" BEL
        "Mram_storage_611/SP" BEL "Mram_storage_612/DP" BEL
        "Mram_storage_612/SP" BEL "Mram_storage_613/DP" BEL
        "Mram_storage_613/SP" BEL "Mram_storage_614/DP" BEL
        "Mram_storage_614/SP" BEL "Mram_storage_615/DP" BEL
        "Mram_storage_615/SP" BEL "Mram_storage_616/DP" BEL
        "Mram_storage_616/SP" BEL "Mram_storage_617/DP" BEL
        "Mram_storage_617/SP" BEL "Mram_storage_618/DP" BEL
        "Mram_storage_618/SP" BEL "Mram_storage_619/DP" BEL
        "Mram_storage_619/SP" BEL "Mram_storage_62/DP" BEL
        "Mram_storage_62/SP" BEL "Mram_storage_620/DP" BEL
        "Mram_storage_620/SP" BEL "Mram_storage_621/DP" BEL
        "Mram_storage_621/SP" BEL "Mram_storage_622/DP" BEL
        "Mram_storage_622/SP" BEL "Mram_storage_63/DP" BEL
        "Mram_storage_63/SP" BEL "Mram_storage_64/DP" BEL "Mram_storage_64/SP"
        BEL "Mram_storage_65/DP" BEL "Mram_storage_65/SP" BEL
        "Mram_storage_66/DP" BEL "Mram_storage_66/SP" BEL "Mram_storage_67/DP"
        BEL "Mram_storage_67/SP" BEL "Mram_storage_68/DP" BEL
        "Mram_storage_68/SP" BEL "Mram_storage_69/DP" BEL "Mram_storage_69/SP"
        BEL "Mram_storage_71/DP" BEL "Mram_storage_71/SP" BEL
        "Mram_storage_710/DP" BEL "Mram_storage_710/SP" BEL
        "Mram_storage_711/DP" BEL "Mram_storage_711/SP" BEL
        "Mram_storage_712/DP" BEL "Mram_storage_712/SP" BEL
        "Mram_storage_713/DP" BEL "Mram_storage_713/SP" BEL
        "Mram_storage_714/DP" BEL "Mram_storage_714/SP" BEL
        "Mram_storage_715/DP" BEL "Mram_storage_715/SP" BEL
        "Mram_storage_716/DP" BEL "Mram_storage_716/SP" BEL
        "Mram_storage_717/DP" BEL "Mram_storage_717/SP" BEL
        "Mram_storage_718/DP" BEL "Mram_storage_718/SP" BEL
        "Mram_storage_719/DP" BEL "Mram_storage_719/SP" BEL
        "Mram_storage_72/DP" BEL "Mram_storage_72/SP" BEL
        "Mram_storage_720/DP" BEL "Mram_storage_720/SP" BEL
        "Mram_storage_721/DP" BEL "Mram_storage_721/SP" BEL
        "Mram_storage_722/DP" BEL "Mram_storage_722/SP" BEL
        "Mram_storage_73/DP" BEL "Mram_storage_73/SP" BEL "Mram_storage_74/DP"
        BEL "Mram_storage_74/SP" BEL "Mram_storage_75/DP" BEL
        "Mram_storage_75/SP" BEL "Mram_storage_76/DP" BEL "Mram_storage_76/SP"
        BEL "Mram_storage_77/DP" BEL "Mram_storage_77/SP" BEL
        "Mram_storage_78/DP" BEL "Mram_storage_78/SP" BEL "Mram_storage_79/DP"
        BEL "Mram_storage_79/SP" BEL "Mram_storage_81/DP" BEL
        "Mram_storage_81/SP" BEL "Mram_storage_810/DP" BEL
        "Mram_storage_810/SP" BEL "Mram_storage_811/DP" BEL
        "Mram_storage_811/SP" BEL "Mram_storage_812/DP" BEL
        "Mram_storage_812/SP" BEL "Mram_storage_813/DP" BEL
        "Mram_storage_813/SP" BEL "Mram_storage_814/DP" BEL
        "Mram_storage_814/SP" BEL "Mram_storage_815/DP" BEL
        "Mram_storage_815/SP" BEL "Mram_storage_816/DP" BEL
        "Mram_storage_816/SP" BEL "Mram_storage_817/DP" BEL
        "Mram_storage_817/SP" BEL "Mram_storage_818/DP" BEL
        "Mram_storage_818/SP" BEL "Mram_storage_819/DP" BEL
        "Mram_storage_819/SP" BEL "Mram_storage_82/DP" BEL
        "Mram_storage_82/SP" BEL "Mram_storage_820/DP" BEL
        "Mram_storage_820/SP" BEL "Mram_storage_821/DP" BEL
        "Mram_storage_821/SP" BEL "Mram_storage_822/DP" BEL
        "Mram_storage_822/SP" BEL "Mram_storage_83/DP" BEL
        "Mram_storage_83/SP" BEL "Mram_storage_84/DP" BEL "Mram_storage_84/SP"
        BEL "Mram_storage_85/DP" BEL "Mram_storage_85/SP" BEL
        "Mram_storage_86/DP" BEL "Mram_storage_86/SP" BEL "Mram_storage_87/DP"
        BEL "Mram_storage_87/SP" BEL "Mram_storage_88/DP" BEL
        "Mram_storage_88/SP" BEL "Mram_storage_89/DP" BEL "Mram_storage_89/SP"
        BEL "Mram_storage_91/DP" BEL "Mram_storage_91/SP" BEL
        "Mram_storage_910/DP" BEL "Mram_storage_910/SP" BEL
        "Mram_storage_911/DP" BEL "Mram_storage_911/SP" BEL
        "Mram_storage_912/DP" BEL "Mram_storage_912/SP" BEL
        "Mram_storage_913/DP" BEL "Mram_storage_913/SP" BEL
        "Mram_storage_914/DP" BEL "Mram_storage_914/SP" BEL
        "Mram_storage_915/DP" BEL "Mram_storage_915/SP" BEL
        "Mram_storage_916/DP" BEL "Mram_storage_916/SP" BEL
        "Mram_storage_917/DP" BEL "Mram_storage_917/SP" BEL
        "Mram_storage_918/DP" BEL "Mram_storage_918/SP" BEL
        "Mram_storage_919/DP" BEL "Mram_storage_919/SP" BEL
        "Mram_storage_92/DP" BEL "Mram_storage_92/SP" BEL
        "Mram_storage_920/DP" BEL "Mram_storage_920/SP" BEL
        "Mram_storage_921/DP" BEL "Mram_storage_921/SP" BEL
        "Mram_storage_922/DP" BEL "Mram_storage_922/SP" BEL
        "Mram_storage_93/DP" BEL "Mram_storage_93/SP" BEL "Mram_storage_94/DP"
        BEL "Mram_storage_94/SP" BEL "Mram_storage_95/DP" BEL
        "Mram_storage_95/SP" BEL "Mram_storage_96/DP" BEL "Mram_storage_96/SP"
        BEL "Mram_storage_97/DP" BEL "Mram_storage_97/SP" BEL
        "Mram_storage_98/DP" BEL "Mram_storage_98/SP" BEL "Mram_storage_99/DP"
        BEL "Mram_storage_99/SP";
TIMEGRP soc_crg_unbuf_sys_0 = BEL "vns_xilinxmultiregimpl2_regs0" BEL
        "vns_xilinxmultiregimpl3_regs0" BEL "vns_xilinxmultiregimpl2_regs1"
        BEL "vns_xilinxmultiregimpl3_regs1" BEL "soc_suart_rx_r" BEL
        "soc_suart_rx_reg_0" BEL "soc_suart_rx_reg_1" BEL "soc_suart_rx_reg_2"
        BEL "soc_suart_rx_reg_3" BEL "soc_suart_rx_reg_4" BEL
        "soc_suart_rx_reg_5" BEL "soc_suart_rx_reg_6" BEL "soc_suart_rx_reg_7"
        BEL "soc_basesoc_rom_bus_ack" BEL "soc_basesoc_interface_dat_w_0" BEL
        "soc_basesoc_interface_dat_w_1" BEL "soc_basesoc_interface_dat_w_2"
        BEL "soc_basesoc_interface_dat_w_3" BEL
        "soc_basesoc_interface_dat_w_4" BEL "soc_basesoc_interface_dat_w_5"
        BEL "soc_basesoc_interface_dat_w_6" BEL
        "soc_basesoc_interface_dat_w_7" BEL "soc_basesoc_interface_adr_0" BEL
        "soc_basesoc_interface_adr_1" BEL "soc_basesoc_interface_adr_2" BEL
        "soc_basesoc_interface_adr_3" BEL "soc_basesoc_interface_adr_4" BEL
        "soc_basesoc_interface_adr_5" BEL "soc_basesoc_interface_adr_9" BEL
        "soc_basesoc_interface_adr_10" BEL "soc_basesoc_interface_adr_11" BEL
        "soc_basesoc_interface_adr_12" BEL "soc_basesoc_interface_adr_13" BEL
        "soc_basesoc_bus_wishbone_dat_r_0" BEL
        "soc_basesoc_bus_wishbone_dat_r_1" BEL
        "soc_basesoc_bus_wishbone_dat_r_2" BEL
        "soc_basesoc_bus_wishbone_dat_r_3" BEL
        "soc_basesoc_bus_wishbone_dat_r_4" BEL
        "soc_basesoc_bus_wishbone_dat_r_5" BEL
        "soc_basesoc_bus_wishbone_dat_r_6" BEL
        "soc_basesoc_bus_wishbone_dat_r_7" BEL "soc_basesoc_zero_old_trigger"
        BEL "soc_suart_sink_ready" BEL "soc_suart_tx_old_trigger" BEL
        "soc_suart_rx_old_trigger" BEL "soc_basesoc_sdram_cmd_payload_a_10"
        BEL "soc_basesoc_sdram_cmd_payload_cas" BEL
        "soc_basesoc_sdram_cmd_payload_we" BEL
        "soc_basesoc_sdram_generator_done" BEL
        "soc_basesoc_sdram_bandwidth_cmd_ready" BEL
        "vns_basesoc_slave_sel_r_0" BEL "vns_basesoc_slave_sel_r_1" BEL
        "vns_basesoc_slave_sel_r_2" BEL "vns_basesoc_slave_sel_r_3" BEL
        "vns_basesoc_slave_sel_r_4" BEL "vns_basesoc_sel_r" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface2_bank_bus_dat_r_7" BEL
        "soc_basesoc_sdram_dfi_p0_we_n" BEL "soc_basesoc_sdram_dfi_p0_cas_n"
        BEL "soc_basesoc_sdram_dfi_p0_ras_n" BEL
        "soc_basesoc_sdram_dfi_p1_cas_n" BEL "soc_basesoc_sdram_dfi_p1_ras_n"
        BEL "soc_basesoc_sdram_dfi_p1_we_n" BEL "soc_opsis_i2c_counter_0" BEL
        "soc_opsis_i2c_counter_1" BEL "soc_opsis_i2c_counter_2" BEL
        "soc_opsis_i2c_counter_3" BEL "soc_spiflash_counter_0" BEL
        "soc_spiflash_counter_1" BEL "soc_spiflash_counter_2" BEL
        "soc_spiflash_counter_3" BEL "soc_spiflash_counter_4" BEL
        "soc_spiflash_counter_5" BEL "soc_spiflash_counter_6" BEL
        "soc_spiflash_counter_7" BEL "soc_basesoc_sdram_generator_counter_0"
        BEL "soc_basesoc_sdram_generator_counter_1" BEL
        "soc_basesoc_sdram_generator_counter_2" BEL
        "soc_basesoc_sdram_generator_counter_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "soc_opsis_i2c_samp_carry" BEL "soc_opsis_i2c_samp_count_1" BEL
        "soc_opsis_i2c_samp_count_2" BEL
        "soc_basesoc_sdram_bandwidth_counter_2" BEL
        "soc_basesoc_sdram_bandwidth_counter_3" BEL
        "soc_basesoc_sdram_bandwidth_counter_4" BEL
        "soc_basesoc_sdram_bandwidth_counter_5" BEL
        "soc_basesoc_sdram_bandwidth_counter_6" BEL
        "soc_basesoc_sdram_bandwidth_counter_7" BEL
        "soc_basesoc_sdram_bandwidth_counter_8" BEL
        "soc_basesoc_sdram_bandwidth_counter_9" BEL
        "soc_basesoc_sdram_bandwidth_counter_10" BEL
        "soc_basesoc_sdram_bandwidth_counter_11" BEL
        "soc_basesoc_sdram_bandwidth_counter_12" BEL
        "soc_basesoc_sdram_bandwidth_counter_13" BEL
        "soc_basesoc_sdram_bandwidth_counter_14" BEL
        "soc_basesoc_sdram_bandwidth_counter_15" BEL
        "soc_basesoc_sdram_bandwidth_counter_16" BEL
        "soc_basesoc_sdram_bandwidth_counter_17" BEL
        "soc_basesoc_sdram_bandwidth_counter_18" BEL
        "soc_basesoc_sdram_bandwidth_counter_19" BEL
        "soc_basesoc_sdram_bandwidth_counter_20" BEL
        "soc_basesoc_sdram_bandwidth_counter_21" BEL
        "soc_basesoc_sdram_bandwidth_counter_22" BEL
        "soc_basesoc_sdram_bandwidth_counter_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "soc_phase_sys" BEL
        "soc_dfi_dfi_p2_rddata_valid" BEL "vns_new_master_wdata_ready1" BEL
        "soc_opsis_i2c_scl_i" BEL "soc_suart_source_payload_data_0" BEL
        "soc_suart_source_payload_data_1" BEL
        "soc_suart_source_payload_data_2" BEL
        "soc_suart_source_payload_data_3" BEL
        "soc_suart_source_payload_data_4" BEL
        "soc_suart_source_payload_data_5" BEL
        "soc_suart_source_payload_data_6" BEL
        "soc_suart_source_payload_data_7" BEL
        "soc_basesoc_ctrl_storage_full_31" BEL
        "soc_basesoc_ctrl_storage_full_30" BEL
        "soc_basesoc_ctrl_storage_full_29" BEL
        "soc_basesoc_ctrl_storage_full_27" BEL
        "soc_basesoc_ctrl_storage_full_23" BEL
        "soc_basesoc_ctrl_storage_full_26" BEL
        "soc_basesoc_ctrl_storage_full_24" BEL
        "soc_basesoc_ctrl_storage_full_22" BEL
        "soc_basesoc_ctrl_storage_full_19" BEL
        "soc_basesoc_ctrl_storage_full_17" BEL
        "soc_basesoc_ctrl_storage_full_16" BEL
        "soc_basesoc_ctrl_storage_full_11" BEL
        "soc_basesoc_ctrl_storage_full_15" BEL
        "soc_basesoc_ctrl_storage_full_13" BEL
        "soc_basesoc_ctrl_storage_full_8" BEL
        "soc_basesoc_ctrl_storage_full_7" BEL
        "soc_basesoc_ctrl_storage_full_2" BEL
        "soc_basesoc_ctrl_storage_full_1" BEL
        "soc_basesoc_ctrl_storage_full_0" BEL
        "soc_front_panel_leds_storage_full_0" BEL
        "soc_front_panel_leds_storage_full_1" BEL
        "soc_opsis_i2c_slave_addr_storage_full_0" BEL
        "soc_opsis_i2c_slave_addr_storage_full_1" BEL
        "soc_opsis_i2c_slave_addr_storage_full_2" BEL
        "soc_opsis_i2c_slave_addr_storage_full_3" BEL
        "soc_opsis_i2c_slave_addr_storage_full_4" BEL
        "soc_opsis_i2c_slave_addr_storage_full_5" BEL
        "soc_opsis_i2c_slave_addr_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_13" BEL
        "soc_basesoc_sdram_storage_full_0" BEL
        "soc_basesoc_sdram_storage_full_1" BEL
        "soc_basesoc_sdram_storage_full_2" BEL
        "soc_basesoc_sdram_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector2_command_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector3_command_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector2_baddress_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector3_baddress_storage_full_2" BEL
        "soc_spiflash_bitbang_storage_full_0" BEL
        "soc_spiflash_bitbang_storage_full_1" BEL
        "soc_spiflash_bitbang_storage_full_2" BEL
        "soc_spiflash_bitbang_storage_full_3" BEL
        "soc_suart_eventmanager_storage_full_0" BEL
        "soc_suart_eventmanager_storage_full_1" BEL
        "soc_basesoc_ctrl_storage_full_28" BEL
        "soc_basesoc_ctrl_storage_full_25" BEL
        "soc_basesoc_ctrl_storage_full_18" BEL
        "soc_basesoc_ctrl_storage_full_21" BEL
        "soc_basesoc_ctrl_storage_full_20" BEL
        "soc_basesoc_ctrl_storage_full_14" BEL
        "soc_basesoc_ctrl_storage_full_12" BEL
        "soc_basesoc_ctrl_storage_full_10" BEL
        "soc_basesoc_ctrl_storage_full_9" BEL
        "soc_basesoc_ctrl_storage_full_4" BEL
        "soc_basesoc_ctrl_storage_full_6" BEL
        "soc_basesoc_ctrl_storage_full_5" BEL
        "soc_basesoc_ctrl_storage_full_3" BEL
        "soc_opsis_i2c_master_storage_full_0" BEL
        "soc_opsis_i2c_master_storage_full_1" BEL
        "soc_opsis_i2c_master_storage_full_2" BEL
        "soc_opsis_i2c_master_storage_full_3" BEL
        "soc_opsis_i2c_master_storage_full_4" BEL
        "soc_opsis_i2c_master_storage_full_5" BEL
        "soc_opsis_i2c_master_storage_full_6" BEL
        "soc_opsis_i2c_master_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector2_address_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_14" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_15" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_24" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_25" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_26" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_27" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_28" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_29" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_30" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_31" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_16" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_17" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_18" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_19" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_20" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_21" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_22" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_23" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_24" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_25" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_26" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_27" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_28" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_29" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_30" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_31" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector2_wrdata_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector3_address_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_0" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_1" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_2" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_3" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_4" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_5" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_6" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_7" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_16" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_17" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_18" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_19" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_20" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_21" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_22" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_23" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_8" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_9" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_10" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_11" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_12" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_13" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_14" BEL
        "soc_basesoc_sdram_phaseinjector3_wrdata_storage_full_15" BEL
        "soc_basesoc_load_storage_full_24" BEL
        "soc_basesoc_load_storage_full_25" BEL
        "soc_basesoc_load_storage_full_26" BEL
        "soc_basesoc_load_storage_full_27" BEL
        "soc_basesoc_load_storage_full_28" BEL
        "soc_basesoc_load_storage_full_29" BEL
        "soc_basesoc_load_storage_full_30" BEL
        "soc_basesoc_load_storage_full_31" BEL
        "soc_basesoc_load_storage_full_16" BEL
        "soc_basesoc_load_storage_full_17" BEL
        "soc_basesoc_load_storage_full_18" BEL
        "soc_basesoc_load_storage_full_19" BEL
        "soc_basesoc_load_storage_full_20" BEL
        "soc_basesoc_load_storage_full_21" BEL
        "soc_basesoc_load_storage_full_22" BEL
        "soc_basesoc_load_storage_full_23" BEL
        "soc_basesoc_load_storage_full_8" BEL
        "soc_basesoc_load_storage_full_9" BEL
        "soc_basesoc_load_storage_full_10" BEL
        "soc_basesoc_load_storage_full_11" BEL
        "soc_basesoc_load_storage_full_12" BEL
        "soc_basesoc_load_storage_full_13" BEL
        "soc_basesoc_load_storage_full_14" BEL
        "soc_basesoc_load_storage_full_15" BEL
        "soc_basesoc_load_storage_full_0" BEL
        "soc_basesoc_load_storage_full_1" BEL
        "soc_basesoc_load_storage_full_2" BEL
        "soc_basesoc_load_storage_full_3" BEL
        "soc_basesoc_load_storage_full_4" BEL
        "soc_basesoc_load_storage_full_5" BEL
        "soc_basesoc_load_storage_full_6" BEL
        "soc_basesoc_load_storage_full_7" BEL
        "soc_basesoc_reload_storage_full_8" BEL
        "soc_basesoc_reload_storage_full_9" BEL
        "soc_basesoc_reload_storage_full_10" BEL
        "soc_basesoc_reload_storage_full_11" BEL
        "soc_basesoc_reload_storage_full_12" BEL
        "soc_basesoc_reload_storage_full_13" BEL
        "soc_basesoc_reload_storage_full_14" BEL
        "soc_basesoc_reload_storage_full_15" BEL
        "soc_basesoc_reload_storage_full_24" BEL
        "soc_basesoc_reload_storage_full_25" BEL
        "soc_basesoc_reload_storage_full_26" BEL
        "soc_basesoc_reload_storage_full_27" BEL
        "soc_basesoc_reload_storage_full_28" BEL
        "soc_basesoc_reload_storage_full_29" BEL
        "soc_basesoc_reload_storage_full_30" BEL
        "soc_basesoc_reload_storage_full_31" BEL
        "soc_basesoc_reload_storage_full_16" BEL
        "soc_basesoc_reload_storage_full_17" BEL
        "soc_basesoc_reload_storage_full_18" BEL
        "soc_basesoc_reload_storage_full_19" BEL
        "soc_basesoc_reload_storage_full_20" BEL
        "soc_basesoc_reload_storage_full_21" BEL
        "soc_basesoc_reload_storage_full_22" BEL
        "soc_basesoc_reload_storage_full_23" BEL
        "soc_basesoc_reload_storage_full_0" BEL
        "soc_basesoc_reload_storage_full_1" BEL
        "soc_basesoc_reload_storage_full_2" BEL
        "soc_basesoc_reload_storage_full_3" BEL
        "soc_basesoc_reload_storage_full_4" BEL
        "soc_basesoc_reload_storage_full_5" BEL
        "soc_basesoc_reload_storage_full_6" BEL
        "soc_basesoc_reload_storage_full_7" BEL "soc_opsis_i2c_scl_r" BEL
        "soc_suart_phase_accumulator_tx_2" BEL
        "soc_suart_phase_accumulator_tx_3" BEL
        "soc_suart_phase_accumulator_tx_4" BEL
        "soc_suart_phase_accumulator_tx_5" BEL
        "soc_suart_phase_accumulator_tx_6" BEL
        "soc_suart_phase_accumulator_tx_7" BEL
        "soc_suart_phase_accumulator_tx_8" BEL
        "soc_suart_phase_accumulator_tx_9" BEL
        "soc_suart_phase_accumulator_tx_10" BEL
        "soc_suart_phase_accumulator_tx_11" BEL
        "soc_suart_phase_accumulator_tx_12" BEL
        "soc_suart_phase_accumulator_tx_13" BEL
        "soc_suart_phase_accumulator_tx_14" BEL
        "soc_suart_phase_accumulator_tx_15" BEL
        "soc_suart_phase_accumulator_tx_16" BEL
        "soc_suart_phase_accumulator_tx_17" BEL
        "soc_suart_phase_accumulator_tx_18" BEL
        "soc_suart_phase_accumulator_tx_19" BEL
        "soc_suart_phase_accumulator_tx_20" BEL
        "soc_suart_phase_accumulator_tx_21" BEL
        "soc_suart_phase_accumulator_tx_22" BEL
        "soc_suart_phase_accumulator_tx_23" BEL
        "soc_suart_phase_accumulator_tx_24" BEL
        "soc_suart_phase_accumulator_tx_25" BEL
        "soc_suart_phase_accumulator_tx_26" BEL
        "soc_suart_phase_accumulator_tx_27" BEL
        "soc_suart_phase_accumulator_tx_28" BEL
        "soc_suart_phase_accumulator_tx_29" BEL
        "soc_suart_phase_accumulator_tx_30" BEL
        "soc_suart_phase_accumulator_tx_31" BEL "soc_suart_uart_clk_txen" BEL
        "soc_suart_phase_accumulator_rx_2" BEL
        "soc_suart_phase_accumulator_rx_3" BEL
        "soc_suart_phase_accumulator_rx_4" BEL
        "soc_suart_phase_accumulator_rx_5" BEL
        "soc_suart_phase_accumulator_rx_6" BEL
        "soc_suart_phase_accumulator_rx_7" BEL
        "soc_suart_phase_accumulator_rx_8" BEL
        "soc_suart_phase_accumulator_rx_9" BEL
        "soc_suart_phase_accumulator_rx_10" BEL
        "soc_suart_phase_accumulator_rx_11" BEL
        "soc_suart_phase_accumulator_rx_12" BEL
        "soc_suart_phase_accumulator_rx_13" BEL
        "soc_suart_phase_accumulator_rx_14" BEL
        "soc_suart_phase_accumulator_rx_15" BEL
        "soc_suart_phase_accumulator_rx_16" BEL
        "soc_suart_phase_accumulator_rx_17" BEL
        "soc_suart_phase_accumulator_rx_18" BEL
        "soc_suart_phase_accumulator_rx_19" BEL
        "soc_suart_phase_accumulator_rx_20" BEL
        "soc_suart_phase_accumulator_rx_21" BEL
        "soc_suart_phase_accumulator_rx_22" BEL
        "soc_suart_phase_accumulator_rx_23" BEL
        "soc_suart_phase_accumulator_rx_24" BEL
        "soc_suart_phase_accumulator_rx_25" BEL
        "soc_suart_phase_accumulator_rx_26" BEL
        "soc_suart_phase_accumulator_rx_27" BEL
        "soc_suart_phase_accumulator_rx_28" BEL
        "soc_suart_phase_accumulator_rx_29" BEL
        "soc_suart_phase_accumulator_rx_30" BEL
        "soc_suart_phase_accumulator_rx_31" BEL "soc_dfi_dfi_p1_rddata_valid"
        BEL "memdat_1_0" BEL "memdat_1_1" BEL "memdat_1_2" BEL "memdat_1_3"
        BEL "memdat_1_4" BEL "memdat_1_5" BEL "memdat_1_6" BEL "memdat_1_7"
        BEL "soc_basesoc_sdram_bandwidth_nreads_r_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_r_23" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_r_23" BEL
        "soc_opsis_i2c_status_storage_full_0" BEL
        "soc_opsis_i2c_status_storage_full_1" BEL "memdat_3_0" BEL
        "memdat_3_1" BEL "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL
        "memdat_3_5" BEL "memdat_3_6" BEL "memdat_3_7" BEL "soc_dna_status_0"
        BEL "soc_dna_status_1" BEL "soc_dna_status_2" BEL "soc_dna_status_3"
        BEL "soc_dna_status_4" BEL "soc_dna_status_5" BEL "soc_dna_status_6"
        BEL "soc_dna_status_7" BEL "soc_dna_status_8" BEL "soc_dna_status_9"
        BEL "soc_dna_status_10" BEL "soc_dna_status_11" BEL
        "soc_dna_status_12" BEL "soc_dna_status_13" BEL "soc_dna_status_14"
        BEL "soc_dna_status_15" BEL "soc_dna_status_16" BEL
        "soc_dna_status_17" BEL "soc_dna_status_18" BEL "soc_dna_status_19"
        BEL "soc_dna_status_20" BEL "soc_dna_status_21" BEL
        "soc_dna_status_22" BEL "soc_dna_status_23" BEL "soc_dna_status_24"
        BEL "soc_dna_status_25" BEL "soc_dna_status_26" BEL
        "soc_dna_status_27" BEL "soc_dna_status_28" BEL "soc_dna_status_29"
        BEL "soc_dna_status_30" BEL "soc_dna_status_31" BEL
        "soc_dna_status_32" BEL "soc_dna_status_33" BEL "soc_dna_status_34"
        BEL "soc_dna_status_35" BEL "soc_dna_status_36" BEL
        "soc_dna_status_37" BEL "soc_dna_status_38" BEL "soc_dna_status_39"
        BEL "soc_dna_status_40" BEL "soc_dna_status_41" BEL
        "soc_dna_status_42" BEL "soc_dna_status_43" BEL "soc_dna_status_44"
        BEL "soc_dna_status_45" BEL "soc_dna_status_46" BEL
        "soc_dna_status_47" BEL "soc_dna_status_48" BEL "soc_dna_status_49"
        BEL "soc_dna_status_50" BEL "soc_dna_status_51" BEL
        "soc_dna_status_52" BEL "soc_dna_status_53" BEL "soc_dna_status_54"
        BEL "soc_dna_status_55" BEL "soc_dna_status_56" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_status_23" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_status_23" BEL
        "soc_basesoc_value_0" BEL "soc_basesoc_value_1" BEL
        "soc_basesoc_value_2" BEL "soc_basesoc_value_3" BEL
        "soc_basesoc_value_4" BEL "soc_basesoc_value_5" BEL
        "soc_basesoc_value_6" BEL "soc_basesoc_value_7" BEL
        "soc_basesoc_value_8" BEL "soc_basesoc_value_9" BEL
        "soc_basesoc_value_10" BEL "soc_basesoc_value_11" BEL
        "soc_basesoc_value_12" BEL "soc_basesoc_value_13" BEL
        "soc_basesoc_value_14" BEL "soc_basesoc_value_15" BEL
        "soc_basesoc_value_16" BEL "soc_basesoc_value_17" BEL
        "soc_basesoc_value_18" BEL "soc_basesoc_value_19" BEL
        "soc_basesoc_value_20" BEL "soc_basesoc_value_21" BEL
        "soc_basesoc_value_22" BEL "soc_basesoc_value_23" BEL
        "soc_basesoc_value_24" BEL "soc_basesoc_value_25" BEL
        "soc_basesoc_value_26" BEL "soc_basesoc_value_27" BEL
        "soc_basesoc_value_28" BEL "soc_basesoc_value_29" BEL
        "soc_basesoc_value_30" BEL "soc_basesoc_value_31" BEL
        "vns_new_master_rdata_valid4" BEL
        "vns_basesoc_interface1_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface1_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface0_bank_bus_dat_r_7" BEL "soc_suart_tx_reg_0" BEL
        "soc_suart_tx_reg_1" BEL "soc_suart_tx_reg_2" BEL "soc_suart_tx_reg_3"
        BEL "soc_suart_tx_reg_4" BEL "soc_suart_tx_reg_5" BEL
        "soc_suart_tx_reg_6" BEL "soc_suart_tx_reg_7" BEL "soc_spiflash_dqi_0"
        BEL "soc_spiflash_dqi_1" BEL "soc_spiflash_dqi_2" BEL
        "soc_spiflash_dqi_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "soc_suart_uart_clk_rxen" BEL "soc_basesoc_sdram_dfi_p0_rddata_en" BEL
        "soc_basesoc_sdram_dfi_p1_rddata_en" BEL
        "soc_basesoc_sdram_dfi_p1_wrdata_en" BEL
        "vns_xilinxmultiregimpl1_regs0" BEL "soc_basesoc_value_status_0" BEL
        "soc_basesoc_value_status_1" BEL "soc_basesoc_value_status_2" BEL
        "soc_basesoc_value_status_3" BEL "soc_basesoc_value_status_4" BEL
        "soc_basesoc_value_status_5" BEL "soc_basesoc_value_status_6" BEL
        "soc_basesoc_value_status_7" BEL "soc_basesoc_value_status_8" BEL
        "soc_basesoc_value_status_9" BEL "soc_basesoc_value_status_10" BEL
        "soc_basesoc_value_status_11" BEL "soc_basesoc_value_status_12" BEL
        "soc_basesoc_value_status_13" BEL "soc_basesoc_value_status_14" BEL
        "soc_basesoc_value_status_15" BEL "soc_basesoc_value_status_16" BEL
        "soc_basesoc_value_status_17" BEL "soc_basesoc_value_status_18" BEL
        "soc_basesoc_value_status_19" BEL "soc_basesoc_value_status_20" BEL
        "soc_basesoc_value_status_21" BEL "soc_basesoc_value_status_22" BEL
        "soc_basesoc_value_status_23" BEL "soc_basesoc_value_status_24" BEL
        "soc_basesoc_value_status_25" BEL "soc_basesoc_value_status_26" BEL
        "soc_basesoc_value_status_27" BEL "soc_basesoc_value_status_28" BEL
        "soc_basesoc_value_status_29" BEL "soc_basesoc_value_status_30" BEL
        "soc_basesoc_value_status_31" BEL
        "soc_basesoc_sdram_bankmachine0_row_0" BEL
        "soc_basesoc_sdram_bankmachine0_row_1" BEL
        "soc_basesoc_sdram_bankmachine0_row_2" BEL
        "soc_basesoc_sdram_bankmachine0_row_3" BEL
        "soc_basesoc_sdram_bankmachine0_row_4" BEL
        "soc_basesoc_sdram_bankmachine0_row_5" BEL
        "soc_basesoc_sdram_bankmachine0_row_6" BEL
        "soc_basesoc_sdram_bankmachine0_row_7" BEL
        "soc_basesoc_sdram_bankmachine0_row_8" BEL
        "soc_basesoc_sdram_bankmachine0_row_9" BEL
        "soc_basesoc_sdram_bankmachine0_row_10" BEL
        "soc_basesoc_sdram_bankmachine0_row_11" BEL
        "soc_basesoc_sdram_bankmachine0_row_12" BEL
        "soc_basesoc_sdram_bankmachine0_row_13" BEL
        "soc_basesoc_sdram_bankmachine1_row_0" BEL
        "soc_basesoc_sdram_bankmachine1_row_1" BEL
        "soc_basesoc_sdram_bankmachine1_row_2" BEL
        "soc_basesoc_sdram_bankmachine1_row_3" BEL
        "soc_basesoc_sdram_bankmachine1_row_4" BEL
        "soc_basesoc_sdram_bankmachine1_row_5" BEL
        "soc_basesoc_sdram_bankmachine1_row_6" BEL
        "soc_basesoc_sdram_bankmachine1_row_7" BEL
        "soc_basesoc_sdram_bankmachine1_row_8" BEL
        "soc_basesoc_sdram_bankmachine1_row_9" BEL
        "soc_basesoc_sdram_bankmachine1_row_10" BEL
        "soc_basesoc_sdram_bankmachine1_row_11" BEL
        "soc_basesoc_sdram_bankmachine1_row_12" BEL
        "soc_basesoc_sdram_bankmachine1_row_13" BEL
        "soc_basesoc_sdram_bankmachine2_row_0" BEL
        "soc_basesoc_sdram_bankmachine2_row_1" BEL
        "soc_basesoc_sdram_bankmachine2_row_2" BEL
        "soc_basesoc_sdram_bankmachine2_row_3" BEL
        "soc_basesoc_sdram_bankmachine2_row_4" BEL
        "soc_basesoc_sdram_bankmachine2_row_5" BEL
        "soc_basesoc_sdram_bankmachine2_row_6" BEL
        "soc_basesoc_sdram_bankmachine2_row_7" BEL
        "soc_basesoc_sdram_bankmachine2_row_8" BEL
        "soc_basesoc_sdram_bankmachine2_row_9" BEL
        "soc_basesoc_sdram_bankmachine2_row_10" BEL
        "soc_basesoc_sdram_bankmachine2_row_11" BEL
        "soc_basesoc_sdram_bankmachine2_row_12" BEL
        "soc_basesoc_sdram_bankmachine2_row_13" BEL
        "soc_basesoc_sdram_bankmachine3_row_0" BEL
        "soc_basesoc_sdram_bankmachine3_row_1" BEL
        "soc_basesoc_sdram_bankmachine3_row_2" BEL
        "soc_basesoc_sdram_bankmachine3_row_3" BEL
        "soc_basesoc_sdram_bankmachine3_row_4" BEL
        "soc_basesoc_sdram_bankmachine3_row_5" BEL
        "soc_basesoc_sdram_bankmachine3_row_6" BEL
        "soc_basesoc_sdram_bankmachine3_row_7" BEL
        "soc_basesoc_sdram_bankmachine3_row_8" BEL
        "soc_basesoc_sdram_bankmachine3_row_9" BEL
        "soc_basesoc_sdram_bankmachine3_row_10" BEL
        "soc_basesoc_sdram_bankmachine3_row_11" BEL
        "soc_basesoc_sdram_bankmachine3_row_12" BEL
        "soc_basesoc_sdram_bankmachine3_row_13" BEL
        "soc_basesoc_sdram_bankmachine4_row_0" BEL
        "soc_basesoc_sdram_bankmachine4_row_1" BEL
        "soc_basesoc_sdram_bankmachine4_row_2" BEL
        "soc_basesoc_sdram_bankmachine4_row_3" BEL
        "soc_basesoc_sdram_bankmachine4_row_4" BEL
        "soc_basesoc_sdram_bankmachine4_row_5" BEL
        "soc_basesoc_sdram_bankmachine4_row_6" BEL
        "soc_basesoc_sdram_bankmachine4_row_7" BEL
        "soc_basesoc_sdram_bankmachine4_row_8" BEL
        "soc_basesoc_sdram_bankmachine4_row_9" BEL
        "soc_basesoc_sdram_bankmachine4_row_10" BEL
        "soc_basesoc_sdram_bankmachine4_row_11" BEL
        "soc_basesoc_sdram_bankmachine4_row_12" BEL
        "soc_basesoc_sdram_bankmachine4_row_13" BEL
        "soc_basesoc_sdram_bankmachine5_row_0" BEL
        "soc_basesoc_sdram_bankmachine5_row_1" BEL
        "soc_basesoc_sdram_bankmachine5_row_2" BEL
        "soc_basesoc_sdram_bankmachine5_row_3" BEL
        "soc_basesoc_sdram_bankmachine5_row_4" BEL
        "soc_basesoc_sdram_bankmachine5_row_5" BEL
        "soc_basesoc_sdram_bankmachine5_row_6" BEL
        "soc_basesoc_sdram_bankmachine5_row_7" BEL
        "soc_basesoc_sdram_bankmachine5_row_8" BEL
        "soc_basesoc_sdram_bankmachine5_row_9" BEL
        "soc_basesoc_sdram_bankmachine5_row_10" BEL
        "soc_basesoc_sdram_bankmachine5_row_11" BEL
        "soc_basesoc_sdram_bankmachine5_row_12" BEL
        "soc_basesoc_sdram_bankmachine5_row_13" BEL
        "soc_basesoc_sdram_bankmachine6_row_0" BEL
        "soc_basesoc_sdram_bankmachine6_row_1" BEL
        "soc_basesoc_sdram_bankmachine6_row_2" BEL
        "soc_basesoc_sdram_bankmachine6_row_3" BEL
        "soc_basesoc_sdram_bankmachine6_row_4" BEL
        "soc_basesoc_sdram_bankmachine6_row_5" BEL
        "soc_basesoc_sdram_bankmachine6_row_6" BEL
        "soc_basesoc_sdram_bankmachine6_row_7" BEL
        "soc_basesoc_sdram_bankmachine6_row_8" BEL
        "soc_basesoc_sdram_bankmachine6_row_9" BEL
        "soc_basesoc_sdram_bankmachine6_row_10" BEL
        "soc_basesoc_sdram_bankmachine6_row_11" BEL
        "soc_basesoc_sdram_bankmachine6_row_12" BEL
        "soc_basesoc_sdram_bankmachine6_row_13" BEL
        "soc_basesoc_sdram_bankmachine7_row_0" BEL
        "soc_basesoc_sdram_bankmachine7_row_1" BEL
        "soc_basesoc_sdram_bankmachine7_row_2" BEL
        "soc_basesoc_sdram_bankmachine7_row_3" BEL
        "soc_basesoc_sdram_bankmachine7_row_4" BEL
        "soc_basesoc_sdram_bankmachine7_row_5" BEL
        "soc_basesoc_sdram_bankmachine7_row_6" BEL
        "soc_basesoc_sdram_bankmachine7_row_7" BEL
        "soc_basesoc_sdram_bankmachine7_row_8" BEL
        "soc_basesoc_sdram_bankmachine7_row_9" BEL
        "soc_basesoc_sdram_bankmachine7_row_10" BEL
        "soc_basesoc_sdram_bankmachine7_row_11" BEL
        "soc_basesoc_sdram_bankmachine7_row_12" BEL
        "soc_basesoc_sdram_bankmachine7_row_13" BEL
        "vns_xilinxmultiregimpl1_regs1" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface7_bank_bus_dat_r_7" BEL "soc_opsis_i2c_sda_i"
        BEL "soc_opsis_i2c_sda_r" BEL "soc_suart_source_valid" BEL
        "soc_spiflash_sr_0" BEL "soc_spiflash_sr_1" BEL "soc_spiflash_sr_2"
        BEL "soc_spiflash_sr_3" BEL "soc_spiflash_sr_4" BEL
        "soc_spiflash_sr_5" BEL "soc_spiflash_sr_6" BEL "soc_spiflash_sr_7"
        BEL "soc_spiflash_sr_8" BEL "soc_spiflash_sr_9" BEL
        "soc_spiflash_sr_10" BEL "soc_spiflash_sr_11" BEL "soc_spiflash_sr_12"
        BEL "soc_spiflash_sr_13" BEL "soc_spiflash_sr_14" BEL
        "soc_spiflash_sr_15" BEL "soc_spiflash_sr_16" BEL "soc_spiflash_sr_17"
        BEL "soc_spiflash_sr_18" BEL "soc_spiflash_sr_19" BEL
        "soc_spiflash_sr_20" BEL "soc_spiflash_sr_21" BEL "soc_spiflash_sr_22"
        BEL "soc_spiflash_sr_23" BEL "soc_spiflash_sr_24" BEL
        "soc_spiflash_sr_25" BEL "soc_spiflash_sr_26" BEL "soc_spiflash_sr_27"
        BEL "soc_spiflash_sr_28" BEL "soc_spiflash_sr_29" BEL
        "soc_spiflash_sr_30" BEL "soc_spiflash_sr_31" BEL
        "soc_dfi_dfi_p2_rddata_0" BEL "soc_dfi_dfi_p2_rddata_1" BEL
        "soc_dfi_dfi_p2_rddata_2" BEL "soc_dfi_dfi_p2_rddata_3" BEL
        "soc_dfi_dfi_p2_rddata_4" BEL "soc_dfi_dfi_p2_rddata_5" BEL
        "soc_dfi_dfi_p2_rddata_6" BEL "soc_dfi_dfi_p2_rddata_7" BEL
        "soc_dfi_dfi_p2_rddata_8" BEL "soc_dfi_dfi_p2_rddata_9" BEL
        "soc_dfi_dfi_p2_rddata_10" BEL "soc_dfi_dfi_p2_rddata_11" BEL
        "soc_dfi_dfi_p2_rddata_12" BEL "soc_dfi_dfi_p2_rddata_13" BEL
        "soc_dfi_dfi_p2_rddata_14" BEL "soc_dfi_dfi_p2_rddata_15" BEL
        "soc_dfi_dfi_p2_rddata_16" BEL "soc_dfi_dfi_p2_rddata_17" BEL
        "soc_dfi_dfi_p2_rddata_18" BEL "soc_dfi_dfi_p2_rddata_19" BEL
        "soc_dfi_dfi_p2_rddata_20" BEL "soc_dfi_dfi_p2_rddata_21" BEL
        "soc_dfi_dfi_p2_rddata_22" BEL "soc_dfi_dfi_p2_rddata_23" BEL
        "soc_dfi_dfi_p2_rddata_24" BEL "soc_dfi_dfi_p2_rddata_25" BEL
        "soc_dfi_dfi_p2_rddata_26" BEL "soc_dfi_dfi_p2_rddata_27" BEL
        "soc_dfi_dfi_p2_rddata_28" BEL "soc_dfi_dfi_p2_rddata_29" BEL
        "soc_dfi_dfi_p2_rddata_30" BEL "soc_dfi_dfi_p2_rddata_31" BEL
        "soc_dfi_dfi_p3_rddata_0" BEL "soc_dfi_dfi_p3_rddata_1" BEL
        "soc_dfi_dfi_p3_rddata_2" BEL "soc_dfi_dfi_p3_rddata_3" BEL
        "soc_dfi_dfi_p3_rddata_4" BEL "soc_dfi_dfi_p3_rddata_5" BEL
        "soc_dfi_dfi_p3_rddata_6" BEL "soc_dfi_dfi_p3_rddata_7" BEL
        "soc_dfi_dfi_p3_rddata_8" BEL "soc_dfi_dfi_p3_rddata_9" BEL
        "soc_dfi_dfi_p3_rddata_10" BEL "soc_dfi_dfi_p3_rddata_11" BEL
        "soc_dfi_dfi_p3_rddata_12" BEL "soc_dfi_dfi_p3_rddata_13" BEL
        "soc_dfi_dfi_p3_rddata_14" BEL "soc_dfi_dfi_p3_rddata_15" BEL
        "soc_dfi_dfi_p3_rddata_16" BEL "soc_dfi_dfi_p3_rddata_17" BEL
        "soc_dfi_dfi_p3_rddata_18" BEL "soc_dfi_dfi_p3_rddata_19" BEL
        "soc_dfi_dfi_p3_rddata_20" BEL "soc_dfi_dfi_p3_rddata_21" BEL
        "soc_dfi_dfi_p3_rddata_22" BEL "soc_dfi_dfi_p3_rddata_23" BEL
        "soc_dfi_dfi_p3_rddata_24" BEL "soc_dfi_dfi_p3_rddata_25" BEL
        "soc_dfi_dfi_p3_rddata_26" BEL "soc_dfi_dfi_p3_rddata_27" BEL
        "soc_dfi_dfi_p3_rddata_28" BEL "soc_dfi_dfi_p3_rddata_29" BEL
        "soc_dfi_dfi_p3_rddata_30" BEL "soc_dfi_dfi_p3_rddata_31" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface6_bank_bus_dat_r_7" BEL
        "vns_basesoc_interface5_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface5_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface5_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface5_bank_bus_dat_r_3" BEL "soc_opsis_i2c_din_0"
        BEL "soc_opsis_i2c_din_1" BEL "soc_opsis_i2c_din_2" BEL
        "soc_opsis_i2c_din_3" BEL "soc_opsis_i2c_din_4" BEL
        "soc_opsis_i2c_din_5" BEL "soc_opsis_i2c_din_6" BEL
        "soc_opsis_i2c_din_7" BEL "soc_dfi_dfi_p0_rddata_0" BEL
        "soc_dfi_dfi_p0_rddata_1" BEL "soc_dfi_dfi_p0_rddata_2" BEL
        "soc_dfi_dfi_p0_rddata_3" BEL "soc_dfi_dfi_p0_rddata_4" BEL
        "soc_dfi_dfi_p0_rddata_5" BEL "soc_dfi_dfi_p0_rddata_6" BEL
        "soc_dfi_dfi_p0_rddata_7" BEL "soc_dfi_dfi_p0_rddata_8" BEL
        "soc_dfi_dfi_p0_rddata_9" BEL "soc_dfi_dfi_p0_rddata_10" BEL
        "soc_dfi_dfi_p0_rddata_11" BEL "soc_dfi_dfi_p0_rddata_12" BEL
        "soc_dfi_dfi_p0_rddata_13" BEL "soc_dfi_dfi_p0_rddata_14" BEL
        "soc_dfi_dfi_p0_rddata_15" BEL "soc_dfi_dfi_p0_rddata_16" BEL
        "soc_dfi_dfi_p0_rddata_17" BEL "soc_dfi_dfi_p0_rddata_18" BEL
        "soc_dfi_dfi_p0_rddata_19" BEL "soc_dfi_dfi_p0_rddata_20" BEL
        "soc_dfi_dfi_p0_rddata_21" BEL "soc_dfi_dfi_p0_rddata_22" BEL
        "soc_dfi_dfi_p0_rddata_23" BEL "soc_dfi_dfi_p0_rddata_24" BEL
        "soc_dfi_dfi_p0_rddata_25" BEL "soc_dfi_dfi_p0_rddata_26" BEL
        "soc_dfi_dfi_p0_rddata_27" BEL "soc_dfi_dfi_p0_rddata_28" BEL
        "soc_dfi_dfi_p0_rddata_29" BEL "soc_dfi_dfi_p0_rddata_30" BEL
        "soc_dfi_dfi_p0_rddata_31" BEL "soc_dfi_dfi_p1_rddata_0" BEL
        "soc_dfi_dfi_p1_rddata_1" BEL "soc_dfi_dfi_p1_rddata_2" BEL
        "soc_dfi_dfi_p1_rddata_3" BEL "soc_dfi_dfi_p1_rddata_4" BEL
        "soc_dfi_dfi_p1_rddata_5" BEL "soc_dfi_dfi_p1_rddata_6" BEL
        "soc_dfi_dfi_p1_rddata_7" BEL "soc_dfi_dfi_p1_rddata_8" BEL
        "soc_dfi_dfi_p1_rddata_9" BEL "soc_dfi_dfi_p1_rddata_10" BEL
        "soc_dfi_dfi_p1_rddata_11" BEL "soc_dfi_dfi_p1_rddata_12" BEL
        "soc_dfi_dfi_p1_rddata_13" BEL "soc_dfi_dfi_p1_rddata_14" BEL
        "soc_dfi_dfi_p1_rddata_15" BEL "soc_dfi_dfi_p1_rddata_16" BEL
        "soc_dfi_dfi_p1_rddata_17" BEL "soc_dfi_dfi_p1_rddata_18" BEL
        "soc_dfi_dfi_p1_rddata_19" BEL "soc_dfi_dfi_p1_rddata_20" BEL
        "soc_dfi_dfi_p1_rddata_21" BEL "soc_dfi_dfi_p1_rddata_22" BEL
        "soc_dfi_dfi_p1_rddata_23" BEL "soc_dfi_dfi_p1_rddata_24" BEL
        "soc_dfi_dfi_p1_rddata_25" BEL "soc_dfi_dfi_p1_rddata_26" BEL
        "soc_dfi_dfi_p1_rddata_27" BEL "soc_dfi_dfi_p1_rddata_28" BEL
        "soc_dfi_dfi_p1_rddata_29" BEL "soc_dfi_dfi_p1_rddata_30" BEL
        "soc_dfi_dfi_p1_rddata_31" BEL
        "soc_basesoc_sdram_phaseinjector2_status_0" BEL
        "soc_basesoc_sdram_phaseinjector2_status_1" BEL
        "soc_basesoc_sdram_phaseinjector2_status_2" BEL
        "soc_basesoc_sdram_phaseinjector2_status_3" BEL
        "soc_basesoc_sdram_phaseinjector2_status_4" BEL
        "soc_basesoc_sdram_phaseinjector2_status_5" BEL
        "soc_basesoc_sdram_phaseinjector2_status_6" BEL
        "soc_basesoc_sdram_phaseinjector2_status_7" BEL
        "soc_basesoc_sdram_phaseinjector2_status_8" BEL
        "soc_basesoc_sdram_phaseinjector2_status_9" BEL
        "soc_basesoc_sdram_phaseinjector2_status_10" BEL
        "soc_basesoc_sdram_phaseinjector2_status_11" BEL
        "soc_basesoc_sdram_phaseinjector2_status_12" BEL
        "soc_basesoc_sdram_phaseinjector2_status_13" BEL
        "soc_basesoc_sdram_phaseinjector2_status_14" BEL
        "soc_basesoc_sdram_phaseinjector2_status_15" BEL
        "soc_basesoc_sdram_phaseinjector2_status_16" BEL
        "soc_basesoc_sdram_phaseinjector2_status_17" BEL
        "soc_basesoc_sdram_phaseinjector2_status_18" BEL
        "soc_basesoc_sdram_phaseinjector2_status_19" BEL
        "soc_basesoc_sdram_phaseinjector2_status_20" BEL
        "soc_basesoc_sdram_phaseinjector2_status_21" BEL
        "soc_basesoc_sdram_phaseinjector2_status_22" BEL
        "soc_basesoc_sdram_phaseinjector2_status_23" BEL
        "soc_basesoc_sdram_phaseinjector2_status_24" BEL
        "soc_basesoc_sdram_phaseinjector2_status_25" BEL
        "soc_basesoc_sdram_phaseinjector2_status_26" BEL
        "soc_basesoc_sdram_phaseinjector2_status_27" BEL
        "soc_basesoc_sdram_phaseinjector2_status_28" BEL
        "soc_basesoc_sdram_phaseinjector2_status_29" BEL
        "soc_basesoc_sdram_phaseinjector2_status_30" BEL
        "soc_basesoc_sdram_phaseinjector2_status_31" BEL
        "soc_basesoc_sdram_phaseinjector3_status_0" BEL
        "soc_basesoc_sdram_phaseinjector3_status_1" BEL
        "soc_basesoc_sdram_phaseinjector3_status_2" BEL
        "soc_basesoc_sdram_phaseinjector3_status_3" BEL
        "soc_basesoc_sdram_phaseinjector3_status_4" BEL
        "soc_basesoc_sdram_phaseinjector3_status_5" BEL
        "soc_basesoc_sdram_phaseinjector3_status_6" BEL
        "soc_basesoc_sdram_phaseinjector3_status_7" BEL
        "soc_basesoc_sdram_phaseinjector3_status_8" BEL
        "soc_basesoc_sdram_phaseinjector3_status_9" BEL
        "soc_basesoc_sdram_phaseinjector3_status_10" BEL
        "soc_basesoc_sdram_phaseinjector3_status_11" BEL
        "soc_basesoc_sdram_phaseinjector3_status_12" BEL
        "soc_basesoc_sdram_phaseinjector3_status_13" BEL
        "soc_basesoc_sdram_phaseinjector3_status_14" BEL
        "soc_basesoc_sdram_phaseinjector3_status_15" BEL
        "soc_basesoc_sdram_phaseinjector3_status_16" BEL
        "soc_basesoc_sdram_phaseinjector3_status_17" BEL
        "soc_basesoc_sdram_phaseinjector3_status_18" BEL
        "soc_basesoc_sdram_phaseinjector3_status_19" BEL
        "soc_basesoc_sdram_phaseinjector3_status_20" BEL
        "soc_basesoc_sdram_phaseinjector3_status_21" BEL
        "soc_basesoc_sdram_phaseinjector3_status_22" BEL
        "soc_basesoc_sdram_phaseinjector3_status_23" BEL
        "soc_basesoc_sdram_phaseinjector3_status_24" BEL
        "soc_basesoc_sdram_phaseinjector3_status_25" BEL
        "soc_basesoc_sdram_phaseinjector3_status_26" BEL
        "soc_basesoc_sdram_phaseinjector3_status_27" BEL
        "soc_basesoc_sdram_phaseinjector3_status_28" BEL
        "soc_basesoc_sdram_phaseinjector3_status_29" BEL
        "soc_basesoc_sdram_phaseinjector3_status_30" BEL
        "soc_basesoc_sdram_phaseinjector3_status_31" BEL
        "soc_basesoc_sdram_phaseinjector1_status_0" BEL
        "soc_basesoc_sdram_phaseinjector1_status_1" BEL
        "soc_basesoc_sdram_phaseinjector1_status_2" BEL
        "soc_basesoc_sdram_phaseinjector1_status_3" BEL
        "soc_basesoc_sdram_phaseinjector1_status_4" BEL
        "soc_basesoc_sdram_phaseinjector1_status_5" BEL
        "soc_basesoc_sdram_phaseinjector1_status_6" BEL
        "soc_basesoc_sdram_phaseinjector1_status_7" BEL
        "soc_basesoc_sdram_phaseinjector1_status_8" BEL
        "soc_basesoc_sdram_phaseinjector1_status_9" BEL
        "soc_basesoc_sdram_phaseinjector1_status_10" BEL
        "soc_basesoc_sdram_phaseinjector1_status_11" BEL
        "soc_basesoc_sdram_phaseinjector1_status_12" BEL
        "soc_basesoc_sdram_phaseinjector1_status_13" BEL
        "soc_basesoc_sdram_phaseinjector1_status_14" BEL
        "soc_basesoc_sdram_phaseinjector1_status_15" BEL
        "soc_basesoc_sdram_phaseinjector1_status_16" BEL
        "soc_basesoc_sdram_phaseinjector1_status_17" BEL
        "soc_basesoc_sdram_phaseinjector1_status_18" BEL
        "soc_basesoc_sdram_phaseinjector1_status_19" BEL
        "soc_basesoc_sdram_phaseinjector1_status_20" BEL
        "soc_basesoc_sdram_phaseinjector1_status_21" BEL
        "soc_basesoc_sdram_phaseinjector1_status_22" BEL
        "soc_basesoc_sdram_phaseinjector1_status_23" BEL
        "soc_basesoc_sdram_phaseinjector1_status_24" BEL
        "soc_basesoc_sdram_phaseinjector1_status_25" BEL
        "soc_basesoc_sdram_phaseinjector1_status_26" BEL
        "soc_basesoc_sdram_phaseinjector1_status_27" BEL
        "soc_basesoc_sdram_phaseinjector1_status_28" BEL
        "soc_basesoc_sdram_phaseinjector1_status_29" BEL
        "soc_basesoc_sdram_phaseinjector1_status_30" BEL
        "soc_basesoc_sdram_phaseinjector1_status_31" BEL
        "soc_basesoc_sdram_phaseinjector0_status_0" BEL
        "soc_basesoc_sdram_phaseinjector0_status_1" BEL
        "soc_basesoc_sdram_phaseinjector0_status_2" BEL
        "soc_basesoc_sdram_phaseinjector0_status_3" BEL
        "soc_basesoc_sdram_phaseinjector0_status_4" BEL
        "soc_basesoc_sdram_phaseinjector0_status_5" BEL
        "soc_basesoc_sdram_phaseinjector0_status_6" BEL
        "soc_basesoc_sdram_phaseinjector0_status_7" BEL
        "soc_basesoc_sdram_phaseinjector0_status_8" BEL
        "soc_basesoc_sdram_phaseinjector0_status_9" BEL
        "soc_basesoc_sdram_phaseinjector0_status_10" BEL
        "soc_basesoc_sdram_phaseinjector0_status_11" BEL
        "soc_basesoc_sdram_phaseinjector0_status_12" BEL
        "soc_basesoc_sdram_phaseinjector0_status_13" BEL
        "soc_basesoc_sdram_phaseinjector0_status_14" BEL
        "soc_basesoc_sdram_phaseinjector0_status_15" BEL
        "soc_basesoc_sdram_phaseinjector0_status_16" BEL
        "soc_basesoc_sdram_phaseinjector0_status_17" BEL
        "soc_basesoc_sdram_phaseinjector0_status_18" BEL
        "soc_basesoc_sdram_phaseinjector0_status_19" BEL
        "soc_basesoc_sdram_phaseinjector0_status_20" BEL
        "soc_basesoc_sdram_phaseinjector0_status_21" BEL
        "soc_basesoc_sdram_phaseinjector0_status_22" BEL
        "soc_basesoc_sdram_phaseinjector0_status_23" BEL
        "soc_basesoc_sdram_phaseinjector0_status_24" BEL
        "soc_basesoc_sdram_phaseinjector0_status_25" BEL
        "soc_basesoc_sdram_phaseinjector0_status_26" BEL
        "soc_basesoc_sdram_phaseinjector0_status_27" BEL
        "soc_basesoc_sdram_phaseinjector0_status_28" BEL
        "soc_basesoc_sdram_phaseinjector0_status_29" BEL
        "soc_basesoc_sdram_phaseinjector0_status_30" BEL
        "soc_basesoc_sdram_phaseinjector0_status_31" BEL
        "soc_opsis_i2c_shift_reg_storage_full_0" BEL
        "soc_opsis_i2c_shift_reg_storage_full_1" BEL
        "soc_opsis_i2c_shift_reg_storage_full_2" BEL
        "soc_opsis_i2c_shift_reg_storage_full_3" BEL
        "soc_opsis_i2c_shift_reg_storage_full_4" BEL
        "soc_opsis_i2c_shift_reg_storage_full_5" BEL
        "soc_opsis_i2c_shift_reg_storage_full_6" BEL
        "soc_opsis_i2c_shift_reg_storage_full_7" BEL
        "soc_opsis_i2c_scl_drv_reg" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface4_bank_bus_dat_r_7" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_0" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_1" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_2" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_3" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_4" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_5" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_6" BEL
        "vns_basesoc_interface3_bank_bus_dat_r_7" BEL
        "vns_xilinxmultiregimpl0_regs0" BEL "vns_xilinxmultiregimpl0_regs1"
        BEL "soc_basesoc_sdram_dfi_p0_bank_0" BEL
        "soc_basesoc_sdram_dfi_p0_bank_1" BEL
        "soc_basesoc_sdram_dfi_p0_bank_2" BEL
        "soc_basesoc_sdram_dfi_p1_bank_0" BEL
        "soc_basesoc_sdram_dfi_p1_bank_1" BEL
        "soc_basesoc_sdram_dfi_p1_bank_2" BEL
        "soc_basesoc_sdram_bandwidth_cmd_valid" BEL
        "soc_basesoc_sdram_bandwidth_cmd_is_read" BEL
        "soc_basesoc_sdram_bandwidth_cmd_is_write" BEL
        "soc_basesoc_sdram_dfi_p0_address_0" BEL
        "soc_basesoc_sdram_dfi_p0_address_1" BEL
        "soc_basesoc_sdram_dfi_p0_address_2" BEL
        "soc_basesoc_sdram_dfi_p0_address_3" BEL
        "soc_basesoc_sdram_dfi_p0_address_4" BEL
        "soc_basesoc_sdram_dfi_p0_address_5" BEL
        "soc_basesoc_sdram_dfi_p0_address_6" BEL
        "soc_basesoc_sdram_dfi_p0_address_7" BEL
        "soc_basesoc_sdram_dfi_p0_address_8" BEL
        "soc_basesoc_sdram_dfi_p0_address_9" BEL
        "soc_basesoc_sdram_dfi_p0_address_10" BEL
        "soc_basesoc_sdram_dfi_p0_address_11" BEL
        "soc_basesoc_sdram_dfi_p0_address_12" BEL
        "soc_basesoc_sdram_dfi_p0_address_13" BEL
        "soc_basesoc_sdram_dfi_p1_address_0" BEL
        "soc_basesoc_sdram_dfi_p1_address_1" BEL
        "soc_basesoc_sdram_dfi_p1_address_2" BEL
        "soc_basesoc_sdram_dfi_p1_address_3" BEL
        "soc_basesoc_sdram_dfi_p1_address_4" BEL
        "soc_basesoc_sdram_dfi_p1_address_5" BEL
        "soc_basesoc_sdram_dfi_p1_address_6" BEL
        "soc_basesoc_sdram_dfi_p1_address_7" BEL
        "soc_basesoc_sdram_dfi_p1_address_8" BEL
        "soc_basesoc_sdram_dfi_p1_address_9" BEL
        "soc_basesoc_sdram_dfi_p1_address_10" BEL
        "soc_basesoc_sdram_dfi_p1_address_11" BEL
        "soc_basesoc_sdram_dfi_p1_address_12" BEL
        "soc_basesoc_sdram_dfi_p1_address_13" BEL
        "vns_opsisi2c_state_FSM_FFd4" BEL "vns_opsisi2c_state_FSM_FFd1" BEL
        "vns_opsisi2c_state_FSM_FFd3" BEL "vns_opsisi2c_state_FSM_FFd2" BEL
        "vns_multiplexer_state_FSM_FFd1" BEL "vns_multiplexer_state_FSM_FFd3"
        BEL "vns_multiplexer_state_FSM_FFd2" BEL
        "vns_litedramwishbone2native_state_FSM_FFd2" BEL
        "vns_litedramwishbone2native_state_FSM_FFd4" BEL
        "vns_litedramwishbone2native_state_FSM_FFd3" BEL
        "soc_front_panel_count_1" BEL
        "vns_litedramwishbone2native_state_FSM_FFd1" BEL
        "soc_front_panel_count_0" BEL "soc_front_panel_count_2" BEL
        "soc_front_panel_count_3" BEL "soc_front_panel_count_6" BEL
        "soc_front_panel_count_4" BEL "soc_front_panel_count_5" BEL
        "soc_front_panel_count_9" BEL "soc_front_panel_count_7" BEL
        "soc_front_panel_count_8" BEL "soc_front_panel_count_12" BEL
        "soc_front_panel_count_10" BEL "soc_front_panel_count_11" BEL
        "soc_front_panel_count_13" BEL "soc_front_panel_count_14" BEL
        "soc_front_panel_count_17" BEL "soc_front_panel_count_15" BEL
        "soc_front_panel_count_16" BEL "soc_front_panel_count_20" BEL
        "soc_front_panel_count_18" BEL "soc_front_panel_count_19" BEL
        "soc_front_panel_count_23" BEL "soc_front_panel_count_21" BEL
        "soc_front_panel_count_22" BEL "soc_front_panel_count_24" BEL
        "soc_front_panel_count_25" BEL "soc_crg_por_0" BEL "soc_crg_por_1" BEL
        "soc_crg_por_2" BEL "soc_crg_por_3" BEL "soc_crg_por_4" BEL
        "soc_crg_por_5" BEL "soc_crg_por_6" BEL "soc_crg_por_7" BEL
        "soc_crg_por_8" BEL "soc_crg_por_9" BEL "soc_crg_por_10" BEL
        "soc_basesoc_sdram_timer_count_4" BEL
        "soc_basesoc_sdram_timer_count_3" BEL
        "soc_basesoc_sdram_timer_count_7" BEL
        "soc_basesoc_sdram_timer_count_5" BEL
        "soc_basesoc_sdram_timer_count_6" BEL
        "soc_basesoc_sdram_timer_count_8" BEL "soc_dna_cnt_0" BEL
        "soc_dna_cnt_1" BEL "soc_dna_cnt_2" BEL "soc_dna_cnt_3" BEL
        "soc_dna_cnt_4" BEL "soc_dna_cnt_5" BEL "soc_dna_cnt_6" BEL
        "soc_basesoc_counter_0" BEL "soc_basesoc_counter_1" BEL
        "soc_basesoc_ctrl_bus_errors_0" BEL "soc_basesoc_ctrl_bus_errors_1"
        BEL "soc_basesoc_ctrl_bus_errors_2" BEL
        "soc_basesoc_ctrl_bus_errors_3" BEL "soc_basesoc_ctrl_bus_errors_4"
        BEL "soc_basesoc_ctrl_bus_errors_5" BEL
        "soc_basesoc_ctrl_bus_errors_6" BEL "soc_basesoc_ctrl_bus_errors_7"
        BEL "soc_basesoc_ctrl_bus_errors_8" BEL
        "soc_basesoc_ctrl_bus_errors_9" BEL "soc_basesoc_ctrl_bus_errors_10"
        BEL "soc_basesoc_ctrl_bus_errors_11" BEL
        "soc_basesoc_ctrl_bus_errors_12" BEL "soc_basesoc_ctrl_bus_errors_13"
        BEL "soc_basesoc_ctrl_bus_errors_14" BEL
        "soc_basesoc_ctrl_bus_errors_15" BEL "soc_basesoc_ctrl_bus_errors_16"
        BEL "soc_basesoc_ctrl_bus_errors_17" BEL
        "soc_basesoc_ctrl_bus_errors_18" BEL "soc_basesoc_ctrl_bus_errors_19"
        BEL "soc_basesoc_ctrl_bus_errors_20" BEL
        "soc_basesoc_ctrl_bus_errors_21" BEL "soc_basesoc_ctrl_bus_errors_22"
        BEL "soc_basesoc_ctrl_bus_errors_23" BEL
        "soc_basesoc_ctrl_bus_errors_24" BEL "soc_basesoc_ctrl_bus_errors_25"
        BEL "soc_basesoc_ctrl_bus_errors_26" BEL
        "soc_basesoc_ctrl_bus_errors_27" BEL "soc_basesoc_ctrl_bus_errors_28"
        BEL "soc_basesoc_ctrl_bus_errors_29" BEL
        "soc_basesoc_ctrl_bus_errors_30" BEL "soc_basesoc_ctrl_bus_errors_31"
        BEL "soc_suart_tx_fifo_produce_0" BEL "soc_suart_tx_fifo_produce_1"
        BEL "soc_suart_tx_fifo_produce_2" BEL "soc_suart_tx_fifo_produce_3"
        BEL "soc_suart_tx_bitcount_0" BEL "soc_suart_tx_bitcount_1" BEL
        "soc_suart_tx_bitcount_2" BEL "soc_suart_tx_bitcount_3" BEL
        "soc_suart_rx_bitcount_0" BEL "soc_suart_rx_bitcount_1" BEL
        "soc_suart_rx_bitcount_2" BEL "soc_suart_rx_bitcount_3" BEL
        "soc_suart_tx_fifo_level0_0" BEL "soc_suart_tx_fifo_level0_1" BEL
        "soc_suart_tx_fifo_level0_2" BEL "soc_suart_tx_fifo_level0_3" BEL
        "soc_suart_tx_fifo_level0_4" BEL "soc_suart_rx_fifo_produce_0" BEL
        "soc_suart_rx_fifo_produce_1" BEL "soc_suart_rx_fifo_produce_2" BEL
        "soc_suart_rx_fifo_produce_3" BEL "soc_suart_tx_fifo_consume_0" BEL
        "soc_suart_tx_fifo_consume_1" BEL "soc_suart_tx_fifo_consume_2" BEL
        "soc_suart_tx_fifo_consume_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "soc_suart_rx_fifo_level0_0" BEL "soc_suart_rx_fifo_level0_1" BEL
        "soc_suart_rx_fifo_level0_2" BEL "soc_suart_rx_fifo_level0_3" BEL
        "soc_suart_rx_fifo_level0_4" BEL "soc_suart_rx_fifo_consume_0" BEL
        "soc_suart_rx_fifo_consume_1" BEL "soc_suart_rx_fifo_consume_2" BEL
        "soc_suart_rx_fifo_consume_3" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_0" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_1" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_2" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_3" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_4" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_5" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_6" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_7" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_8" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_9" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_10" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_11" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_12" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_13" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_14" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_15" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_16" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_17" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_18" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_19" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_20" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_21" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_22" BEL
        "soc_basesoc_sdram_bandwidth_nwrites_23" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_count_1" BEL
        "soc_basesoc_sdram_twtrcon_count_0" BEL
        "soc_basesoc_sdram_twtrcon_count_1" BEL
        "soc_basesoc_sdram_twtrcon_count_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_0" BEL
        "soc_basesoc_sdram_bandwidth_nreads_1" BEL
        "soc_basesoc_sdram_bandwidth_nreads_2" BEL
        "soc_basesoc_sdram_bandwidth_nreads_3" BEL
        "soc_basesoc_sdram_bandwidth_nreads_4" BEL
        "soc_basesoc_sdram_bandwidth_nreads_5" BEL
        "soc_basesoc_sdram_bandwidth_nreads_6" BEL
        "soc_basesoc_sdram_bandwidth_nreads_7" BEL
        "soc_basesoc_sdram_bandwidth_nreads_8" BEL
        "soc_basesoc_sdram_bandwidth_nreads_9" BEL
        "soc_basesoc_sdram_bandwidth_nreads_10" BEL
        "soc_basesoc_sdram_bandwidth_nreads_11" BEL
        "soc_basesoc_sdram_bandwidth_nreads_12" BEL
        "soc_basesoc_sdram_bandwidth_nreads_13" BEL
        "soc_basesoc_sdram_bandwidth_nreads_14" BEL
        "soc_basesoc_sdram_bandwidth_nreads_15" BEL
        "soc_basesoc_sdram_bandwidth_nreads_16" BEL
        "soc_basesoc_sdram_bandwidth_nreads_17" BEL
        "soc_basesoc_sdram_bandwidth_nreads_18" BEL
        "soc_basesoc_sdram_bandwidth_nreads_19" BEL
        "soc_basesoc_sdram_bandwidth_nreads_20" BEL
        "soc_basesoc_sdram_bandwidth_nreads_21" BEL
        "soc_basesoc_sdram_bandwidth_nreads_22" BEL
        "soc_basesoc_sdram_bandwidth_nreads_23" BEL "vns_basesoc_count_1" BEL
        "vns_basesoc_count_0" BEL "vns_basesoc_count_2" BEL
        "vns_basesoc_count_3" BEL "vns_basesoc_count_6" BEL
        "vns_basesoc_count_4" BEL "vns_basesoc_count_5" BEL
        "vns_basesoc_count_9" BEL "vns_basesoc_count_7" BEL
        "vns_basesoc_count_8" BEL "vns_basesoc_count_12" BEL
        "vns_basesoc_count_10" BEL "vns_basesoc_count_11" BEL
        "vns_basesoc_count_13" BEL "vns_basesoc_count_14" BEL
        "vns_basesoc_count_17" BEL "vns_basesoc_count_15" BEL
        "vns_basesoc_count_16" BEL "vns_refresher_state_FSM_FFd2" BEL
        "vns_basesoc_count_18" BEL "vns_basesoc_count_19" BEL
        "vns_refresher_state_FSM_FFd1" BEL "vns_cache_state_FSM_FFd3" BEL
        "vns_bankmachine2_state_FSM_FFd3" BEL "vns_cache_state_FSM_FFd2" BEL
        "vns_cache_state_FSM_FFd1" BEL "vns_bankmachine0_state_FSM_FFd3" BEL
        "vns_bankmachine2_state_FSM_FFd2" BEL
        "vns_bankmachine2_state_FSM_FFd1" BEL
        "vns_bankmachine1_state_FSM_FFd3" BEL
        "vns_bankmachine0_state_FSM_FFd2" BEL
        "vns_bankmachine0_state_FSM_FFd1" BEL
        "vns_bankmachine5_state_FSM_FFd3" BEL
        "vns_bankmachine1_state_FSM_FFd2" BEL
        "vns_bankmachine1_state_FSM_FFd1" BEL
        "vns_bankmachine3_state_FSM_FFd3" BEL
        "vns_bankmachine5_state_FSM_FFd2" BEL
        "vns_bankmachine5_state_FSM_FFd1" BEL
        "vns_bankmachine4_state_FSM_FFd3" BEL
        "vns_bankmachine3_state_FSM_FFd2" BEL
        "vns_bankmachine3_state_FSM_FFd1" BEL
        "vns_bankmachine4_state_FSM_FFd2" BEL
        "vns_bankmachine4_state_FSM_FFd1" BEL
        "vns_bankmachine6_state_FSM_FFd1" BEL
        "vns_bankmachine6_state_FSM_FFd3" BEL
        "vns_bankmachine6_state_FSM_FFd2" BEL
        "vns_bankmachine7_state_FSM_FFd1" BEL
        "vns_bankmachine7_state_FSM_FFd3" BEL
        "vns_bankmachine7_state_FSM_FFd2" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "soc_basesoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd2" BEL
        "soc_basesoc_sdram_choose_req_grant_FSM_FFd1" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL "sys_bufg"
        BEL "picorv32/irq_state_FSM_FFd1" BEL "picorv32/irq_state_FSM_FFd2"
        BEL "picorv32/count_cycle_63" BEL "picorv32/count_cycle_62" BEL
        "picorv32/count_cycle_61" BEL "picorv32/count_cycle_60" BEL
        "picorv32/count_cycle_59" BEL "picorv32/count_cycle_58" BEL
        "picorv32/count_cycle_57" BEL "picorv32/count_cycle_56" BEL
        "picorv32/count_cycle_55" BEL "picorv32/count_cycle_54" BEL
        "picorv32/count_cycle_53" BEL "picorv32/count_cycle_52" BEL
        "picorv32/count_cycle_51" BEL "picorv32/count_cycle_50" BEL
        "picorv32/count_cycle_49" BEL "picorv32/count_cycle_48" BEL
        "picorv32/count_cycle_47" BEL "picorv32/count_cycle_46" BEL
        "picorv32/count_cycle_45" BEL "picorv32/count_cycle_44" BEL
        "picorv32/count_cycle_43" BEL "picorv32/count_cycle_42" BEL
        "picorv32/count_cycle_41" BEL "picorv32/count_cycle_40" BEL
        "picorv32/count_cycle_39" BEL "picorv32/count_cycle_38" BEL
        "picorv32/count_cycle_37" BEL "picorv32/count_cycle_36" BEL
        "picorv32/count_cycle_35" BEL "picorv32/count_cycle_34" BEL
        "picorv32/count_cycle_33" BEL "picorv32/count_cycle_32" BEL
        "picorv32/count_cycle_31" BEL "picorv32/count_cycle_30" BEL
        "picorv32/count_cycle_29" BEL "picorv32/count_cycle_28" BEL
        "picorv32/count_cycle_27" BEL "picorv32/count_cycle_26" BEL
        "picorv32/count_cycle_25" BEL "picorv32/count_cycle_24" BEL
        "picorv32/count_cycle_23" BEL "picorv32/count_cycle_22" BEL
        "picorv32/count_cycle_21" BEL "picorv32/count_cycle_20" BEL
        "picorv32/count_cycle_19" BEL "picorv32/count_cycle_18" BEL
        "picorv32/count_cycle_17" BEL "picorv32/count_cycle_16" BEL
        "picorv32/count_cycle_15" BEL "picorv32/count_cycle_14" BEL
        "picorv32/count_cycle_13" BEL "picorv32/count_cycle_12" BEL
        "picorv32/count_cycle_11" BEL "picorv32/count_cycle_10" BEL
        "picorv32/count_cycle_9" BEL "picorv32/count_cycle_8" BEL
        "picorv32/count_cycle_7" BEL "picorv32/count_cycle_6" BEL
        "picorv32/count_cycle_5" BEL "picorv32/count_cycle_4" BEL
        "picorv32/count_cycle_3" BEL "picorv32/count_cycle_2" BEL
        "picorv32/count_cycle_1" BEL "picorv32/count_cycle_0" BEL
        "picorv32/count_instr_63" BEL "picorv32/count_instr_62" BEL
        "picorv32/count_instr_61" BEL "picorv32/count_instr_60" BEL
        "picorv32/count_instr_59" BEL "picorv32/count_instr_58" BEL
        "picorv32/count_instr_57" BEL "picorv32/count_instr_56" BEL
        "picorv32/count_instr_55" BEL "picorv32/count_instr_54" BEL
        "picorv32/count_instr_53" BEL "picorv32/count_instr_52" BEL
        "picorv32/count_instr_51" BEL "picorv32/count_instr_50" BEL
        "picorv32/count_instr_49" BEL "picorv32/count_instr_48" BEL
        "picorv32/count_instr_47" BEL "picorv32/count_instr_46" BEL
        "picorv32/count_instr_45" BEL "picorv32/count_instr_44" BEL
        "picorv32/count_instr_43" BEL "picorv32/count_instr_42" BEL
        "picorv32/count_instr_41" BEL "picorv32/count_instr_40" BEL
        "picorv32/count_instr_39" BEL "picorv32/count_instr_38" BEL
        "picorv32/count_instr_37" BEL "picorv32/count_instr_36" BEL
        "picorv32/count_instr_35" BEL "picorv32/count_instr_34" BEL
        "picorv32/count_instr_33" BEL "picorv32/count_instr_32" BEL
        "picorv32/count_instr_31" BEL "picorv32/count_instr_30" BEL
        "picorv32/count_instr_29" BEL "picorv32/count_instr_28" BEL
        "picorv32/count_instr_27" BEL "picorv32/count_instr_26" BEL
        "picorv32/count_instr_25" BEL "picorv32/count_instr_24" BEL
        "picorv32/count_instr_23" BEL "picorv32/count_instr_22" BEL
        "picorv32/count_instr_21" BEL "picorv32/count_instr_20" BEL
        "picorv32/count_instr_19" BEL "picorv32/count_instr_18" BEL
        "picorv32/count_instr_17" BEL "picorv32/count_instr_16" BEL
        "picorv32/count_instr_15" BEL "picorv32/count_instr_14" BEL
        "picorv32/count_instr_13" BEL "picorv32/count_instr_12" BEL
        "picorv32/count_instr_11" BEL "picorv32/count_instr_10" BEL
        "picorv32/count_instr_9" BEL "picorv32/count_instr_8" BEL
        "picorv32/count_instr_7" BEL "picorv32/count_instr_6" BEL
        "picorv32/count_instr_5" BEL "picorv32/count_instr_4" BEL
        "picorv32/count_instr_3" BEL "picorv32/count_instr_2" BEL
        "picorv32/count_instr_1" BEL "picorv32/count_instr_0" BEL
        "picorv32/pcpi_timeout_counter_3" BEL
        "picorv32/pcpi_timeout_counter_2" BEL
        "picorv32/pcpi_timeout_counter_1" BEL
        "picorv32/pcpi_timeout_counter_0" BEL "picorv32/cpu_state_FSM_FFd2"
        BEL "picorv32/cpu_state_FSM_FFd3" BEL "picorv32/cpu_state_FSM_FFd1"
        BEL "picorv32/cpu_state_FSM_FFd5" BEL "picorv32/cpu_state_FSM_FFd6"
        BEL "picorv32/cpu_state_FSM_FFd4" BEL "picorv32/cpu_state_FSM_FFd7"
        BEL "picorv32/mem_state_1" BEL "picorv32/mem_state_0" BEL
        "picorv32/mem_addr_31" BEL "picorv32/mem_addr_30" BEL
        "picorv32/mem_addr_29" BEL "picorv32/mem_addr_28" BEL
        "picorv32/mem_addr_27" BEL "picorv32/mem_addr_26" BEL
        "picorv32/mem_addr_25" BEL "picorv32/mem_addr_24" BEL
        "picorv32/mem_addr_23" BEL "picorv32/mem_addr_22" BEL
        "picorv32/mem_addr_21" BEL "picorv32/mem_addr_20" BEL
        "picorv32/mem_addr_19" BEL "picorv32/mem_addr_18" BEL
        "picorv32/mem_addr_17" BEL "picorv32/mem_addr_16" BEL
        "picorv32/mem_addr_15" BEL "picorv32/mem_addr_14" BEL
        "picorv32/mem_addr_13" BEL "picorv32/mem_addr_12" BEL
        "picorv32/mem_addr_11" BEL "picorv32/mem_addr_10" BEL
        "picorv32/mem_addr_9" BEL "picorv32/mem_addr_8" BEL
        "picorv32/mem_addr_7" BEL "picorv32/mem_addr_6" BEL
        "picorv32/mem_addr_5" BEL "picorv32/mem_addr_4" BEL
        "picorv32/mem_addr_3" BEL "picorv32/mem_addr_2" BEL
        "picorv32/reg_next_pc_31" BEL "picorv32/reg_next_pc_30" BEL
        "picorv32/reg_next_pc_29" BEL "picorv32/reg_next_pc_28" BEL
        "picorv32/reg_next_pc_27" BEL "picorv32/reg_next_pc_26" BEL
        "picorv32/reg_next_pc_25" BEL "picorv32/reg_next_pc_24" BEL
        "picorv32/reg_next_pc_23" BEL "picorv32/reg_next_pc_22" BEL
        "picorv32/reg_next_pc_21" BEL "picorv32/reg_next_pc_20" BEL
        "picorv32/reg_next_pc_19" BEL "picorv32/reg_next_pc_18" BEL
        "picorv32/reg_next_pc_17" BEL "picorv32/reg_next_pc_16" BEL
        "picorv32/reg_next_pc_15" BEL "picorv32/reg_next_pc_14" BEL
        "picorv32/reg_next_pc_13" BEL "picorv32/reg_next_pc_12" BEL
        "picorv32/reg_next_pc_11" BEL "picorv32/reg_next_pc_10" BEL
        "picorv32/reg_next_pc_9" BEL "picorv32/reg_next_pc_8" BEL
        "picorv32/reg_next_pc_7" BEL "picorv32/reg_next_pc_6" BEL
        "picorv32/reg_next_pc_5" BEL "picorv32/reg_next_pc_4" BEL
        "picorv32/reg_next_pc_3" BEL "picorv32/reg_next_pc_2" BEL
        "picorv32/reg_next_pc_1" BEL "picorv32/irq_pending_2" BEL
        "picorv32/irq_pending_1" BEL "picorv32/irq_pending_0" BEL
        "picorv32/timer_31" BEL "picorv32/timer_30" BEL "picorv32/timer_29"
        BEL "picorv32/timer_28" BEL "picorv32/timer_27" BEL
        "picorv32/timer_26" BEL "picorv32/timer_25" BEL "picorv32/timer_24"
        BEL "picorv32/timer_23" BEL "picorv32/timer_22" BEL
        "picorv32/timer_21" BEL "picorv32/timer_20" BEL "picorv32/timer_19"
        BEL "picorv32/timer_18" BEL "picorv32/timer_17" BEL
        "picorv32/timer_16" BEL "picorv32/timer_15" BEL "picorv32/timer_14"
        BEL "picorv32/timer_13" BEL "picorv32/timer_12" BEL
        "picorv32/timer_11" BEL "picorv32/timer_10" BEL "picorv32/timer_9" BEL
        "picorv32/timer_8" BEL "picorv32/timer_7" BEL "picorv32/timer_6" BEL
        "picorv32/timer_5" BEL "picorv32/timer_4" BEL "picorv32/timer_3" BEL
        "picorv32/timer_2" BEL "picorv32/timer_1" BEL "picorv32/timer_0" BEL
        "picorv32/do_waitirq" BEL "picorv32/reg_pc_31" BEL
        "picorv32/reg_pc_30" BEL "picorv32/reg_pc_29" BEL "picorv32/reg_pc_28"
        BEL "picorv32/reg_pc_27" BEL "picorv32/reg_pc_26" BEL
        "picorv32/reg_pc_25" BEL "picorv32/reg_pc_24" BEL "picorv32/reg_pc_23"
        BEL "picorv32/reg_pc_22" BEL "picorv32/reg_pc_21" BEL
        "picorv32/reg_pc_20" BEL "picorv32/reg_pc_19" BEL "picorv32/reg_pc_18"
        BEL "picorv32/reg_pc_17" BEL "picorv32/reg_pc_16" BEL
        "picorv32/reg_pc_15" BEL "picorv32/reg_pc_14" BEL "picorv32/reg_pc_13"
        BEL "picorv32/reg_pc_12" BEL "picorv32/reg_pc_11" BEL
        "picorv32/reg_pc_10" BEL "picorv32/reg_pc_9" BEL "picorv32/reg_pc_8"
        BEL "picorv32/reg_pc_7" BEL "picorv32/reg_pc_6" BEL
        "picorv32/reg_pc_5" BEL "picorv32/reg_pc_4" BEL "picorv32/reg_pc_3"
        BEL "picorv32/reg_pc_2" BEL "picorv32/reg_pc_1" BEL "picorv32/trap"
        BEL "picorv32/irq_mask_31" BEL "picorv32/irq_mask_30" BEL
        "picorv32/irq_mask_29" BEL "picorv32/irq_mask_28" BEL
        "picorv32/irq_mask_27" BEL "picorv32/irq_mask_26" BEL
        "picorv32/irq_mask_25" BEL "picorv32/irq_mask_24" BEL
        "picorv32/irq_mask_23" BEL "picorv32/irq_mask_22" BEL
        "picorv32/irq_mask_21" BEL "picorv32/irq_mask_20" BEL
        "picorv32/irq_mask_19" BEL "picorv32/irq_mask_18" BEL
        "picorv32/irq_mask_17" BEL "picorv32/irq_mask_16" BEL
        "picorv32/irq_mask_15" BEL "picorv32/irq_mask_14" BEL
        "picorv32/irq_mask_13" BEL "picorv32/irq_mask_12" BEL
        "picorv32/irq_mask_11" BEL "picorv32/irq_mask_10" BEL
        "picorv32/irq_mask_9" BEL "picorv32/irq_mask_8" BEL
        "picorv32/irq_mask_7" BEL "picorv32/irq_mask_6" BEL
        "picorv32/irq_mask_5" BEL "picorv32/irq_mask_4" BEL
        "picorv32/irq_mask_3" BEL "picorv32/irq_mask_2" BEL
        "picorv32/irq_mask_1" BEL "picorv32/irq_mask_0" BEL
        "picorv32/decoded_rs1_5" BEL "picorv32/decoded_rs1_4" BEL
        "picorv32/decoded_rs1_3" BEL "picorv32/decoded_rs1_2" BEL
        "picorv32/decoded_rs1_1" BEL "picorv32/decoded_rs1_0" BEL
        "picorv32/decoded_rd_4" BEL "picorv32/decoded_rd_3" BEL
        "picorv32/decoded_rd_2" BEL "picorv32/decoded_rd_1" BEL
        "picorv32/decoded_rd_0" BEL "picorv32/decoded_imm_uj_20" BEL
        "picorv32/decoded_imm_uj_19" BEL "picorv32/decoded_imm_uj_18" BEL
        "picorv32/decoded_imm_uj_17" BEL "picorv32/decoded_imm_uj_16" BEL
        "picorv32/decoded_imm_uj_15" BEL "picorv32/decoded_imm_uj_14" BEL
        "picorv32/decoded_imm_uj_13" BEL "picorv32/decoded_imm_uj_12" BEL
        "picorv32/decoded_imm_uj_11" BEL "picorv32/decoded_imm_uj_10" BEL
        "picorv32/decoded_imm_uj_9" BEL "picorv32/decoded_imm_uj_8" BEL
        "picorv32/decoded_imm_uj_7" BEL "picorv32/decoded_imm_uj_6" BEL
        "picorv32/decoded_imm_uj_5" BEL "picorv32/decoded_imm_uj_4" BEL
        "picorv32/decoded_imm_uj_3" BEL "picorv32/decoded_imm_uj_2" BEL
        "picorv32/decoded_imm_uj_1" BEL "picorv32/mem_wdata_31" BEL
        "picorv32/mem_wdata_30" BEL "picorv32/mem_wdata_29" BEL
        "picorv32/mem_wdata_28" BEL "picorv32/mem_wdata_27" BEL
        "picorv32/mem_wdata_26" BEL "picorv32/mem_wdata_25" BEL
        "picorv32/mem_wdata_24" BEL "picorv32/mem_wdata_23" BEL
        "picorv32/mem_wdata_22" BEL "picorv32/mem_wdata_21" BEL
        "picorv32/mem_wdata_20" BEL "picorv32/mem_wdata_19" BEL
        "picorv32/mem_wdata_18" BEL "picorv32/mem_wdata_17" BEL
        "picorv32/mem_wdata_16" BEL "picorv32/mem_wdata_15" BEL
        "picorv32/mem_wdata_14" BEL "picorv32/mem_wdata_13" BEL
        "picorv32/mem_wdata_12" BEL "picorv32/mem_wdata_11" BEL
        "picorv32/mem_wdata_10" BEL "picorv32/mem_wdata_9" BEL
        "picorv32/mem_wdata_8" BEL "picorv32/mem_wdata_7" BEL
        "picorv32/mem_wdata_6" BEL "picorv32/mem_wdata_5" BEL
        "picorv32/mem_wdata_4" BEL "picorv32/mem_wdata_3" BEL
        "picorv32/mem_wdata_2" BEL "picorv32/mem_wdata_1" BEL
        "picorv32/mem_wdata_0" BEL "picorv32/decoder_pseudo_trigger" BEL
        "picorv32/irq_delay" BEL "picorv32/pcpi_insn_31" BEL
        "picorv32/pcpi_insn_30" BEL "picorv32/pcpi_insn_29" BEL
        "picorv32/pcpi_insn_28" BEL "picorv32/pcpi_insn_27" BEL
        "picorv32/pcpi_insn_26" BEL "picorv32/pcpi_insn_25" BEL
        "picorv32/pcpi_insn_14" BEL "picorv32/pcpi_insn_13" BEL
        "picorv32/pcpi_insn_12" BEL "picorv32/pcpi_insn_6" BEL
        "picorv32/pcpi_insn_5" BEL "picorv32/pcpi_insn_4" BEL
        "picorv32/pcpi_insn_3" BEL "picorv32/pcpi_insn_2" BEL
        "picorv32/pcpi_insn_1" BEL "picorv32/pcpi_insn_0" BEL
        "picorv32/is_compare" BEL "picorv32/decoder_trigger" BEL
        "picorv32/reg_op1_31" BEL "picorv32/reg_op1_30" BEL
        "picorv32/reg_op1_29" BEL "picorv32/reg_op1_28" BEL
        "picorv32/reg_op1_27" BEL "picorv32/reg_op1_26" BEL
        "picorv32/reg_op1_25" BEL "picorv32/reg_op1_24" BEL
        "picorv32/reg_op1_23" BEL "picorv32/reg_op1_22" BEL
        "picorv32/reg_op1_21" BEL "picorv32/reg_op1_20" BEL
        "picorv32/reg_op1_19" BEL "picorv32/reg_op1_18" BEL
        "picorv32/reg_op1_17" BEL "picorv32/reg_op1_16" BEL
        "picorv32/reg_op1_15" BEL "picorv32/reg_op1_14" BEL
        "picorv32/reg_op1_13" BEL "picorv32/reg_op1_12" BEL
        "picorv32/reg_op1_11" BEL "picorv32/reg_op1_10" BEL
        "picorv32/reg_op1_9" BEL "picorv32/reg_op1_8" BEL "picorv32/reg_op1_7"
        BEL "picorv32/reg_op1_6" BEL "picorv32/reg_op1_5" BEL
        "picorv32/reg_op1_4" BEL "picorv32/reg_op1_3" BEL "picorv32/reg_op1_2"
        BEL "picorv32/reg_op1_1" BEL "picorv32/reg_op1_0" BEL
        "picorv32/reg_op2_31" BEL "picorv32/reg_op2_30" BEL
        "picorv32/reg_op2_29" BEL "picorv32/reg_op2_28" BEL
        "picorv32/reg_op2_27" BEL "picorv32/reg_op2_26" BEL
        "picorv32/reg_op2_25" BEL "picorv32/reg_op2_24" BEL
        "picorv32/reg_op2_23" BEL "picorv32/reg_op2_22" BEL
        "picorv32/reg_op2_21" BEL "picorv32/reg_op2_20" BEL
        "picorv32/reg_op2_19" BEL "picorv32/reg_op2_18" BEL
        "picorv32/reg_op2_17" BEL "picorv32/reg_op2_16" BEL
        "picorv32/reg_op2_15" BEL "picorv32/reg_op2_14" BEL
        "picorv32/reg_op2_13" BEL "picorv32/reg_op2_12" BEL
        "picorv32/reg_op2_11" BEL "picorv32/reg_op2_10" BEL
        "picorv32/reg_op2_9" BEL "picorv32/reg_op2_8" BEL "picorv32/reg_op2_7"
        BEL "picorv32/reg_op2_6" BEL "picorv32/reg_op2_5" BEL
        "picorv32/reg_op2_4" BEL "picorv32/reg_op2_3" BEL "picorv32/reg_op2_2"
        BEL "picorv32/reg_op2_1" BEL "picorv32/reg_op2_0" BEL
        "picorv32/instr_lbu" BEL "picorv32/instr_lhu" BEL "picorv32/instr_lw"
        BEL "picorv32/instr_sltiu" BEL "picorv32/instr_bltu" BEL
        "picorv32/instr_sltu" BEL "picorv32/instr_jalr" BEL
        "picorv32/is_lb_lh_lw_lbu_lhu" BEL "picorv32/is_alu_reg_imm" BEL
        "picorv32/instr_slti" BEL "picorv32/instr_blt" BEL
        "picorv32/instr_slt" BEL "picorv32/instr_lui" BEL
        "picorv32/instr_auipc" BEL "picorv32/instr_jal" BEL
        "picorv32/instr_rdcycle" BEL "picorv32/instr_rdcycleh" BEL
        "picorv32/instr_rdinstr" BEL "picorv32/instr_rdinstrh" BEL
        "picorv32/instr_and" BEL "picorv32/instr_or" BEL "picorv32/instr_sra"
        BEL "picorv32/instr_srl" BEL "picorv32/instr_xor" BEL
        "picorv32/instr_sub" BEL "picorv32/instr_add" BEL "picorv32/instr_sll"
        BEL "picorv32/instr_andi" BEL "picorv32/instr_ori" BEL
        "picorv32/instr_xori" BEL "picorv32/instr_addi" BEL
        "picorv32/instr_bge" BEL "picorv32/instr_bne" BEL
        "picorv32/instr_bgeu" BEL "picorv32/instr_beq" BEL
        "picorv32/mem_wstrb_3" BEL "picorv32/mem_wstrb_2" BEL
        "picorv32/mem_wstrb_1" BEL "picorv32/mem_wstrb_0" BEL
        "picorv32/latched_rd_5" BEL "picorv32/latched_rd_4" BEL
        "picorv32/latched_rd_3" BEL "picorv32/latched_rd_2" BEL
        "picorv32/latched_rd_1" BEL "picorv32/latched_rd_0" BEL
        "picorv32/mem_wordsize_1" BEL "picorv32/mem_wordsize_0" BEL
        "picorv32/decoded_imm_31" BEL "picorv32/decoded_imm_30" BEL
        "picorv32/decoded_imm_29" BEL "picorv32/decoded_imm_28" BEL
        "picorv32/decoded_imm_27" BEL "picorv32/decoded_imm_26" BEL
        "picorv32/decoded_imm_25" BEL "picorv32/decoded_imm_24" BEL
        "picorv32/decoded_imm_23" BEL "picorv32/decoded_imm_22" BEL
        "picorv32/decoded_imm_21" BEL "picorv32/decoded_imm_20" BEL
        "picorv32/decoded_imm_19" BEL "picorv32/decoded_imm_18" BEL
        "picorv32/decoded_imm_17" BEL "picorv32/decoded_imm_16" BEL
        "picorv32/decoded_imm_15" BEL "picorv32/decoded_imm_14" BEL
        "picorv32/decoded_imm_13" BEL "picorv32/decoded_imm_12" BEL
        "picorv32/decoded_imm_11" BEL "picorv32/decoded_imm_10" BEL
        "picorv32/decoded_imm_9" BEL "picorv32/decoded_imm_8" BEL
        "picorv32/decoded_imm_7" BEL "picorv32/decoded_imm_6" BEL
        "picorv32/decoded_imm_5" BEL "picorv32/decoded_imm_4" BEL
        "picorv32/decoded_imm_3" BEL "picorv32/decoded_imm_2" BEL
        "picorv32/decoded_imm_1" BEL "picorv32/decoded_imm_0" BEL
        "picorv32/is_sll_srl_sra" BEL "picorv32/is_slli_srli_srai" BEL
        "picorv32/instr_timer" BEL
        "picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi" BEL
        "picorv32/instr_maskirq" BEL "picorv32/instr_setq" BEL
        "picorv32/instr_getq" BEL "picorv32/instr_ecall_ebreak" BEL
        "picorv32/instr_srli" BEL "picorv32/instr_slli" BEL
        "picorv32/instr_srai" BEL "picorv32/instr_sw" BEL "picorv32/instr_sh"
        BEL "picorv32/instr_sb" BEL "picorv32/instr_lh" BEL
        "picorv32/instr_lb" BEL "picorv32/is_alu_reg_reg" BEL
        "picorv32/is_sb_sh_sw" BEL "picorv32/instr_waitirq" BEL
        "picorv32/instr_retirq" BEL "picorv32/latched_is_lb" BEL
        "picorv32/latched_is_lh" BEL "picorv32/irq_active" BEL
        "picorv32/latched_is_lu" BEL "picorv32/latched_branch" BEL
        "picorv32/latched_stalu" BEL "picorv32/latched_store" BEL
        "picorv32/pcpi_timeout" BEL "picorv32/alu_out_q_31" BEL
        "picorv32/alu_out_q_30" BEL "picorv32/alu_out_q_29" BEL
        "picorv32/alu_out_q_28" BEL "picorv32/alu_out_q_27" BEL
        "picorv32/alu_out_q_26" BEL "picorv32/alu_out_q_25" BEL
        "picorv32/alu_out_q_24" BEL "picorv32/alu_out_q_23" BEL
        "picorv32/alu_out_q_22" BEL "picorv32/alu_out_q_21" BEL
        "picorv32/alu_out_q_20" BEL "picorv32/alu_out_q_19" BEL
        "picorv32/alu_out_q_18" BEL "picorv32/alu_out_q_17" BEL
        "picorv32/alu_out_q_16" BEL "picorv32/alu_out_q_15" BEL
        "picorv32/alu_out_q_14" BEL "picorv32/alu_out_q_13" BEL
        "picorv32/alu_out_q_12" BEL "picorv32/alu_out_q_11" BEL
        "picorv32/alu_out_q_10" BEL "picorv32/alu_out_q_9" BEL
        "picorv32/alu_out_q_8" BEL "picorv32/alu_out_q_7" BEL
        "picorv32/alu_out_q_6" BEL "picorv32/alu_out_q_5" BEL
        "picorv32/alu_out_q_4" BEL "picorv32/alu_out_q_3" BEL
        "picorv32/alu_out_q_2" BEL "picorv32/alu_out_q_1" BEL
        "picorv32/alu_out_q_0" BEL "picorv32/reg_out_31" BEL
        "picorv32/reg_out_30" BEL "picorv32/reg_out_29" BEL
        "picorv32/reg_out_28" BEL "picorv32/reg_out_27" BEL
        "picorv32/reg_out_26" BEL "picorv32/reg_out_25" BEL
        "picorv32/reg_out_24" BEL "picorv32/reg_out_23" BEL
        "picorv32/reg_out_22" BEL "picorv32/reg_out_21" BEL
        "picorv32/reg_out_20" BEL "picorv32/reg_out_19" BEL
        "picorv32/reg_out_18" BEL "picorv32/reg_out_17" BEL
        "picorv32/reg_out_16" BEL "picorv32/reg_out_15" BEL
        "picorv32/reg_out_14" BEL "picorv32/reg_out_13" BEL
        "picorv32/reg_out_12" BEL "picorv32/reg_out_11" BEL
        "picorv32/reg_out_10" BEL "picorv32/reg_out_9" BEL
        "picorv32/reg_out_8" BEL "picorv32/reg_out_7" BEL "picorv32/reg_out_6"
        BEL "picorv32/reg_out_5" BEL "picorv32/reg_out_4" BEL
        "picorv32/reg_out_3" BEL "picorv32/reg_out_2" BEL "picorv32/reg_out_1"
        BEL "picorv32/reg_out_0" BEL "picorv32/reg_sh_4" BEL
        "picorv32/reg_sh_3" BEL "picorv32/reg_sh_2" BEL "picorv32/reg_sh_1"
        BEL "picorv32/reg_sh_0" BEL "picorv32/is_lbu_lhu_lw" BEL
        "picorv32/is_sltiu_bltu_sltu" BEL "picorv32/is_lui_auipc_jal" BEL
        "picorv32/mem_rdata_q_31" BEL "picorv32/mem_rdata_q_30" BEL
        "picorv32/mem_rdata_q_29" BEL "picorv32/mem_rdata_q_28" BEL
        "picorv32/mem_rdata_q_27" BEL "picorv32/mem_rdata_q_26" BEL
        "picorv32/mem_rdata_q_25" BEL "picorv32/mem_rdata_q_24" BEL
        "picorv32/mem_rdata_q_23" BEL "picorv32/mem_rdata_q_22" BEL
        "picorv32/mem_rdata_q_21" BEL "picorv32/mem_rdata_q_20" BEL
        "picorv32/mem_rdata_q_19" BEL "picorv32/mem_rdata_q_18" BEL
        "picorv32/mem_rdata_q_17" BEL "picorv32/mem_rdata_q_16" BEL
        "picorv32/mem_rdata_q_15" BEL "picorv32/mem_rdata_q_14" BEL
        "picorv32/mem_rdata_q_13" BEL "picorv32/mem_rdata_q_12" BEL
        "picorv32/mem_rdata_q_11" BEL "picorv32/mem_rdata_q_10" BEL
        "picorv32/mem_rdata_q_9" BEL "picorv32/mem_rdata_q_8" BEL
        "picorv32/mem_rdata_q_7" BEL "picorv32/mem_rdata_q_6" BEL
        "picorv32/mem_rdata_q_5" BEL "picorv32/mem_rdata_q_4" BEL
        "picorv32/mem_rdata_q_3" BEL "picorv32/mem_rdata_q_2" BEL
        "picorv32/mem_rdata_q_1" BEL "picorv32/mem_rdata_q_0" BEL
        "picorv32/is_slti_blt_slt" BEL "picorv32/pcpi_mul/mul_counter_6" BEL
        "picorv32/pcpi_mul/mul_counter_5" BEL
        "picorv32/pcpi_mul/mul_counter_4" BEL
        "picorv32/pcpi_mul/mul_counter_3" BEL
        "picorv32/pcpi_mul/mul_counter_2" BEL
        "picorv32/pcpi_mul/mul_counter_1" BEL
        "picorv32/pcpi_mul/mul_counter_0" BEL "picorv32/pcpi_mul/pcpi_rd_31"
        BEL "picorv32/pcpi_mul/pcpi_rd_30" BEL "picorv32/pcpi_mul/pcpi_rd_29"
        BEL "picorv32/pcpi_mul/pcpi_rd_28" BEL "picorv32/pcpi_mul/pcpi_rd_27"
        BEL "picorv32/pcpi_mul/pcpi_rd_26" BEL "picorv32/pcpi_mul/pcpi_rd_25"
        BEL "picorv32/pcpi_mul/pcpi_rd_24" BEL "picorv32/pcpi_mul/pcpi_rd_23"
        BEL "picorv32/pcpi_mul/pcpi_rd_22" BEL "picorv32/pcpi_mul/pcpi_rd_21"
        BEL "picorv32/pcpi_mul/pcpi_rd_20" BEL "picorv32/pcpi_mul/pcpi_rd_19"
        BEL "picorv32/pcpi_mul/pcpi_rd_18" BEL "picorv32/pcpi_mul/pcpi_rd_17"
        BEL "picorv32/pcpi_mul/pcpi_rd_16" BEL "picorv32/pcpi_mul/pcpi_rd_15"
        BEL "picorv32/pcpi_mul/pcpi_rd_14" BEL "picorv32/pcpi_mul/pcpi_rd_13"
        BEL "picorv32/pcpi_mul/pcpi_rd_12" BEL "picorv32/pcpi_mul/pcpi_rd_11"
        BEL "picorv32/pcpi_mul/pcpi_rd_10" BEL "picorv32/pcpi_mul/pcpi_rd_9"
        BEL "picorv32/pcpi_mul/pcpi_rd_8" BEL "picorv32/pcpi_mul/pcpi_rd_7"
        BEL "picorv32/pcpi_mul/pcpi_rd_6" BEL "picorv32/pcpi_mul/pcpi_rd_5"
        BEL "picorv32/pcpi_mul/pcpi_rd_4" BEL "picorv32/pcpi_mul/pcpi_rd_3"
        BEL "picorv32/pcpi_mul/pcpi_rd_2" BEL "picorv32/pcpi_mul/pcpi_rd_1"
        BEL "picorv32/pcpi_mul/pcpi_rd_0" BEL "picorv32/pcpi_mul/rd_63" BEL
        "picorv32/pcpi_mul/rd_62" BEL "picorv32/pcpi_mul/rd_61" BEL
        "picorv32/pcpi_mul/rd_60" BEL "picorv32/pcpi_mul/rd_59" BEL
        "picorv32/pcpi_mul/rd_58" BEL "picorv32/pcpi_mul/rd_57" BEL
        "picorv32/pcpi_mul/rd_56" BEL "picorv32/pcpi_mul/rd_55" BEL
        "picorv32/pcpi_mul/rd_54" BEL "picorv32/pcpi_mul/rd_53" BEL
        "picorv32/pcpi_mul/rd_52" BEL "picorv32/pcpi_mul/rd_51" BEL
        "picorv32/pcpi_mul/rd_50" BEL "picorv32/pcpi_mul/rd_49" BEL
        "picorv32/pcpi_mul/rd_48" BEL "picorv32/pcpi_mul/rd_47" BEL
        "picorv32/pcpi_mul/rd_46" BEL "picorv32/pcpi_mul/rd_45" BEL
        "picorv32/pcpi_mul/rd_44" BEL "picorv32/pcpi_mul/rd_43" BEL
        "picorv32/pcpi_mul/rd_42" BEL "picorv32/pcpi_mul/rd_41" BEL
        "picorv32/pcpi_mul/rd_40" BEL "picorv32/pcpi_mul/rd_39" BEL
        "picorv32/pcpi_mul/rd_38" BEL "picorv32/pcpi_mul/rd_37" BEL
        "picorv32/pcpi_mul/rd_36" BEL "picorv32/pcpi_mul/rd_35" BEL
        "picorv32/pcpi_mul/rd_34" BEL "picorv32/pcpi_mul/rd_33" BEL
        "picorv32/pcpi_mul/rd_32" BEL "picorv32/pcpi_mul/rd_31" BEL
        "picorv32/pcpi_mul/rd_30" BEL "picorv32/pcpi_mul/rd_29" BEL
        "picorv32/pcpi_mul/rd_28" BEL "picorv32/pcpi_mul/rd_27" BEL
        "picorv32/pcpi_mul/rd_26" BEL "picorv32/pcpi_mul/rd_25" BEL
        "picorv32/pcpi_mul/rd_24" BEL "picorv32/pcpi_mul/rd_23" BEL
        "picorv32/pcpi_mul/rd_22" BEL "picorv32/pcpi_mul/rd_21" BEL
        "picorv32/pcpi_mul/rd_20" BEL "picorv32/pcpi_mul/rd_19" BEL
        "picorv32/pcpi_mul/rd_18" BEL "picorv32/pcpi_mul/rd_17" BEL
        "picorv32/pcpi_mul/rd_16" BEL "picorv32/pcpi_mul/rd_15" BEL
        "picorv32/pcpi_mul/rd_14" BEL "picorv32/pcpi_mul/rd_13" BEL
        "picorv32/pcpi_mul/rd_12" BEL "picorv32/pcpi_mul/rd_11" BEL
        "picorv32/pcpi_mul/rd_10" BEL "picorv32/pcpi_mul/rd_9" BEL
        "picorv32/pcpi_mul/rd_8" BEL "picorv32/pcpi_mul/rd_7" BEL
        "picorv32/pcpi_mul/rd_6" BEL "picorv32/pcpi_mul/rd_5" BEL
        "picorv32/pcpi_mul/rd_4" BEL "picorv32/pcpi_mul/rd_3" BEL
        "picorv32/pcpi_mul/rd_2" BEL "picorv32/pcpi_mul/rd_1" BEL
        "picorv32/pcpi_mul/rd_0" BEL "picorv32/pcpi_mul/rdx_60" BEL
        "picorv32/pcpi_mul/rdx_56" BEL "picorv32/pcpi_mul/rdx_52" BEL
        "picorv32/pcpi_mul/rdx_48" BEL "picorv32/pcpi_mul/rdx_44" BEL
        "picorv32/pcpi_mul/rdx_40" BEL "picorv32/pcpi_mul/rdx_36" BEL
        "picorv32/pcpi_mul/rdx_32" BEL "picorv32/pcpi_mul/rdx_28" BEL
        "picorv32/pcpi_mul/rdx_24" BEL "picorv32/pcpi_mul/rdx_20" BEL
        "picorv32/pcpi_mul/rdx_16" BEL "picorv32/pcpi_mul/rdx_12" BEL
        "picorv32/pcpi_mul/rdx_8" BEL "picorv32/pcpi_mul/rdx_4" BEL
        "picorv32/pcpi_mul/mul_finish" BEL "picorv32/pcpi_mul/rs2_63" BEL
        "picorv32/pcpi_mul/rs2_62" BEL "picorv32/pcpi_mul/rs2_61" BEL
        "picorv32/pcpi_mul/rs2_60" BEL "picorv32/pcpi_mul/rs2_59" BEL
        "picorv32/pcpi_mul/rs2_58" BEL "picorv32/pcpi_mul/rs2_57" BEL
        "picorv32/pcpi_mul/rs2_56" BEL "picorv32/pcpi_mul/rs2_55" BEL
        "picorv32/pcpi_mul/rs2_54" BEL "picorv32/pcpi_mul/rs2_53" BEL
        "picorv32/pcpi_mul/rs2_52" BEL "picorv32/pcpi_mul/rs2_51" BEL
        "picorv32/pcpi_mul/rs2_50" BEL "picorv32/pcpi_mul/rs2_49" BEL
        "picorv32/pcpi_mul/rs2_48" BEL "picorv32/pcpi_mul/rs2_47" BEL
        "picorv32/pcpi_mul/rs2_46" BEL "picorv32/pcpi_mul/rs2_45" BEL
        "picorv32/pcpi_mul/rs2_44" BEL "picorv32/pcpi_mul/rs2_43" BEL
        "picorv32/pcpi_mul/rs2_42" BEL "picorv32/pcpi_mul/rs2_41" BEL
        "picorv32/pcpi_mul/rs2_40" BEL "picorv32/pcpi_mul/rs2_39" BEL
        "picorv32/pcpi_mul/rs2_38" BEL "picorv32/pcpi_mul/rs2_37" BEL
        "picorv32/pcpi_mul/rs2_36" BEL "picorv32/pcpi_mul/rs2_35" BEL
        "picorv32/pcpi_mul/rs2_34" BEL "picorv32/pcpi_mul/rs2_33" BEL
        "picorv32/pcpi_mul/rs2_32" BEL "picorv32/pcpi_mul/rs2_31" BEL
        "picorv32/pcpi_mul/rs2_30" BEL "picorv32/pcpi_mul/rs2_29" BEL
        "picorv32/pcpi_mul/rs2_28" BEL "picorv32/pcpi_mul/rs2_27" BEL
        "picorv32/pcpi_mul/rs2_26" BEL "picorv32/pcpi_mul/rs2_25" BEL
        "picorv32/pcpi_mul/rs2_24" BEL "picorv32/pcpi_mul/rs2_23" BEL
        "picorv32/pcpi_mul/rs2_22" BEL "picorv32/pcpi_mul/rs2_21" BEL
        "picorv32/pcpi_mul/rs2_20" BEL "picorv32/pcpi_mul/rs2_19" BEL
        "picorv32/pcpi_mul/rs2_18" BEL "picorv32/pcpi_mul/rs2_17" BEL
        "picorv32/pcpi_mul/rs2_16" BEL "picorv32/pcpi_mul/rs2_15" BEL
        "picorv32/pcpi_mul/rs2_14" BEL "picorv32/pcpi_mul/rs2_13" BEL
        "picorv32/pcpi_mul/rs2_12" BEL "picorv32/pcpi_mul/rs2_11" BEL
        "picorv32/pcpi_mul/rs2_10" BEL "picorv32/pcpi_mul/rs2_9" BEL
        "picorv32/pcpi_mul/rs2_8" BEL "picorv32/pcpi_mul/rs2_7" BEL
        "picorv32/pcpi_mul/rs2_6" BEL "picorv32/pcpi_mul/rs2_5" BEL
        "picorv32/pcpi_mul/rs2_4" BEL "picorv32/pcpi_mul/rs2_3" BEL
        "picorv32/pcpi_mul/rs2_2" BEL "picorv32/pcpi_mul/rs2_1" BEL
        "picorv32/pcpi_mul/rs2_0" BEL "picorv32/pcpi_mul/rs1_63" BEL
        "picorv32/pcpi_mul/rs1_62" BEL "picorv32/pcpi_mul/rs1_61" BEL
        "picorv32/pcpi_mul/rs1_60" BEL "picorv32/pcpi_mul/rs1_59" BEL
        "picorv32/pcpi_mul/rs1_58" BEL "picorv32/pcpi_mul/rs1_57" BEL
        "picorv32/pcpi_mul/rs1_56" BEL "picorv32/pcpi_mul/rs1_55" BEL
        "picorv32/pcpi_mul/rs1_54" BEL "picorv32/pcpi_mul/rs1_53" BEL
        "picorv32/pcpi_mul/rs1_52" BEL "picorv32/pcpi_mul/rs1_51" BEL
        "picorv32/pcpi_mul/rs1_50" BEL "picorv32/pcpi_mul/rs1_49" BEL
        "picorv32/pcpi_mul/rs1_48" BEL "picorv32/pcpi_mul/rs1_47" BEL
        "picorv32/pcpi_mul/rs1_46" BEL "picorv32/pcpi_mul/rs1_45" BEL
        "picorv32/pcpi_mul/rs1_44" BEL "picorv32/pcpi_mul/rs1_43" BEL
        "picorv32/pcpi_mul/rs1_42" BEL "picorv32/pcpi_mul/rs1_41" BEL
        "picorv32/pcpi_mul/rs1_40" BEL "picorv32/pcpi_mul/rs1_39" BEL
        "picorv32/pcpi_mul/rs1_38" BEL "picorv32/pcpi_mul/rs1_37" BEL
        "picorv32/pcpi_mul/rs1_36" BEL "picorv32/pcpi_mul/rs1_35" BEL
        "picorv32/pcpi_mul/rs1_34" BEL "picorv32/pcpi_mul/rs1_33" BEL
        "picorv32/pcpi_mul/rs1_32" BEL "picorv32/pcpi_mul/rs1_31" BEL
        "picorv32/pcpi_mul/rs1_30" BEL "picorv32/pcpi_mul/rs1_29" BEL
        "picorv32/pcpi_mul/rs1_28" BEL "picorv32/pcpi_mul/rs1_27" BEL
        "picorv32/pcpi_mul/rs1_26" BEL "picorv32/pcpi_mul/rs1_25" BEL
        "picorv32/pcpi_mul/rs1_24" BEL "picorv32/pcpi_mul/rs1_23" BEL
        "picorv32/pcpi_mul/rs1_22" BEL "picorv32/pcpi_mul/rs1_21" BEL
        "picorv32/pcpi_mul/rs1_20" BEL "picorv32/pcpi_mul/rs1_19" BEL
        "picorv32/pcpi_mul/rs1_18" BEL "picorv32/pcpi_mul/rs1_17" BEL
        "picorv32/pcpi_mul/rs1_16" BEL "picorv32/pcpi_mul/rs1_15" BEL
        "picorv32/pcpi_mul/rs1_14" BEL "picorv32/pcpi_mul/rs1_13" BEL
        "picorv32/pcpi_mul/rs1_12" BEL "picorv32/pcpi_mul/rs1_11" BEL
        "picorv32/pcpi_mul/rs1_10" BEL "picorv32/pcpi_mul/rs1_9" BEL
        "picorv32/pcpi_mul/rs1_8" BEL "picorv32/pcpi_mul/rs1_7" BEL
        "picorv32/pcpi_mul/rs1_6" BEL "picorv32/pcpi_mul/rs1_5" BEL
        "picorv32/pcpi_mul/rs1_4" BEL "picorv32/pcpi_mul/rs1_3" BEL
        "picorv32/pcpi_mul/rs1_2" BEL "picorv32/pcpi_mul/rs1_1" BEL
        "picorv32/pcpi_mul/rs1_0" BEL "picorv32/pcpi_mul/pcpi_wait_q" BEL
        "picorv32/pcpi_mul/instr_mul" BEL "picorv32/pcpi_mul/instr_mulh" BEL
        "picorv32/pcpi_mul/instr_mulhsu" BEL "picorv32/pcpi_mul/instr_mulhu"
        BEL "picorv32/pcpi_mul/pcpi_wait" BEL "picorv32/pcpi_div/pcpi_rd_31"
        BEL "picorv32/pcpi_div/pcpi_rd_30" BEL "picorv32/pcpi_div/pcpi_rd_29"
        BEL "picorv32/pcpi_div/pcpi_rd_28" BEL "picorv32/pcpi_div/pcpi_rd_27"
        BEL "picorv32/pcpi_div/pcpi_rd_26" BEL "picorv32/pcpi_div/pcpi_rd_25"
        BEL "picorv32/pcpi_div/pcpi_rd_24" BEL "picorv32/pcpi_div/pcpi_rd_23"
        BEL "picorv32/pcpi_div/pcpi_rd_22" BEL "picorv32/pcpi_div/pcpi_rd_21"
        BEL "picorv32/pcpi_div/pcpi_rd_20" BEL "picorv32/pcpi_div/pcpi_rd_19"
        BEL "picorv32/pcpi_div/pcpi_rd_18" BEL "picorv32/pcpi_div/pcpi_rd_17"
        BEL "picorv32/pcpi_div/pcpi_rd_16" BEL "picorv32/pcpi_div/pcpi_rd_15"
        BEL "picorv32/pcpi_div/pcpi_rd_14" BEL "picorv32/pcpi_div/pcpi_rd_13"
        BEL "picorv32/pcpi_div/pcpi_rd_12" BEL "picorv32/pcpi_div/pcpi_rd_11"
        BEL "picorv32/pcpi_div/pcpi_rd_10" BEL "picorv32/pcpi_div/pcpi_rd_9"
        BEL "picorv32/pcpi_div/pcpi_rd_8" BEL "picorv32/pcpi_div/pcpi_rd_7"
        BEL "picorv32/pcpi_div/pcpi_rd_6" BEL "picorv32/pcpi_div/pcpi_rd_5"
        BEL "picorv32/pcpi_div/pcpi_rd_4" BEL "picorv32/pcpi_div/pcpi_rd_3"
        BEL "picorv32/pcpi_div/pcpi_rd_2" BEL "picorv32/pcpi_div/pcpi_rd_1"
        BEL "picorv32/pcpi_div/pcpi_rd_0" BEL "picorv32/pcpi_div/dividend_31"
        BEL "picorv32/pcpi_div/dividend_30" BEL
        "picorv32/pcpi_div/dividend_29" BEL "picorv32/pcpi_div/dividend_28"
        BEL "picorv32/pcpi_div/dividend_27" BEL
        "picorv32/pcpi_div/dividend_26" BEL "picorv32/pcpi_div/dividend_25"
        BEL "picorv32/pcpi_div/dividend_24" BEL
        "picorv32/pcpi_div/dividend_23" BEL "picorv32/pcpi_div/dividend_22"
        BEL "picorv32/pcpi_div/dividend_21" BEL
        "picorv32/pcpi_div/dividend_20" BEL "picorv32/pcpi_div/dividend_19"
        BEL "picorv32/pcpi_div/dividend_18" BEL
        "picorv32/pcpi_div/dividend_17" BEL "picorv32/pcpi_div/dividend_16"
        BEL "picorv32/pcpi_div/dividend_15" BEL
        "picorv32/pcpi_div/dividend_14" BEL "picorv32/pcpi_div/dividend_13"
        BEL "picorv32/pcpi_div/dividend_12" BEL
        "picorv32/pcpi_div/dividend_11" BEL "picorv32/pcpi_div/dividend_10"
        BEL "picorv32/pcpi_div/dividend_9" BEL "picorv32/pcpi_div/dividend_8"
        BEL "picorv32/pcpi_div/dividend_7" BEL "picorv32/pcpi_div/dividend_6"
        BEL "picorv32/pcpi_div/dividend_5" BEL "picorv32/pcpi_div/dividend_4"
        BEL "picorv32/pcpi_div/dividend_3" BEL "picorv32/pcpi_div/dividend_2"
        BEL "picorv32/pcpi_div/dividend_1" BEL "picorv32/pcpi_div/dividend_0"
        BEL "picorv32/pcpi_div/divisor_62" BEL "picorv32/pcpi_div/divisor_61"
        BEL "picorv32/pcpi_div/divisor_60" BEL "picorv32/pcpi_div/divisor_59"
        BEL "picorv32/pcpi_div/divisor_58" BEL "picorv32/pcpi_div/divisor_57"
        BEL "picorv32/pcpi_div/divisor_56" BEL "picorv32/pcpi_div/divisor_55"
        BEL "picorv32/pcpi_div/divisor_54" BEL "picorv32/pcpi_div/divisor_53"
        BEL "picorv32/pcpi_div/divisor_52" BEL "picorv32/pcpi_div/divisor_51"
        BEL "picorv32/pcpi_div/divisor_50" BEL "picorv32/pcpi_div/divisor_49"
        BEL "picorv32/pcpi_div/divisor_48" BEL "picorv32/pcpi_div/divisor_47"
        BEL "picorv32/pcpi_div/divisor_46" BEL "picorv32/pcpi_div/divisor_45"
        BEL "picorv32/pcpi_div/divisor_44" BEL "picorv32/pcpi_div/divisor_43"
        BEL "picorv32/pcpi_div/divisor_42" BEL "picorv32/pcpi_div/divisor_41"
        BEL "picorv32/pcpi_div/divisor_40" BEL "picorv32/pcpi_div/divisor_39"
        BEL "picorv32/pcpi_div/divisor_38" BEL "picorv32/pcpi_div/divisor_37"
        BEL "picorv32/pcpi_div/divisor_36" BEL "picorv32/pcpi_div/divisor_35"
        BEL "picorv32/pcpi_div/divisor_34" BEL "picorv32/pcpi_div/divisor_33"
        BEL "picorv32/pcpi_div/divisor_32" BEL "picorv32/pcpi_div/divisor_31"
        BEL "picorv32/pcpi_div/divisor_30" BEL "picorv32/pcpi_div/divisor_29"
        BEL "picorv32/pcpi_div/divisor_28" BEL "picorv32/pcpi_div/divisor_27"
        BEL "picorv32/pcpi_div/divisor_26" BEL "picorv32/pcpi_div/divisor_25"
        BEL "picorv32/pcpi_div/divisor_24" BEL "picorv32/pcpi_div/divisor_23"
        BEL "picorv32/pcpi_div/divisor_22" BEL "picorv32/pcpi_div/divisor_21"
        BEL "picorv32/pcpi_div/divisor_20" BEL "picorv32/pcpi_div/divisor_19"
        BEL "picorv32/pcpi_div/divisor_18" BEL "picorv32/pcpi_div/divisor_17"
        BEL "picorv32/pcpi_div/divisor_16" BEL "picorv32/pcpi_div/divisor_15"
        BEL "picorv32/pcpi_div/divisor_14" BEL "picorv32/pcpi_div/divisor_13"
        BEL "picorv32/pcpi_div/divisor_12" BEL "picorv32/pcpi_div/divisor_11"
        BEL "picorv32/pcpi_div/divisor_10" BEL "picorv32/pcpi_div/divisor_9"
        BEL "picorv32/pcpi_div/divisor_8" BEL "picorv32/pcpi_div/divisor_7"
        BEL "picorv32/pcpi_div/divisor_6" BEL "picorv32/pcpi_div/divisor_5"
        BEL "picorv32/pcpi_div/divisor_4" BEL "picorv32/pcpi_div/divisor_3"
        BEL "picorv32/pcpi_div/divisor_2" BEL "picorv32/pcpi_div/divisor_1"
        BEL "picorv32/pcpi_div/divisor_0" BEL
        "picorv32/pcpi_div/quotient_msk_31" BEL
        "picorv32/pcpi_div/quotient_msk_30" BEL
        "picorv32/pcpi_div/quotient_msk_29" BEL
        "picorv32/pcpi_div/quotient_msk_28" BEL
        "picorv32/pcpi_div/quotient_msk_27" BEL
        "picorv32/pcpi_div/quotient_msk_26" BEL
        "picorv32/pcpi_div/quotient_msk_25" BEL
        "picorv32/pcpi_div/quotient_msk_24" BEL
        "picorv32/pcpi_div/quotient_msk_23" BEL
        "picorv32/pcpi_div/quotient_msk_22" BEL
        "picorv32/pcpi_div/quotient_msk_21" BEL
        "picorv32/pcpi_div/quotient_msk_20" BEL
        "picorv32/pcpi_div/quotient_msk_19" BEL
        "picorv32/pcpi_div/quotient_msk_18" BEL
        "picorv32/pcpi_div/quotient_msk_17" BEL
        "picorv32/pcpi_div/quotient_msk_16" BEL
        "picorv32/pcpi_div/quotient_msk_15" BEL
        "picorv32/pcpi_div/quotient_msk_14" BEL
        "picorv32/pcpi_div/quotient_msk_13" BEL
        "picorv32/pcpi_div/quotient_msk_12" BEL
        "picorv32/pcpi_div/quotient_msk_11" BEL
        "picorv32/pcpi_div/quotient_msk_10" BEL
        "picorv32/pcpi_div/quotient_msk_9" BEL
        "picorv32/pcpi_div/quotient_msk_8" BEL
        "picorv32/pcpi_div/quotient_msk_7" BEL
        "picorv32/pcpi_div/quotient_msk_6" BEL
        "picorv32/pcpi_div/quotient_msk_5" BEL
        "picorv32/pcpi_div/quotient_msk_4" BEL
        "picorv32/pcpi_div/quotient_msk_3" BEL
        "picorv32/pcpi_div/quotient_msk_2" BEL
        "picorv32/pcpi_div/quotient_msk_1" BEL
        "picorv32/pcpi_div/quotient_msk_0" BEL "picorv32/pcpi_div/pcpi_ready"
        BEL "picorv32/pcpi_div/instr_div" BEL "picorv32/pcpi_div/instr_divu"
        BEL "picorv32/pcpi_div/instr_rem" BEL "picorv32/pcpi_div/instr_remu"
        BEL "picorv32/pcpi_div/quotient_31" BEL
        "picorv32/pcpi_div/quotient_30" BEL "picorv32/pcpi_div/quotient_29"
        BEL "picorv32/pcpi_div/quotient_28" BEL
        "picorv32/pcpi_div/quotient_27" BEL "picorv32/pcpi_div/quotient_26"
        BEL "picorv32/pcpi_div/quotient_25" BEL
        "picorv32/pcpi_div/quotient_24" BEL "picorv32/pcpi_div/quotient_23"
        BEL "picorv32/pcpi_div/quotient_22" BEL
        "picorv32/pcpi_div/quotient_21" BEL "picorv32/pcpi_div/quotient_20"
        BEL "picorv32/pcpi_div/quotient_19" BEL
        "picorv32/pcpi_div/quotient_18" BEL "picorv32/pcpi_div/quotient_17"
        BEL "picorv32/pcpi_div/quotient_16" BEL
        "picorv32/pcpi_div/quotient_15" BEL "picorv32/pcpi_div/quotient_14"
        BEL "picorv32/pcpi_div/quotient_13" BEL
        "picorv32/pcpi_div/quotient_12" BEL "picorv32/pcpi_div/quotient_11"
        BEL "picorv32/pcpi_div/quotient_10" BEL "picorv32/pcpi_div/quotient_9"
        BEL "picorv32/pcpi_div/quotient_8" BEL "picorv32/pcpi_div/quotient_7"
        BEL "picorv32/pcpi_div/quotient_6" BEL "picorv32/pcpi_div/quotient_5"
        BEL "picorv32/pcpi_div/quotient_4" BEL "picorv32/pcpi_div/quotient_3"
        BEL "picorv32/pcpi_div/quotient_2" BEL "picorv32/pcpi_div/quotient_1"
        BEL "picorv32/pcpi_div/quotient_0" BEL
        "soc_basesoc_sdram_cmd_payload_ras" BEL "soc_opsis_i2c_data_drv" BEL
        "soc_basesoc_zero_pending" BEL "soc_suart_rx_busy" BEL
        "soc_suart_tx_busy" BEL "soc_suart_tx_pending" BEL
        "soc_suart_rx_pending" BEL "soc_suart_rx_fifo_readable" BEL
        "soc_spiflash_bus_ack" BEL "soc_spiflash_dq_oe" BEL
        "soc_spiflash_cs_n" BEL "soc_basesoc_sdram_bankmachine0_trccon_ready"
        BEL "soc_basesoc_sdram_bankmachine0_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine0_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine1_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine2_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine4_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_twtpcon_ready" BEL
        "soc_basesoc_sdram_bankmachine5_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine6_trascon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_twtpcon_ready" BEL
        "soc_basesoc_sdram_trrdcon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_ready" BEL
        "soc_basesoc_sdram_bankmachine7_trascon_ready" BEL
        "soc_basesoc_sdram_twtrcon_ready" BEL "vns_basesoc_grant" BEL
        "soc_suart_tx_fifo_readable" BEL "soc_opsis_i2c_sda_drv_reg" BEL
        "soc_suart_tx" BEL "soc_basesoc_sdram_bankmachine0_row_opened" BEL
        "soc_basesoc_sdram_bankmachine1_row_opened" BEL
        "soc_basesoc_sdram_bankmachine2_row_opened" BEL
        "soc_basesoc_sdram_bankmachine3_row_opened" BEL
        "soc_basesoc_sdram_bankmachine4_row_opened" BEL
        "soc_basesoc_sdram_bankmachine5_row_opened" BEL
        "soc_basesoc_sdram_bankmachine6_row_opened" BEL
        "soc_basesoc_sdram_bankmachine7_row_opened" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine1_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine4_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine0_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine0_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine2_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine3_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine5_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine7_trccon_count_1" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_count_0" BEL
        "soc_basesoc_sdram_bankmachine6_trccon_count_1" BEL
        "soc_basesoc_sdram_trrdcon_count" BEL "soc_basesoc_sdram_time0_0" BEL
        "soc_basesoc_sdram_time0_1" BEL "soc_basesoc_sdram_time0_2" BEL
        "soc_basesoc_sdram_time0_3" BEL "soc_basesoc_sdram_time0_4" BEL
        "soc_basesoc_sdram_time1_0" BEL "soc_basesoc_sdram_time1_1" BEL
        "soc_basesoc_sdram_time1_2" BEL "soc_basesoc_sdram_time1_3" BEL
        "picorv32/pcpi_div/running" BEL "soc_spiflash_clk" BEL
        "soc_basesoc_bus_wishbone_ack" BEL
        "soc_opsis_i2c_fx2_reset_storage_full" BEL "vns_opsisi2c_storage_full"
        BEL "soc_basesoc_en_storage_full" BEL
        "soc_spiflash_bitbang_en_storage_full" BEL
        "soc_basesoc_eventmanager_storage_full" BEL "soc_opsis_i2c_is_read"
        BEL "soc_opsis_i2c_data_bit" BEL "picorv32/pcpi_valid" BEL
        "picorv32/is_beq_bne_blt_bge_bltu_bgeu" BEL
        "picorv32/pcpi_mul/mul_waiting" BEL "soc_basesoc_sram_bus_ack" BEL
        "soc_opsis_i2c_slave_addr_re" BEL "soc_basesoc_interface_we" BEL
        "picorv32/is_lui_auipc_jal_jalr_addi_add_sub" BEL
        "picorv32/pcpi_mul/pcpi_wr" BEL "picorv32/pcpi_div/pcpi_wait_q" BEL
        "picorv32/pcpi_div/pcpi_wait" BEL "picorv32/pcpi_div/outsign" BEL
        "picorv32/mem_do_wdata" BEL "picorv32/mem_do_rdata" BEL
        "picorv32/mem_do_rinst" BEL "picorv32/mem_valid" BEL
        "picorv32/mem_do_prefetch" BEL "picorv32/mem_instr" BEL
        "_n10305_SW0_SW0_FRB" BEL
        "soc_basesoc_sdram_phaseinjector3_command_issue_re11_SW0_FRB" BEL
        "_n1030511_SW1_FRB" BEL "vns_new_master_wdata_ready0_BRB0" BEL
        "vns_new_master_wdata_ready0_BRB1" BEL
        "vns_new_master_wdata_ready0_BRB2" BEL
        "vns_new_master_wdata_ready0_BRB3" BEL
        "vns_new_master_wdata_ready0_BRB4" BEL
        "vns_new_master_wdata_ready0_BRB5" BEL
        "vns_new_master_rdata_valid1_BRB0" BEL
        "vns_new_master_rdata_valid0_BRB0" BEL
        "vns_new_master_rdata_valid2_BRB0" BEL
        "vns_new_master_rdata_valid3_BRB0" BEL
        "vns_new_master_rdata_valid3_BRB1" BEL
        "vns_new_master_rdata_valid3_BRB2" BEL
        "vns_new_master_rdata_valid3_BRB5" BEL
        "vns_new_master_rdata_valid2_BRB1" BEL "FDPE" BEL "FDPE_1" BEL
        "FDPE_2" BEL "FDPE_3" BEL "soc_basesoc_interface_adr_0_1" BEL
        "soc_basesoc_sdram_storage_full_0_1" BEL
        "soc_basesoc_interface_adr_2_1" BEL "soc_basesoc_interface_adr_3_1"
        BEL "soc_basesoc_interface_adr_1_1" BEL
        "soc_basesoc_interface_adr_5_1" BEL "soc_basesoc_interface_adr_9_1"
        BEL "soc_basesoc_interface_adr_10_1" BEL
        "soc_basesoc_interface_adr_13_1" BEL "soc_basesoc_interface_adr_4_1"
        BEL "soc_basesoc_interface_adr_12_1" BEL "soc_basesoc_interface_we_1"
        BEL "soc_basesoc_interface_adr_11_1" BEL
        "soc_basesoc_sdram_storage_full_0_2" BEL
        "soc_basesoc_interface_adr_1_2" BEL "soc_basesoc_interface_adr_0_2"
        BEL "soc_basesoc_interface_adr_2_2" BEL
        "soc_basesoc_interface_adr_3_2" BEL
        "soc_basesoc_sdram_storage_full_0_3" BEL
        "soc_basesoc_sdram_storage_full_0_4" BEL
        "soc_basesoc_interface_adr_0_3" BEL
        "soc_basesoc_sdram_storage_full_0_5" BEL
        "soc_basesoc_interface_adr_3_3" BEL "soc_basesoc_interface_adr_4_2"
        BEL "soc_basesoc_interface_adr_5_2" PIN "Mram_tag_mem_pins<9>" PIN
        "Mram_mem_11_pins<9>" PIN "Mram_mem_12_pins<9>" PIN
        "Mram_mem_13_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_16_pins<9>" PIN
        "Mram_mem_17_pins<9>" PIN "Mram_mem_110_pins<9>" PIN
        "Mram_mem_18_pins<9>" PIN "Mram_mem_19_pins<9>" PIN
        "Mram_mem_111_pins<9>" PIN "Mram_mem_112_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_115_pins<9>" PIN "Mram_mem_116_pins<9>" PIN
        "Mram_data_mem1_pins<9>" PIN "Mram_data_mem2_pins<9>" PIN
        "Mram_data_mem3_pins<9>" PIN "Mram_data_mem4_pins<9>" PIN
        "picorv32/Mram_cpuregs_pins<16>" PIN "picorv32/Mram_cpuregs_pins<17>"
        PIN "Mram_mem16_pins<13>" PIN "Mram_mem15_pins<13>" PIN
        "Mram_mem14_pins<13>" PIN "Mram_mem13_pins<13>" PIN
        "Mram_mem12_pins<13>" PIN "Mram_mem11_pins<13>" PIN
        "Mram_mem10_pins<13>" PIN "Mram_mem9_pins<13>" PIN
        "Mram_mem8_pins<13>" PIN "Mram_mem7_pins<13>" PIN "Mram_mem6_pins<13>"
        PIN "Mram_mem5_pins<13>" PIN "Mram_mem4_pins<13>" PIN
        "Mram_mem3_pins<13>" PIN "Mram_mem2_pins<13>" PIN "Mram_mem1_pins<13>"
        BEL "Mshreg_vns_new_master_rdata_valid2_BRB6" BEL
        "vns_new_master_rdata_valid2_BRB6" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB3" BEL
        "vns_new_master_rdata_valid3_BRB3" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB4" BEL
        "vns_new_master_rdata_valid3_BRB4" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB9" BEL
        "vns_new_master_rdata_valid2_BRB9" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB7" BEL
        "vns_new_master_rdata_valid2_BRB7" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB8" BEL
        "vns_new_master_rdata_valid2_BRB8" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB2" BEL
        "vns_new_master_rdata_valid2_BRB2" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB12" BEL
        "vns_new_master_rdata_valid2_BRB12" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB10" BEL
        "vns_new_master_rdata_valid2_BRB10" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB11" BEL
        "vns_new_master_rdata_valid2_BRB11" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB13" BEL
        "vns_new_master_rdata_valid2_BRB13" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB14" BEL
        "vns_new_master_rdata_valid2_BRB14" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB17" BEL
        "vns_new_master_rdata_valid2_BRB17" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB15" BEL
        "vns_new_master_rdata_valid2_BRB15" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB16" BEL
        "vns_new_master_rdata_valid2_BRB16" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB18" BEL
        "vns_new_master_rdata_valid2_BRB18" BEL
        "Mshreg_vns_new_master_rdata_valid2_BRB19" BEL
        "vns_new_master_rdata_valid2_BRB19" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB5" BEL
        "vns_new_master_rdata_valid1_BRB5" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB20" BEL
        "vns_new_master_rdata_valid1_BRB20" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB21" BEL
        "vns_new_master_rdata_valid1_BRB21" BEL
        "Mshreg_vns_new_master_rdata_valid1_BRB22" BEL
        "vns_new_master_rdata_valid1_BRB22" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL
        "Mram_storage3/SP" BEL "Mram_storage3/DP" BEL "Mram_storage6/SP" BEL
        "Mram_storage6/DP" BEL "Mram_storage4/SP" BEL "Mram_storage4/DP" BEL
        "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_11/SP" BEL "Mram_storage_11/DP" BEL "Mram_storage_12/SP"
        BEL "Mram_storage_12/DP" BEL "Mram_storage_13/SP" BEL
        "Mram_storage_13/DP" BEL "Mram_storage_14/SP" BEL "Mram_storage_14/DP"
        BEL "Mram_storage_15/SP" BEL "Mram_storage_15/DP" BEL
        "Mram_storage_16/SP" BEL "Mram_storage_16/DP" BEL "Mram_storage_17/SP"
        BEL "Mram_storage_17/DP" BEL "Mram_storage_18/SP" BEL
        "Mram_storage_18/DP" BEL "picorv32/Mram_cpuregs132/SP" BEL
        "picorv32/Mram_cpuregs132/DP" BEL "picorv32/Mram_cpuregs131/SP" BEL
        "picorv32/Mram_cpuregs131/DP" BEL "picorv32/Mram_cpuregs130/SP" BEL
        "picorv32/Mram_cpuregs130/DP" BEL "picorv32/Mram_cpuregs129/SP" BEL
        "picorv32/Mram_cpuregs129/DP" BEL "picorv32/Mram_cpuregs128/SP" BEL
        "picorv32/Mram_cpuregs128/DP" BEL "picorv32/Mram_cpuregs127/SP" BEL
        "picorv32/Mram_cpuregs127/DP" BEL "picorv32/Mram_cpuregs125/SP" BEL
        "picorv32/Mram_cpuregs125/DP" BEL "picorv32/Mram_cpuregs124/SP" BEL
        "picorv32/Mram_cpuregs124/DP" BEL "picorv32/Mram_cpuregs126/SP" BEL
        "picorv32/Mram_cpuregs126/DP" BEL "picorv32/Mram_cpuregs123/SP" BEL
        "picorv32/Mram_cpuregs123/DP" BEL "picorv32/Mram_cpuregs122/SP" BEL
        "picorv32/Mram_cpuregs122/DP" BEL "picorv32/Mram_cpuregs121/SP" BEL
        "picorv32/Mram_cpuregs121/DP" BEL "picorv32/Mram_cpuregs120/SP" BEL
        "picorv32/Mram_cpuregs120/DP" BEL "picorv32/Mram_cpuregs118/SP" BEL
        "picorv32/Mram_cpuregs118/DP" BEL "picorv32/Mram_cpuregs117/SP" BEL
        "picorv32/Mram_cpuregs117/DP" BEL "picorv32/Mram_cpuregs119/SP" BEL
        "picorv32/Mram_cpuregs119/DP" BEL "picorv32/Mram_cpuregs116/SP" BEL
        "picorv32/Mram_cpuregs116/DP" BEL "picorv32/Mram_cpuregs115/SP" BEL
        "picorv32/Mram_cpuregs115/DP" BEL "picorv32/Mram_cpuregs114/SP" BEL
        "picorv32/Mram_cpuregs114/DP" BEL "picorv32/Mram_cpuregs113/SP" BEL
        "picorv32/Mram_cpuregs113/DP" BEL "picorv32/Mram_cpuregs111/SP" BEL
        "picorv32/Mram_cpuregs111/DP" BEL "picorv32/Mram_cpuregs110/SP" BEL
        "picorv32/Mram_cpuregs110/DP" BEL "picorv32/Mram_cpuregs112/SP" BEL
        "picorv32/Mram_cpuregs112/DP" BEL "picorv32/Mram_cpuregs19/SP" BEL
        "picorv32/Mram_cpuregs19/DP" BEL "picorv32/Mram_cpuregs18/SP" BEL
        "picorv32/Mram_cpuregs18/DP" BEL "picorv32/Mram_cpuregs17/SP" BEL
        "picorv32/Mram_cpuregs17/DP" BEL "picorv32/Mram_cpuregs16/SP" BEL
        "picorv32/Mram_cpuregs16/DP" BEL "picorv32/Mram_cpuregs14/SP" BEL
        "picorv32/Mram_cpuregs14/DP" BEL "picorv32/Mram_cpuregs13/SP" BEL
        "picorv32/Mram_cpuregs13/DP" BEL "picorv32/Mram_cpuregs15/SP" BEL
        "picorv32/Mram_cpuregs15/DP" BEL "picorv32/Mram_cpuregs12/SP" BEL
        "picorv32/Mram_cpuregs12/DP" BEL "picorv32/Mram_cpuregs11/SP" BEL
        "picorv32/Mram_cpuregs11/DP" BEL "Mram_storage_21/DP" BEL
        "Mram_storage_21/SP" BEL "Mram_storage_210/DP" BEL
        "Mram_storage_210/SP" BEL "Mram_storage_211/DP" BEL
        "Mram_storage_211/SP" BEL "Mram_storage_212/DP" BEL
        "Mram_storage_212/SP" BEL "Mram_storage_213/DP" BEL
        "Mram_storage_213/SP" BEL "Mram_storage_214/DP" BEL
        "Mram_storage_214/SP" BEL "Mram_storage_215/DP" BEL
        "Mram_storage_215/SP" BEL "Mram_storage_216/DP" BEL
        "Mram_storage_216/SP" BEL "Mram_storage_217/DP" BEL
        "Mram_storage_217/SP" BEL "Mram_storage_218/DP" BEL
        "Mram_storage_218/SP" BEL "Mram_storage_219/DP" BEL
        "Mram_storage_219/SP" BEL "Mram_storage_22/DP" BEL
        "Mram_storage_22/SP" BEL "Mram_storage_220/DP" BEL
        "Mram_storage_220/SP" BEL "Mram_storage_221/DP" BEL
        "Mram_storage_221/SP" BEL "Mram_storage_222/DP" BEL
        "Mram_storage_222/SP" BEL "Mram_storage_23/DP" BEL
        "Mram_storage_23/SP" BEL "Mram_storage_24/DP" BEL "Mram_storage_24/SP"
        BEL "Mram_storage_25/DP" BEL "Mram_storage_25/SP" BEL
        "Mram_storage_26/DP" BEL "Mram_storage_26/SP" BEL "Mram_storage_27/DP"
        BEL "Mram_storage_27/SP" BEL "Mram_storage_28/DP" BEL
        "Mram_storage_28/SP" BEL "Mram_storage_29/DP" BEL "Mram_storage_29/SP"
        BEL "Mram_storage_31/DP" BEL "Mram_storage_31/SP" BEL
        "Mram_storage_310/DP" BEL "Mram_storage_310/SP" BEL
        "Mram_storage_311/DP" BEL "Mram_storage_311/SP" BEL
        "Mram_storage_312/DP" BEL "Mram_storage_312/SP" BEL
        "Mram_storage_313/DP" BEL "Mram_storage_313/SP" BEL
        "Mram_storage_314/DP" BEL "Mram_storage_314/SP" BEL
        "Mram_storage_315/DP" BEL "Mram_storage_315/SP" BEL
        "Mram_storage_316/DP" BEL "Mram_storage_316/SP" BEL
        "Mram_storage_317/DP" BEL "Mram_storage_317/SP" BEL
        "Mram_storage_318/DP" BEL "Mram_storage_318/SP" BEL
        "Mram_storage_319/DP" BEL "Mram_storage_319/SP" BEL
        "Mram_storage_32/DP" BEL "Mram_storage_32/SP" BEL
        "Mram_storage_320/DP" BEL "Mram_storage_320/SP" BEL
        "Mram_storage_321/DP" BEL "Mram_storage_321/SP" BEL
        "Mram_storage_322/DP" BEL "Mram_storage_322/SP" BEL
        "Mram_storage_33/DP" BEL "Mram_storage_33/SP" BEL "Mram_storage_34/DP"
        BEL "Mram_storage_34/SP" BEL "Mram_storage_35/DP" BEL
        "Mram_storage_35/SP" BEL "Mram_storage_36/DP" BEL "Mram_storage_36/SP"
        BEL "Mram_storage_37/DP" BEL "Mram_storage_37/SP" BEL
        "Mram_storage_38/DP" BEL "Mram_storage_38/SP" BEL "Mram_storage_39/DP"
        BEL "Mram_storage_39/SP" BEL "Mram_storage_41/DP" BEL
        "Mram_storage_41/SP" BEL "Mram_storage_410/DP" BEL
        "Mram_storage_410/SP" BEL "Mram_storage_411/DP" BEL
        "Mram_storage_411/SP" BEL "Mram_storage_412/DP" BEL
        "Mram_storage_412/SP" BEL "Mram_storage_413/DP" BEL
        "Mram_storage_413/SP" BEL "Mram_storage_414/DP" BEL
        "Mram_storage_414/SP" BEL "Mram_storage_415/DP" BEL
        "Mram_storage_415/SP" BEL "Mram_storage_416/DP" BEL
        "Mram_storage_416/SP" BEL "Mram_storage_417/DP" BEL
        "Mram_storage_417/SP" BEL "Mram_storage_418/DP" BEL
        "Mram_storage_418/SP" BEL "Mram_storage_419/DP" BEL
        "Mram_storage_419/SP" BEL "Mram_storage_42/DP" BEL
        "Mram_storage_42/SP" BEL "Mram_storage_420/DP" BEL
        "Mram_storage_420/SP" BEL "Mram_storage_421/DP" BEL
        "Mram_storage_421/SP" BEL "Mram_storage_422/DP" BEL
        "Mram_storage_422/SP" BEL "Mram_storage_43/DP" BEL
        "Mram_storage_43/SP" BEL "Mram_storage_44/DP" BEL "Mram_storage_44/SP"
        BEL "Mram_storage_45/DP" BEL "Mram_storage_45/SP" BEL
        "Mram_storage_46/DP" BEL "Mram_storage_46/SP" BEL "Mram_storage_47/DP"
        BEL "Mram_storage_47/SP" BEL "Mram_storage_48/DP" BEL
        "Mram_storage_48/SP" BEL "Mram_storage_49/DP" BEL "Mram_storage_49/SP"
        BEL "Mram_storage_51/DP" BEL "Mram_storage_51/SP" BEL
        "Mram_storage_510/DP" BEL "Mram_storage_510/SP" BEL
        "Mram_storage_511/DP" BEL "Mram_storage_511/SP" BEL
        "Mram_storage_512/DP" BEL "Mram_storage_512/SP" BEL
        "Mram_storage_513/DP" BEL "Mram_storage_513/SP" BEL
        "Mram_storage_514/DP" BEL "Mram_storage_514/SP" BEL
        "Mram_storage_515/DP" BEL "Mram_storage_515/SP" BEL
        "Mram_storage_516/DP" BEL "Mram_storage_516/SP" BEL
        "Mram_storage_517/DP" BEL "Mram_storage_517/SP" BEL
        "Mram_storage_518/DP" BEL "Mram_storage_518/SP" BEL
        "Mram_storage_519/DP" BEL "Mram_storage_519/SP" BEL
        "Mram_storage_52/DP" BEL "Mram_storage_52/SP" BEL
        "Mram_storage_520/DP" BEL "Mram_storage_520/SP" BEL
        "Mram_storage_521/DP" BEL "Mram_storage_521/SP" BEL
        "Mram_storage_522/DP" BEL "Mram_storage_522/SP" BEL
        "Mram_storage_53/DP" BEL "Mram_storage_53/SP" BEL "Mram_storage_54/DP"
        BEL "Mram_storage_54/SP" BEL "Mram_storage_55/DP" BEL
        "Mram_storage_55/SP" BEL "Mram_storage_56/DP" BEL "Mram_storage_56/SP"
        BEL "Mram_storage_57/DP" BEL "Mram_storage_57/SP" BEL
        "Mram_storage_58/DP" BEL "Mram_storage_58/SP" BEL "Mram_storage_59/DP"
        BEL "Mram_storage_59/SP" BEL "Mram_storage_61/DP" BEL
        "Mram_storage_61/SP" BEL "Mram_storage_610/DP" BEL
        "Mram_storage_610/SP" BEL "Mram_storage_611/DP" BEL
        "Mram_storage_611/SP" BEL "Mram_storage_612/DP" BEL
        "Mram_storage_612/SP" BEL "Mram_storage_613/DP" BEL
        "Mram_storage_613/SP" BEL "Mram_storage_614/DP" BEL
        "Mram_storage_614/SP" BEL "Mram_storage_615/DP" BEL
        "Mram_storage_615/SP" BEL "Mram_storage_616/DP" BEL
        "Mram_storage_616/SP" BEL "Mram_storage_617/DP" BEL
        "Mram_storage_617/SP" BEL "Mram_storage_618/DP" BEL
        "Mram_storage_618/SP" BEL "Mram_storage_619/DP" BEL
        "Mram_storage_619/SP" BEL "Mram_storage_62/DP" BEL
        "Mram_storage_62/SP" BEL "Mram_storage_620/DP" BEL
        "Mram_storage_620/SP" BEL "Mram_storage_621/DP" BEL
        "Mram_storage_621/SP" BEL "Mram_storage_622/DP" BEL
        "Mram_storage_622/SP" BEL "Mram_storage_63/DP" BEL
        "Mram_storage_63/SP" BEL "Mram_storage_64/DP" BEL "Mram_storage_64/SP"
        BEL "Mram_storage_65/DP" BEL "Mram_storage_65/SP" BEL
        "Mram_storage_66/DP" BEL "Mram_storage_66/SP" BEL "Mram_storage_67/DP"
        BEL "Mram_storage_67/SP" BEL "Mram_storage_68/DP" BEL
        "Mram_storage_68/SP" BEL "Mram_storage_69/DP" BEL "Mram_storage_69/SP"
        BEL "Mram_storage_71/DP" BEL "Mram_storage_71/SP" BEL
        "Mram_storage_710/DP" BEL "Mram_storage_710/SP" BEL
        "Mram_storage_711/DP" BEL "Mram_storage_711/SP" BEL
        "Mram_storage_712/DP" BEL "Mram_storage_712/SP" BEL
        "Mram_storage_713/DP" BEL "Mram_storage_713/SP" BEL
        "Mram_storage_714/DP" BEL "Mram_storage_714/SP" BEL
        "Mram_storage_715/DP" BEL "Mram_storage_715/SP" BEL
        "Mram_storage_716/DP" BEL "Mram_storage_716/SP" BEL
        "Mram_storage_717/DP" BEL "Mram_storage_717/SP" BEL
        "Mram_storage_718/DP" BEL "Mram_storage_718/SP" BEL
        "Mram_storage_719/DP" BEL "Mram_storage_719/SP" BEL
        "Mram_storage_72/DP" BEL "Mram_storage_72/SP" BEL
        "Mram_storage_720/DP" BEL "Mram_storage_720/SP" BEL
        "Mram_storage_721/DP" BEL "Mram_storage_721/SP" BEL
        "Mram_storage_722/DP" BEL "Mram_storage_722/SP" BEL
        "Mram_storage_73/DP" BEL "Mram_storage_73/SP" BEL "Mram_storage_74/DP"
        BEL "Mram_storage_74/SP" BEL "Mram_storage_75/DP" BEL
        "Mram_storage_75/SP" BEL "Mram_storage_76/DP" BEL "Mram_storage_76/SP"
        BEL "Mram_storage_77/DP" BEL "Mram_storage_77/SP" BEL
        "Mram_storage_78/DP" BEL "Mram_storage_78/SP" BEL "Mram_storage_79/DP"
        BEL "Mram_storage_79/SP" BEL "Mram_storage_81/DP" BEL
        "Mram_storage_81/SP" BEL "Mram_storage_810/DP" BEL
        "Mram_storage_810/SP" BEL "Mram_storage_811/DP" BEL
        "Mram_storage_811/SP" BEL "Mram_storage_812/DP" BEL
        "Mram_storage_812/SP" BEL "Mram_storage_813/DP" BEL
        "Mram_storage_813/SP" BEL "Mram_storage_814/DP" BEL
        "Mram_storage_814/SP" BEL "Mram_storage_815/DP" BEL
        "Mram_storage_815/SP" BEL "Mram_storage_816/DP" BEL
        "Mram_storage_816/SP" BEL "Mram_storage_817/DP" BEL
        "Mram_storage_817/SP" BEL "Mram_storage_818/DP" BEL
        "Mram_storage_818/SP" BEL "Mram_storage_819/DP" BEL
        "Mram_storage_819/SP" BEL "Mram_storage_82/DP" BEL
        "Mram_storage_82/SP" BEL "Mram_storage_820/DP" BEL
        "Mram_storage_820/SP" BEL "Mram_storage_821/DP" BEL
        "Mram_storage_821/SP" BEL "Mram_storage_822/DP" BEL
        "Mram_storage_822/SP" BEL "Mram_storage_83/DP" BEL
        "Mram_storage_83/SP" BEL "Mram_storage_84/DP" BEL "Mram_storage_84/SP"
        BEL "Mram_storage_85/DP" BEL "Mram_storage_85/SP" BEL
        "Mram_storage_86/DP" BEL "Mram_storage_86/SP" BEL "Mram_storage_87/DP"
        BEL "Mram_storage_87/SP" BEL "Mram_storage_88/DP" BEL
        "Mram_storage_88/SP" BEL "Mram_storage_89/DP" BEL "Mram_storage_89/SP"
        BEL "Mram_storage_91/DP" BEL "Mram_storage_91/SP" BEL
        "Mram_storage_910/DP" BEL "Mram_storage_910/SP" BEL
        "Mram_storage_911/DP" BEL "Mram_storage_911/SP" BEL
        "Mram_storage_912/DP" BEL "Mram_storage_912/SP" BEL
        "Mram_storage_913/DP" BEL "Mram_storage_913/SP" BEL
        "Mram_storage_914/DP" BEL "Mram_storage_914/SP" BEL
        "Mram_storage_915/DP" BEL "Mram_storage_915/SP" BEL
        "Mram_storage_916/DP" BEL "Mram_storage_916/SP" BEL
        "Mram_storage_917/DP" BEL "Mram_storage_917/SP" BEL
        "Mram_storage_918/DP" BEL "Mram_storage_918/SP" BEL
        "Mram_storage_919/DP" BEL "Mram_storage_919/SP" BEL
        "Mram_storage_92/DP" BEL "Mram_storage_92/SP" BEL
        "Mram_storage_920/DP" BEL "Mram_storage_920/SP" BEL
        "Mram_storage_921/DP" BEL "Mram_storage_921/SP" BEL
        "Mram_storage_922/DP" BEL "Mram_storage_922/SP" BEL
        "Mram_storage_93/DP" BEL "Mram_storage_93/SP" BEL "Mram_storage_94/DP"
        BEL "Mram_storage_94/SP" BEL "Mram_storage_95/DP" BEL
        "Mram_storage_95/SP" BEL "Mram_storage_96/DP" BEL "Mram_storage_96/SP"
        BEL "Mram_storage_97/DP" BEL "Mram_storage_97/SP" BEL
        "Mram_storage_98/DP" BEL "Mram_storage_98/SP" BEL "Mram_storage_99/DP"
        BEL "Mram_storage_99/SP";
PIN ODDR2_2/N0_pins<1> = BEL "ODDR2_2/N0" PINNAME CK0;
PIN ODDR2_2/N0_pins<2> = BEL "ODDR2_2/N0" PINNAME CK1;
PIN ODDR2_1/N_pins<1> = BEL "ODDR2_1/N" PINNAME CK0;
PIN ODDR2_1/N_pins<2> = BEL "ODDR2_1/N" PINNAME CK1;
PIN ODDR2_2_pins<1> = BEL "ODDR2_2" PINNAME CK0;
PIN ODDR2_2_pins<2> = BEL "ODDR2_2" PINNAME CK1;
PIN ODDR2_1_pins<1> = BEL "ODDR2_1" PINNAME CK0;
PIN ODDR2_1_pins<2> = BEL "ODDR2_1" PINNAME CK1;
PIN ODDR2_4/N1_pins<1> = BEL "ODDR2_4/N1" PINNAME CK0;
PIN ODDR2_4/N1_pins<2> = BEL "ODDR2_4/N1" PINNAME CK1;
PIN ODDR2_3/N_pins<1> = BEL "ODDR2_3/N" PINNAME CK0;
PIN ODDR2_3/N_pins<2> = BEL "ODDR2_3/N" PINNAME CK1;
PIN ODDR2_4_pins<1> = BEL "ODDR2_4" PINNAME CK0;
PIN ODDR2_4_pins<2> = BEL "ODDR2_4" PINNAME CK1;
PIN ODDR2_3_pins<1> = BEL "ODDR2_3" PINNAME CK0;
PIN ODDR2_3_pins<2> = BEL "ODDR2_3" PINNAME CK1;
TIMEGRP soc_crg_unbuf_sdram_half_a = BEL "soc_half_rate_phy_r_drive_dq_0" BEL
        "soc_half_rate_phy_postamble" BEL "ddram_cke" BEL "ddram_reset_n" BEL
        "ddram_odt" BEL "soc_half_rate_phy_record0_address_0" BEL
        "soc_half_rate_phy_record0_address_1" BEL
        "soc_half_rate_phy_record0_address_2" BEL
        "soc_half_rate_phy_record0_address_3" BEL
        "soc_half_rate_phy_record0_address_4" BEL
        "soc_half_rate_phy_record0_address_5" BEL
        "soc_half_rate_phy_record0_address_6" BEL
        "soc_half_rate_phy_record0_address_7" BEL
        "soc_half_rate_phy_record0_address_8" BEL
        "soc_half_rate_phy_record0_address_9" BEL
        "soc_half_rate_phy_record0_address_10" BEL
        "soc_half_rate_phy_record0_address_11" BEL
        "soc_half_rate_phy_record0_address_12" BEL
        "soc_half_rate_phy_record0_address_13" BEL
        "soc_half_rate_phy_record1_address_0" BEL
        "soc_half_rate_phy_record1_address_1" BEL
        "soc_half_rate_phy_record1_address_2" BEL
        "soc_half_rate_phy_record1_address_3" BEL
        "soc_half_rate_phy_record1_address_4" BEL
        "soc_half_rate_phy_record1_address_5" BEL
        "soc_half_rate_phy_record1_address_6" BEL
        "soc_half_rate_phy_record1_address_7" BEL
        "soc_half_rate_phy_record1_address_8" BEL
        "soc_half_rate_phy_record1_address_9" BEL
        "soc_half_rate_phy_record1_address_10" BEL
        "soc_half_rate_phy_record1_address_11" BEL
        "soc_half_rate_phy_record1_address_12" BEL
        "soc_half_rate_phy_record1_address_13" BEL "ddram_ba_0" BEL
        "ddram_ba_1" BEL "ddram_ba_2" BEL "ddram_a_0" BEL "ddram_a_1" BEL
        "ddram_a_2" BEL "ddram_a_3" BEL "ddram_a_4" BEL "ddram_a_5" BEL
        "ddram_a_6" BEL "ddram_a_7" BEL "ddram_a_8" BEL "ddram_a_9" BEL
        "ddram_a_10" BEL "ddram_a_11" BEL "ddram_a_12" BEL "ddram_a_13" BEL
        "soc_half_rate_phy_phase_half" BEL "sdram_half_a_bufpll" BEL
        "soc_half_rate_phy_phase_sel" BEL
        "soc_half_rate_phy_record0_cas_n_BRB0" BEL
        "soc_half_rate_phy_record0_cas_n_BRB1" BEL
        "soc_half_rate_phy_record1_cas_n_BRB1" BEL
        "soc_half_rate_phy_record1_cas_n_BRB3" BEL
        "soc_half_rate_phy_record0_reset_n_BRB0" BEL
        "soc_half_rate_phy_record0_reset_n_BRB1" BEL
        "soc_half_rate_phy_record0_odt_BRB0" BEL
        "soc_half_rate_phy_record0_cke_BRB0" BEL "ddram_ras_n_BRB0" BEL
        "soc_half_rate_phy_record0_cas_n_BRB7" BEL
        "soc_half_rate_phy_record0_cas_n_BRB8" BEL
        "soc_half_rate_phy_record0_cas_n_BRB9" BEL
        "soc_half_rate_phy_record0_cas_n_BRB10" BEL
        "soc_half_rate_phy_record0_cas_n_BRB11" BEL "ddram_ras_n_BRB3" BEL
        "ddram_ras_n_BRB4" BEL "ddram_ras_n_BRB6" BEL "ddram_ras_n_BRB7" BEL
        "ddram_ras_n_BRB8" BEL "ddram_ras_n_BRB9" BEL "ddram_ras_n_BRB10" BEL
        "ddram_ras_n_BRB11" BEL "ddram_ras_n_BRB12" BEL "ddram_ras_n_BRB13"
        BEL "ddram_cas_n_BRB5" BEL "ddram_cas_n_BRB6" BEL "ddram_cas_n_BRB9"
        BEL "ddram_cas_n_BRB11" BEL "ddram_cas_n_BRB12" BEL "ddram_we_n_BRB5"
        BEL "ddram_we_n_BRB6" BEL "ddram_we_n_BRB9" BEL "ddram_we_n_BRB11" BEL
        "ddram_we_n_BRB12" BEL "soc_half_rate_phy_record1_cas_n_BRB0" BEL
        "soc_half_rate_phy_record1_cas_n_BRB7" BEL
        "soc_half_rate_phy_record1_ras_n_BRB0" BEL
        "soc_half_rate_phy_record1_ras_n_BRB3" BEL
        "soc_half_rate_phy_record1_we_n_BRB0" BEL
        "soc_half_rate_phy_record1_we_n_BRB3" BEL
        "soc_half_rate_phy_record0_cas_n_BRB6" BEL
        "soc_half_rate_phy_record0_cas_n_BRB12" BEL
        "soc_half_rate_phy_record0_ras_n_BRB1" BEL
        "soc_half_rate_phy_record0_ras_n_BRB2" BEL
        "soc_half_rate_phy_record0_we_n_BRB1" BEL
        "soc_half_rate_phy_record0_we_n_BRB2" BEL
        "soc_half_rate_phy_record0_cas_n_BRB4" BEL
        "soc_half_rate_phy_record0_cas_n_BRB13" BEL
        "soc_half_rate_phy_record0_cas_n_BRB14" BEL
        "soc_half_rate_phy_record0_cas_n_BRB15" BEL
        "soc_half_rate_phy_record0_cas_n_BRB16" BEL
        "soc_half_rate_phy_record0_ras_n_BRB7" BEL
        "soc_half_rate_phy_record0_we_n_BRB7" BEL
        "soc_half_rate_phy_record1_cas_n_BRB9" BEL
        "soc_half_rate_phy_record1_ras_n_BRB7" BEL
        "soc_half_rate_phy_record1_we_n_BRB7" BEL
        "soc_half_rate_phy_record0_bank_0" BEL
        "soc_half_rate_phy_record0_bank_1" BEL
        "soc_half_rate_phy_record0_bank_2" BEL
        "soc_half_rate_phy_record1_bank_0" BEL
        "soc_half_rate_phy_record1_bank_1" BEL
        "soc_half_rate_phy_record1_bank_2" BEL "Mshreg_ddram_ras_n_BRB5" BEL
        "ddram_ras_n_BRB5" BEL "Mshreg_soc_half_rate_phy_r_drive_dq_4" BEL
        "soc_half_rate_phy_r_drive_dq_4" BEL
        "Mshreg_soc_half_rate_phy_r_dfi_wrdata_en_5" BEL
        "soc_half_rate_phy_r_dfi_wrdata_en_5" PIN "ODDR2_2/N0_pins<1>" PIN
        "ODDR2_2/N0_pins<2>" PIN "ODDR2_2/N0_pins<1>" PIN "ODDR2_2/N0_pins<2>"
        PIN "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN
        "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN "ODDR2_2_pins<1>" PIN
        "ODDR2_2_pins<2>" PIN "ODDR2_2_pins<1>" PIN "ODDR2_2_pins<2>" PIN
        "ODDR2_1_pins<1>" PIN "ODDR2_1_pins<2>" PIN "ODDR2_1_pins<1>" PIN
        "ODDR2_1_pins<2>" PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>"
        PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>" PIN
        "ODDR2_3/N_pins<1>" PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_3/N_pins<1>"
        PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>"
        PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>" PIN "ODDR2_3_pins<1>" PIN
        "ODDR2_3_pins<2>" PIN "ODDR2_3_pins<1>" PIN "ODDR2_3_pins<2>";
TIMEGRP soc_crg_unbuf_sdram_half_a_0 = BEL "soc_half_rate_phy_r_drive_dq_0"
        BEL "soc_half_rate_phy_postamble" BEL "ddram_cke" BEL "ddram_reset_n"
        BEL "ddram_odt" BEL "soc_half_rate_phy_record0_address_0" BEL
        "soc_half_rate_phy_record0_address_1" BEL
        "soc_half_rate_phy_record0_address_2" BEL
        "soc_half_rate_phy_record0_address_3" BEL
        "soc_half_rate_phy_record0_address_4" BEL
        "soc_half_rate_phy_record0_address_5" BEL
        "soc_half_rate_phy_record0_address_6" BEL
        "soc_half_rate_phy_record0_address_7" BEL
        "soc_half_rate_phy_record0_address_8" BEL
        "soc_half_rate_phy_record0_address_9" BEL
        "soc_half_rate_phy_record0_address_10" BEL
        "soc_half_rate_phy_record0_address_11" BEL
        "soc_half_rate_phy_record0_address_12" BEL
        "soc_half_rate_phy_record0_address_13" BEL
        "soc_half_rate_phy_record1_address_0" BEL
        "soc_half_rate_phy_record1_address_1" BEL
        "soc_half_rate_phy_record1_address_2" BEL
        "soc_half_rate_phy_record1_address_3" BEL
        "soc_half_rate_phy_record1_address_4" BEL
        "soc_half_rate_phy_record1_address_5" BEL
        "soc_half_rate_phy_record1_address_6" BEL
        "soc_half_rate_phy_record1_address_7" BEL
        "soc_half_rate_phy_record1_address_8" BEL
        "soc_half_rate_phy_record1_address_9" BEL
        "soc_half_rate_phy_record1_address_10" BEL
        "soc_half_rate_phy_record1_address_11" BEL
        "soc_half_rate_phy_record1_address_12" BEL
        "soc_half_rate_phy_record1_address_13" BEL "ddram_ba_0" BEL
        "ddram_ba_1" BEL "ddram_ba_2" BEL "ddram_a_0" BEL "ddram_a_1" BEL
        "ddram_a_2" BEL "ddram_a_3" BEL "ddram_a_4" BEL "ddram_a_5" BEL
        "ddram_a_6" BEL "ddram_a_7" BEL "ddram_a_8" BEL "ddram_a_9" BEL
        "ddram_a_10" BEL "ddram_a_11" BEL "ddram_a_12" BEL "ddram_a_13" BEL
        "soc_half_rate_phy_phase_half" BEL "sdram_half_a_bufpll" BEL
        "soc_half_rate_phy_phase_sel" BEL
        "soc_half_rate_phy_record0_cas_n_BRB0" BEL
        "soc_half_rate_phy_record0_cas_n_BRB1" BEL
        "soc_half_rate_phy_record1_cas_n_BRB1" BEL
        "soc_half_rate_phy_record1_cas_n_BRB3" BEL
        "soc_half_rate_phy_record0_reset_n_BRB0" BEL
        "soc_half_rate_phy_record0_reset_n_BRB1" BEL
        "soc_half_rate_phy_record0_odt_BRB0" BEL
        "soc_half_rate_phy_record0_cke_BRB0" BEL "ddram_ras_n_BRB0" BEL
        "soc_half_rate_phy_record0_cas_n_BRB7" BEL
        "soc_half_rate_phy_record0_cas_n_BRB8" BEL
        "soc_half_rate_phy_record0_cas_n_BRB9" BEL
        "soc_half_rate_phy_record0_cas_n_BRB10" BEL
        "soc_half_rate_phy_record0_cas_n_BRB11" BEL "ddram_ras_n_BRB3" BEL
        "ddram_ras_n_BRB4" BEL "ddram_ras_n_BRB6" BEL "ddram_ras_n_BRB7" BEL
        "ddram_ras_n_BRB8" BEL "ddram_ras_n_BRB9" BEL "ddram_ras_n_BRB10" BEL
        "ddram_ras_n_BRB11" BEL "ddram_ras_n_BRB12" BEL "ddram_ras_n_BRB13"
        BEL "ddram_cas_n_BRB5" BEL "ddram_cas_n_BRB6" BEL "ddram_cas_n_BRB9"
        BEL "ddram_cas_n_BRB11" BEL "ddram_cas_n_BRB12" BEL "ddram_we_n_BRB5"
        BEL "ddram_we_n_BRB6" BEL "ddram_we_n_BRB9" BEL "ddram_we_n_BRB11" BEL
        "ddram_we_n_BRB12" BEL "soc_half_rate_phy_record1_cas_n_BRB0" BEL
        "soc_half_rate_phy_record1_cas_n_BRB7" BEL
        "soc_half_rate_phy_record1_ras_n_BRB0" BEL
        "soc_half_rate_phy_record1_ras_n_BRB3" BEL
        "soc_half_rate_phy_record1_we_n_BRB0" BEL
        "soc_half_rate_phy_record1_we_n_BRB3" BEL
        "soc_half_rate_phy_record0_cas_n_BRB6" BEL
        "soc_half_rate_phy_record0_cas_n_BRB12" BEL
        "soc_half_rate_phy_record0_ras_n_BRB1" BEL
        "soc_half_rate_phy_record0_ras_n_BRB2" BEL
        "soc_half_rate_phy_record0_we_n_BRB1" BEL
        "soc_half_rate_phy_record0_we_n_BRB2" BEL
        "soc_half_rate_phy_record0_cas_n_BRB4" BEL
        "soc_half_rate_phy_record0_cas_n_BRB13" BEL
        "soc_half_rate_phy_record0_cas_n_BRB14" BEL
        "soc_half_rate_phy_record0_cas_n_BRB15" BEL
        "soc_half_rate_phy_record0_cas_n_BRB16" BEL
        "soc_half_rate_phy_record0_ras_n_BRB7" BEL
        "soc_half_rate_phy_record0_we_n_BRB7" BEL
        "soc_half_rate_phy_record1_cas_n_BRB9" BEL
        "soc_half_rate_phy_record1_ras_n_BRB7" BEL
        "soc_half_rate_phy_record1_we_n_BRB7" BEL
        "soc_half_rate_phy_record0_bank_0" BEL
        "soc_half_rate_phy_record0_bank_1" BEL
        "soc_half_rate_phy_record0_bank_2" BEL
        "soc_half_rate_phy_record1_bank_0" BEL
        "soc_half_rate_phy_record1_bank_1" BEL
        "soc_half_rate_phy_record1_bank_2" BEL "Mshreg_ddram_ras_n_BRB5" BEL
        "ddram_ras_n_BRB5" BEL "Mshreg_soc_half_rate_phy_r_drive_dq_4" BEL
        "soc_half_rate_phy_r_drive_dq_4" BEL
        "Mshreg_soc_half_rate_phy_r_dfi_wrdata_en_5" BEL
        "soc_half_rate_phy_r_dfi_wrdata_en_5" PIN "ODDR2_2/N0_pins<1>" PIN
        "ODDR2_2/N0_pins<2>" PIN "ODDR2_2/N0_pins<1>" PIN "ODDR2_2/N0_pins<2>"
        PIN "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN
        "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN "ODDR2_2_pins<1>" PIN
        "ODDR2_2_pins<2>" PIN "ODDR2_2_pins<1>" PIN "ODDR2_2_pins<2>" PIN
        "ODDR2_1_pins<1>" PIN "ODDR2_1_pins<2>" PIN "ODDR2_1_pins<1>" PIN
        "ODDR2_1_pins<2>" PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>"
        PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>" PIN
        "ODDR2_3/N_pins<1>" PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_3/N_pins<1>"
        PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>"
        PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>" PIN "ODDR2_3_pins<1>" PIN
        "ODDR2_3_pins<2>" PIN "ODDR2_3_pins<1>" PIN "ODDR2_3_pins<2>";
PIN OSERDES2_pins<1> = BEL "OSERDES2" PINNAME CLKDIV;
PIN OSERDES2_1_pins<1> = BEL "OSERDES2_1" PINNAME CLKDIV;
PIN OSERDES2_2_pins<1> = BEL "OSERDES2_2" PINNAME CLKDIV;
PIN OSERDES2_3_pins<1> = BEL "OSERDES2_3" PINNAME CLKDIV;
PIN OSERDES2_4_pins<1> = BEL "OSERDES2_4" PINNAME CLKDIV;
PIN OSERDES2_5_pins<1> = BEL "OSERDES2_5" PINNAME CLKDIV;
PIN OSERDES2_6_pins<1> = BEL "OSERDES2_6" PINNAME CLKDIV;
PIN OSERDES2_7_pins<1> = BEL "OSERDES2_7" PINNAME CLKDIV;
PIN OSERDES2_8_pins<1> = BEL "OSERDES2_8" PINNAME CLKDIV;
PIN OSERDES2_9_pins<1> = BEL "OSERDES2_9" PINNAME CLKDIV;
PIN OSERDES2_10_pins<1> = BEL "OSERDES2_10" PINNAME CLKDIV;
PIN OSERDES2_11_pins<1> = BEL "OSERDES2_11" PINNAME CLKDIV;
PIN OSERDES2_12_pins<1> = BEL "OSERDES2_12" PINNAME CLKDIV;
PIN OSERDES2_13_pins<1> = BEL "OSERDES2_13" PINNAME CLKDIV;
PIN OSERDES2_14_pins<1> = BEL "OSERDES2_14" PINNAME CLKDIV;
PIN OSERDES2_15_pins<1> = BEL "OSERDES2_15" PINNAME CLKDIV;
PIN OSERDES2_16_pins<1> = BEL "OSERDES2_16" PINNAME CLKDIV;
PIN OSERDES2_17_pins<1> = BEL "OSERDES2_17" PINNAME CLKDIV;
PIN ISERDES2_pins<3> = BEL "ISERDES2" PINNAME CLKDIV;
PIN ISERDES2_1_pins<3> = BEL "ISERDES2_1" PINNAME CLKDIV;
PIN ISERDES2_2_pins<3> = BEL "ISERDES2_2" PINNAME CLKDIV;
PIN ISERDES2_3_pins<3> = BEL "ISERDES2_3" PINNAME CLKDIV;
PIN ISERDES2_4_pins<3> = BEL "ISERDES2_4" PINNAME CLKDIV;
PIN ISERDES2_5_pins<3> = BEL "ISERDES2_5" PINNAME CLKDIV;
PIN ISERDES2_6_pins<3> = BEL "ISERDES2_6" PINNAME CLKDIV;
PIN ISERDES2_7_pins<3> = BEL "ISERDES2_7" PINNAME CLKDIV;
PIN ISERDES2_8_pins<3> = BEL "ISERDES2_8" PINNAME CLKDIV;
PIN ISERDES2_9_pins<3> = BEL "ISERDES2_9" PINNAME CLKDIV;
PIN ISERDES2_10_pins<3> = BEL "ISERDES2_10" PINNAME CLKDIV;
PIN ISERDES2_11_pins<3> = BEL "ISERDES2_11" PINNAME CLKDIV;
PIN ISERDES2_12_pins<3> = BEL "ISERDES2_12" PINNAME CLKDIV;
PIN ISERDES2_13_pins<3> = BEL "ISERDES2_13" PINNAME CLKDIV;
PIN ISERDES2_14_pins<3> = BEL "ISERDES2_14" PINNAME CLKDIV;
PIN ISERDES2_15_pins<3> = BEL "ISERDES2_15" PINNAME CLKDIV;
TIMEGRP soc_crg_unbuf_sys2x = BEL "soc_phase_sys2x" BEL
        "soc_half_rate_phy_phase_sys" BEL "soc_half_rate_phy_rddata_sr_0" BEL
        "soc_half_rate_phy_wrdata_en_d" BEL "soc_rddata_valid_0" BEL
        "soc_half_rate_phy_record3_wrdata_mask_0" BEL "soc_phase_sel" BEL
        "soc_half_rate_phy_record3_wrdata_0" BEL
        "soc_half_rate_phy_record3_wrdata_1" BEL
        "soc_half_rate_phy_record3_wrdata_2" BEL
        "soc_half_rate_phy_record3_wrdata_3" BEL
        "soc_half_rate_phy_record3_wrdata_4" BEL
        "soc_half_rate_phy_record3_wrdata_5" BEL
        "soc_half_rate_phy_record3_wrdata_6" BEL
        "soc_half_rate_phy_record3_wrdata_7" BEL
        "soc_half_rate_phy_record3_wrdata_8" BEL
        "soc_half_rate_phy_record3_wrdata_9" BEL
        "soc_half_rate_phy_record3_wrdata_10" BEL
        "soc_half_rate_phy_record3_wrdata_11" BEL
        "soc_half_rate_phy_record3_wrdata_12" BEL
        "soc_half_rate_phy_record3_wrdata_13" BEL
        "soc_half_rate_phy_record3_wrdata_14" BEL
        "soc_half_rate_phy_record3_wrdata_15" BEL
        "soc_half_rate_phy_record3_wrdata_16" BEL
        "soc_half_rate_phy_record3_wrdata_17" BEL
        "soc_half_rate_phy_record3_wrdata_18" BEL
        "soc_half_rate_phy_record3_wrdata_19" BEL
        "soc_half_rate_phy_record3_wrdata_20" BEL
        "soc_half_rate_phy_record3_wrdata_21" BEL
        "soc_half_rate_phy_record3_wrdata_22" BEL
        "soc_half_rate_phy_record3_wrdata_23" BEL
        "soc_half_rate_phy_record3_wrdata_24" BEL
        "soc_half_rate_phy_record3_wrdata_25" BEL
        "soc_half_rate_phy_record3_wrdata_26" BEL
        "soc_half_rate_phy_record3_wrdata_27" BEL
        "soc_half_rate_phy_record3_wrdata_28" BEL
        "soc_half_rate_phy_record3_wrdata_29" BEL
        "soc_half_rate_phy_record3_wrdata_30" BEL
        "soc_half_rate_phy_record3_wrdata_31" BEL "soc_rddata0_0" BEL
        "soc_rddata0_1" BEL "soc_rddata0_2" BEL "soc_rddata0_3" BEL
        "soc_rddata0_4" BEL "soc_rddata0_5" BEL "soc_rddata0_6" BEL
        "soc_rddata0_7" BEL "soc_rddata0_8" BEL "soc_rddata0_9" BEL
        "soc_rddata0_10" BEL "soc_rddata0_11" BEL "soc_rddata0_12" BEL
        "soc_rddata0_13" BEL "soc_rddata0_14" BEL "soc_rddata0_15" BEL
        "soc_rddata0_16" BEL "soc_rddata0_17" BEL "soc_rddata0_18" BEL
        "soc_rddata0_19" BEL "soc_rddata0_20" BEL "soc_rddata0_21" BEL
        "soc_rddata0_22" BEL "soc_rddata0_23" BEL "soc_rddata0_24" BEL
        "soc_rddata0_25" BEL "soc_rddata0_26" BEL "soc_rddata0_27" BEL
        "soc_rddata0_28" BEL "soc_rddata0_29" BEL "soc_rddata0_30" BEL
        "soc_rddata0_31" BEL "soc_rddata1_0" BEL "soc_rddata1_1" BEL
        "soc_rddata1_2" BEL "soc_rddata1_3" BEL "soc_rddata1_4" BEL
        "soc_rddata1_5" BEL "soc_rddata1_6" BEL "soc_rddata1_7" BEL
        "soc_rddata1_8" BEL "soc_rddata1_9" BEL "soc_rddata1_10" BEL
        "soc_rddata1_11" BEL "soc_rddata1_12" BEL "soc_rddata1_13" BEL
        "soc_rddata1_14" BEL "soc_rddata1_15" BEL "soc_rddata1_16" BEL
        "soc_rddata1_17" BEL "soc_rddata1_18" BEL "soc_rddata1_19" BEL
        "soc_rddata1_20" BEL "soc_rddata1_21" BEL "soc_rddata1_22" BEL
        "soc_rddata1_23" BEL "soc_rddata1_24" BEL "soc_rddata1_25" BEL
        "soc_rddata1_26" BEL "soc_rddata1_27" BEL "soc_rddata1_28" BEL
        "soc_rddata1_29" BEL "soc_rddata1_30" BEL "soc_rddata1_31" BEL
        "soc_half_rate_phy_record2_wrdata_0" BEL
        "soc_half_rate_phy_record2_wrdata_1" BEL
        "soc_half_rate_phy_record2_wrdata_2" BEL
        "soc_half_rate_phy_record2_wrdata_3" BEL
        "soc_half_rate_phy_record2_wrdata_4" BEL
        "soc_half_rate_phy_record2_wrdata_5" BEL
        "soc_half_rate_phy_record2_wrdata_6" BEL
        "soc_half_rate_phy_record2_wrdata_7" BEL
        "soc_half_rate_phy_record2_wrdata_8" BEL
        "soc_half_rate_phy_record2_wrdata_9" BEL
        "soc_half_rate_phy_record2_wrdata_10" BEL
        "soc_half_rate_phy_record2_wrdata_11" BEL
        "soc_half_rate_phy_record2_wrdata_12" BEL
        "soc_half_rate_phy_record2_wrdata_13" BEL
        "soc_half_rate_phy_record2_wrdata_14" BEL
        "soc_half_rate_phy_record2_wrdata_15" BEL
        "soc_half_rate_phy_record2_wrdata_16" BEL
        "soc_half_rate_phy_record2_wrdata_17" BEL
        "soc_half_rate_phy_record2_wrdata_18" BEL
        "soc_half_rate_phy_record2_wrdata_19" BEL
        "soc_half_rate_phy_record2_wrdata_20" BEL
        "soc_half_rate_phy_record2_wrdata_21" BEL
        "soc_half_rate_phy_record2_wrdata_22" BEL
        "soc_half_rate_phy_record2_wrdata_23" BEL
        "soc_half_rate_phy_record2_wrdata_24" BEL
        "soc_half_rate_phy_record2_wrdata_25" BEL
        "soc_half_rate_phy_record2_wrdata_26" BEL
        "soc_half_rate_phy_record2_wrdata_27" BEL
        "soc_half_rate_phy_record2_wrdata_28" BEL
        "soc_half_rate_phy_record2_wrdata_29" BEL
        "soc_half_rate_phy_record2_wrdata_30" BEL
        "soc_half_rate_phy_record2_wrdata_31" BEL "sys2x_bufg" PIN
        "OSERDES2_pins<1>" PIN "OSERDES2_1_pins<1>" PIN "OSERDES2_2_pins<1>"
        PIN "OSERDES2_3_pins<1>" PIN "OSERDES2_4_pins<1>" PIN
        "OSERDES2_5_pins<1>" PIN "OSERDES2_6_pins<1>" PIN "OSERDES2_7_pins<1>"
        PIN "OSERDES2_8_pins<1>" PIN "OSERDES2_9_pins<1>" PIN
        "OSERDES2_10_pins<1>" PIN "OSERDES2_11_pins<1>" PIN
        "OSERDES2_12_pins<1>" PIN "OSERDES2_13_pins<1>" PIN
        "OSERDES2_14_pins<1>" PIN "OSERDES2_15_pins<1>" PIN
        "OSERDES2_16_pins<1>" PIN "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>"
        PIN "ISERDES2_1_pins<3>" PIN "ISERDES2_2_pins<3>" PIN
        "ISERDES2_3_pins<3>" PIN "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>"
        PIN "ISERDES2_6_pins<3>" PIN "ISERDES2_7_pins<3>" PIN
        "ISERDES2_8_pins<3>" PIN "ISERDES2_9_pins<3>" PIN
        "ISERDES2_10_pins<3>" PIN "ISERDES2_11_pins<3>" PIN
        "ISERDES2_12_pins<3>" PIN "ISERDES2_13_pins<3>" PIN
        "ISERDES2_14_pins<3>" PIN "ISERDES2_15_pins<3>" BEL
        "soc_half_rate_phy_drive_dq_n1_BRB0" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB4" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB5" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB6" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB10" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB12" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB14" BEL "soc_wr_data_en_d" BEL
        "FDPE_4" BEL "FDPE_5" BEL "soc_phase_sel_1" BEL "soc_phase_sel_2" BEL
        "soc_phase_sel_3" BEL "soc_phase_sel_4" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_1_BRB0" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB01" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_1_BRB1" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB11" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB12" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB12" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_1_BRB2" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB2" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_1_BRB3" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB3" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB14" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB14" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB7" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB7" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB8" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB8" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB9" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB9" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB11" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB11" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB5" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB5" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB13" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB13" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB4" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB4" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB17" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB17" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB15" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB15" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB16" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB16" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB18" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB18" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB21" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB21" BEL "sys2x_rst_shift1" BEL
        "sys2x_rst_shift2" BEL "sys2x_rst_shift3" BEL "sys2x_rst_shift4" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB0" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB1";
TIMEGRP soc_crg_unbuf_sys2x_0 = BEL "soc_phase_sys2x" BEL
        "soc_half_rate_phy_phase_sys" BEL "soc_half_rate_phy_rddata_sr_0" BEL
        "soc_half_rate_phy_wrdata_en_d" BEL "soc_rddata_valid_0" BEL
        "soc_half_rate_phy_record3_wrdata_mask_0" BEL "soc_phase_sel" BEL
        "soc_half_rate_phy_record3_wrdata_0" BEL
        "soc_half_rate_phy_record3_wrdata_1" BEL
        "soc_half_rate_phy_record3_wrdata_2" BEL
        "soc_half_rate_phy_record3_wrdata_3" BEL
        "soc_half_rate_phy_record3_wrdata_4" BEL
        "soc_half_rate_phy_record3_wrdata_5" BEL
        "soc_half_rate_phy_record3_wrdata_6" BEL
        "soc_half_rate_phy_record3_wrdata_7" BEL
        "soc_half_rate_phy_record3_wrdata_8" BEL
        "soc_half_rate_phy_record3_wrdata_9" BEL
        "soc_half_rate_phy_record3_wrdata_10" BEL
        "soc_half_rate_phy_record3_wrdata_11" BEL
        "soc_half_rate_phy_record3_wrdata_12" BEL
        "soc_half_rate_phy_record3_wrdata_13" BEL
        "soc_half_rate_phy_record3_wrdata_14" BEL
        "soc_half_rate_phy_record3_wrdata_15" BEL
        "soc_half_rate_phy_record3_wrdata_16" BEL
        "soc_half_rate_phy_record3_wrdata_17" BEL
        "soc_half_rate_phy_record3_wrdata_18" BEL
        "soc_half_rate_phy_record3_wrdata_19" BEL
        "soc_half_rate_phy_record3_wrdata_20" BEL
        "soc_half_rate_phy_record3_wrdata_21" BEL
        "soc_half_rate_phy_record3_wrdata_22" BEL
        "soc_half_rate_phy_record3_wrdata_23" BEL
        "soc_half_rate_phy_record3_wrdata_24" BEL
        "soc_half_rate_phy_record3_wrdata_25" BEL
        "soc_half_rate_phy_record3_wrdata_26" BEL
        "soc_half_rate_phy_record3_wrdata_27" BEL
        "soc_half_rate_phy_record3_wrdata_28" BEL
        "soc_half_rate_phy_record3_wrdata_29" BEL
        "soc_half_rate_phy_record3_wrdata_30" BEL
        "soc_half_rate_phy_record3_wrdata_31" BEL "soc_rddata0_0" BEL
        "soc_rddata0_1" BEL "soc_rddata0_2" BEL "soc_rddata0_3" BEL
        "soc_rddata0_4" BEL "soc_rddata0_5" BEL "soc_rddata0_6" BEL
        "soc_rddata0_7" BEL "soc_rddata0_8" BEL "soc_rddata0_9" BEL
        "soc_rddata0_10" BEL "soc_rddata0_11" BEL "soc_rddata0_12" BEL
        "soc_rddata0_13" BEL "soc_rddata0_14" BEL "soc_rddata0_15" BEL
        "soc_rddata0_16" BEL "soc_rddata0_17" BEL "soc_rddata0_18" BEL
        "soc_rddata0_19" BEL "soc_rddata0_20" BEL "soc_rddata0_21" BEL
        "soc_rddata0_22" BEL "soc_rddata0_23" BEL "soc_rddata0_24" BEL
        "soc_rddata0_25" BEL "soc_rddata0_26" BEL "soc_rddata0_27" BEL
        "soc_rddata0_28" BEL "soc_rddata0_29" BEL "soc_rddata0_30" BEL
        "soc_rddata0_31" BEL "soc_rddata1_0" BEL "soc_rddata1_1" BEL
        "soc_rddata1_2" BEL "soc_rddata1_3" BEL "soc_rddata1_4" BEL
        "soc_rddata1_5" BEL "soc_rddata1_6" BEL "soc_rddata1_7" BEL
        "soc_rddata1_8" BEL "soc_rddata1_9" BEL "soc_rddata1_10" BEL
        "soc_rddata1_11" BEL "soc_rddata1_12" BEL "soc_rddata1_13" BEL
        "soc_rddata1_14" BEL "soc_rddata1_15" BEL "soc_rddata1_16" BEL
        "soc_rddata1_17" BEL "soc_rddata1_18" BEL "soc_rddata1_19" BEL
        "soc_rddata1_20" BEL "soc_rddata1_21" BEL "soc_rddata1_22" BEL
        "soc_rddata1_23" BEL "soc_rddata1_24" BEL "soc_rddata1_25" BEL
        "soc_rddata1_26" BEL "soc_rddata1_27" BEL "soc_rddata1_28" BEL
        "soc_rddata1_29" BEL "soc_rddata1_30" BEL "soc_rddata1_31" BEL
        "soc_half_rate_phy_record2_wrdata_0" BEL
        "soc_half_rate_phy_record2_wrdata_1" BEL
        "soc_half_rate_phy_record2_wrdata_2" BEL
        "soc_half_rate_phy_record2_wrdata_3" BEL
        "soc_half_rate_phy_record2_wrdata_4" BEL
        "soc_half_rate_phy_record2_wrdata_5" BEL
        "soc_half_rate_phy_record2_wrdata_6" BEL
        "soc_half_rate_phy_record2_wrdata_7" BEL
        "soc_half_rate_phy_record2_wrdata_8" BEL
        "soc_half_rate_phy_record2_wrdata_9" BEL
        "soc_half_rate_phy_record2_wrdata_10" BEL
        "soc_half_rate_phy_record2_wrdata_11" BEL
        "soc_half_rate_phy_record2_wrdata_12" BEL
        "soc_half_rate_phy_record2_wrdata_13" BEL
        "soc_half_rate_phy_record2_wrdata_14" BEL
        "soc_half_rate_phy_record2_wrdata_15" BEL
        "soc_half_rate_phy_record2_wrdata_16" BEL
        "soc_half_rate_phy_record2_wrdata_17" BEL
        "soc_half_rate_phy_record2_wrdata_18" BEL
        "soc_half_rate_phy_record2_wrdata_19" BEL
        "soc_half_rate_phy_record2_wrdata_20" BEL
        "soc_half_rate_phy_record2_wrdata_21" BEL
        "soc_half_rate_phy_record2_wrdata_22" BEL
        "soc_half_rate_phy_record2_wrdata_23" BEL
        "soc_half_rate_phy_record2_wrdata_24" BEL
        "soc_half_rate_phy_record2_wrdata_25" BEL
        "soc_half_rate_phy_record2_wrdata_26" BEL
        "soc_half_rate_phy_record2_wrdata_27" BEL
        "soc_half_rate_phy_record2_wrdata_28" BEL
        "soc_half_rate_phy_record2_wrdata_29" BEL
        "soc_half_rate_phy_record2_wrdata_30" BEL
        "soc_half_rate_phy_record2_wrdata_31" BEL "sys2x_bufg" PIN
        "OSERDES2_pins<1>" PIN "OSERDES2_1_pins<1>" PIN "OSERDES2_2_pins<1>"
        PIN "OSERDES2_3_pins<1>" PIN "OSERDES2_4_pins<1>" PIN
        "OSERDES2_5_pins<1>" PIN "OSERDES2_6_pins<1>" PIN "OSERDES2_7_pins<1>"
        PIN "OSERDES2_8_pins<1>" PIN "OSERDES2_9_pins<1>" PIN
        "OSERDES2_10_pins<1>" PIN "OSERDES2_11_pins<1>" PIN
        "OSERDES2_12_pins<1>" PIN "OSERDES2_13_pins<1>" PIN
        "OSERDES2_14_pins<1>" PIN "OSERDES2_15_pins<1>" PIN
        "OSERDES2_16_pins<1>" PIN "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>"
        PIN "ISERDES2_1_pins<3>" PIN "ISERDES2_2_pins<3>" PIN
        "ISERDES2_3_pins<3>" PIN "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>"
        PIN "ISERDES2_6_pins<3>" PIN "ISERDES2_7_pins<3>" PIN
        "ISERDES2_8_pins<3>" PIN "ISERDES2_9_pins<3>" PIN
        "ISERDES2_10_pins<3>" PIN "ISERDES2_11_pins<3>" PIN
        "ISERDES2_12_pins<3>" PIN "ISERDES2_13_pins<3>" PIN
        "ISERDES2_14_pins<3>" PIN "ISERDES2_15_pins<3>" BEL
        "soc_half_rate_phy_drive_dq_n1_BRB0" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB4" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB5" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB6" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB10" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB12" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB14" BEL "soc_wr_data_en_d" BEL
        "FDPE_4" BEL "FDPE_5" BEL "soc_phase_sel_1" BEL "soc_phase_sel_2" BEL
        "soc_phase_sel_3" BEL "soc_phase_sel_4" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_1_BRB0" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB01" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_1_BRB1" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB11" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB12" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB12" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_1_BRB2" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB2" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_1_BRB3" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB3" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB14" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB14" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB7" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB7" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB8" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB8" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB9" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB9" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB11" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB11" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB5" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB5" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_2_BRB13" BEL
        "soc_half_rate_phy_rddata_sr_2_BRB13" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB4" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB4" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB17" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB17" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB15" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB15" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB16" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB16" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB18" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB18" BEL
        "Mshreg_soc_half_rate_phy_rddata_sr_3_BRB21" BEL
        "soc_half_rate_phy_rddata_sr_3_BRB21" BEL "sys2x_rst_shift1" BEL
        "sys2x_rst_shift2" BEL "sys2x_rst_shift3" BEL "sys2x_rst_shift4" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB0" BEL
        "soc_half_rate_phy_rddata_sr_1_BRB1";
PIN BUFIO2_pins<1> = BEL "BUFIO2" PINNAME I;
TIMEGRP PRDclk100 = PIN "BUFIO2_pins<1>";
PIN crg_pll_adv_pins<2> = BEL "crg_pll_adv" PINNAME CLKIN1;
TIMEGRP soc_crg_clk100b = PIN "crg_pll_adv_pins<2>";
TIMEGRP soc_crg_clk100b_0 = PIN "crg_pll_adv_pins<2>";
PIN ODDR2/N_pins<1> = BEL "ODDR2/N" PINNAME CK0;
PIN ODDR2/N_pins<2> = BEL "ODDR2/N" PINNAME CK1;
PIN ODDR2_pins<1> = BEL "ODDR2" PINNAME CK0;
PIN ODDR2_pins<2> = BEL "ODDR2" PINNAME CK1;
TIMEGRP soc_crg_unbuf_sdram_half_b = BEL "sdram_half_b_bufpll" PIN
        "ODDR2/N_pins<1>" PIN "ODDR2/N_pins<2>" PIN "ODDR2/N_pins<1>" PIN
        "ODDR2/N_pins<2>" PIN "ODDR2_pins<1>" PIN "ODDR2_pins<2>" PIN
        "ODDR2_pins<1>" PIN "ODDR2_pins<2>";
TIMEGRP soc_crg_unbuf_sdram_half_b_0 = BEL "sdram_half_b_bufpll" PIN
        "ODDR2/N_pins<1>" PIN "ODDR2/N_pins<2>" PIN "ODDR2/N_pins<1>" PIN
        "ODDR2/N_pins<2>" PIN "ODDR2_pins<1>" PIN "ODDR2_pins<2>" PIN
        "ODDR2_pins<1>" PIN "ODDR2_pins<2>";
PIN OSERDES2_pins<0> = BEL "OSERDES2" PINNAME CLK0;
PIN OSERDES2_1_pins<0> = BEL "OSERDES2_1" PINNAME CLK0;
PIN OSERDES2_2_pins<0> = BEL "OSERDES2_2" PINNAME CLK0;
PIN OSERDES2_3_pins<0> = BEL "OSERDES2_3" PINNAME CLK0;
PIN OSERDES2_4_pins<0> = BEL "OSERDES2_4" PINNAME CLK0;
PIN OSERDES2_5_pins<0> = BEL "OSERDES2_5" PINNAME CLK0;
PIN OSERDES2_6_pins<0> = BEL "OSERDES2_6" PINNAME CLK0;
PIN OSERDES2_7_pins<0> = BEL "OSERDES2_7" PINNAME CLK0;
PIN OSERDES2_8_pins<0> = BEL "OSERDES2_8" PINNAME CLK0;
PIN OSERDES2_9_pins<0> = BEL "OSERDES2_9" PINNAME CLK0;
PIN OSERDES2_10_pins<0> = BEL "OSERDES2_10" PINNAME CLK0;
PIN OSERDES2_11_pins<0> = BEL "OSERDES2_11" PINNAME CLK0;
PIN OSERDES2_12_pins<0> = BEL "OSERDES2_12" PINNAME CLK0;
PIN OSERDES2_13_pins<0> = BEL "OSERDES2_13" PINNAME CLK0;
PIN OSERDES2_14_pins<0> = BEL "OSERDES2_14" PINNAME CLK0;
PIN OSERDES2_15_pins<0> = BEL "OSERDES2_15" PINNAME CLK0;
PIN OSERDES2_16_pins<0> = BEL "OSERDES2_16" PINNAME CLK0;
PIN OSERDES2_17_pins<0> = BEL "OSERDES2_17" PINNAME CLK0;
PIN ISERDES2_pins<2> = BEL "ISERDES2" PINNAME CLK0;
PIN ISERDES2_1_pins<2> = BEL "ISERDES2_1" PINNAME CLK0;
PIN ISERDES2_2_pins<2> = BEL "ISERDES2_2" PINNAME CLK0;
PIN ISERDES2_3_pins<2> = BEL "ISERDES2_3" PINNAME CLK0;
PIN ISERDES2_4_pins<2> = BEL "ISERDES2_4" PINNAME CLK0;
PIN ISERDES2_5_pins<2> = BEL "ISERDES2_5" PINNAME CLK0;
PIN ISERDES2_6_pins<2> = BEL "ISERDES2_6" PINNAME CLK0;
PIN ISERDES2_7_pins<2> = BEL "ISERDES2_7" PINNAME CLK0;
PIN ISERDES2_8_pins<2> = BEL "ISERDES2_8" PINNAME CLK0;
PIN ISERDES2_9_pins<2> = BEL "ISERDES2_9" PINNAME CLK0;
PIN ISERDES2_10_pins<2> = BEL "ISERDES2_10" PINNAME CLK0;
PIN ISERDES2_11_pins<2> = BEL "ISERDES2_11" PINNAME CLK0;
PIN ISERDES2_12_pins<2> = BEL "ISERDES2_12" PINNAME CLK0;
PIN ISERDES2_13_pins<2> = BEL "ISERDES2_13" PINNAME CLK0;
PIN ISERDES2_14_pins<2> = BEL "ISERDES2_14" PINNAME CLK0;
PIN ISERDES2_15_pins<2> = BEL "ISERDES2_15" PINNAME CLK0;
TIMEGRP soc_crg_unbuf_sdram_full = PIN "OSERDES2_pins<0>" PIN
        "OSERDES2_1_pins<0>" PIN "OSERDES2_2_pins<0>" PIN "OSERDES2_3_pins<0>"
        PIN "OSERDES2_4_pins<0>" PIN "OSERDES2_5_pins<0>" PIN
        "OSERDES2_6_pins<0>" PIN "OSERDES2_7_pins<0>" PIN "OSERDES2_8_pins<0>"
        PIN "OSERDES2_9_pins<0>" PIN "OSERDES2_10_pins<0>" PIN
        "OSERDES2_11_pins<0>" PIN "OSERDES2_12_pins<0>" PIN
        "OSERDES2_13_pins<0>" PIN "OSERDES2_14_pins<0>" PIN
        "OSERDES2_15_pins<0>" PIN "OSERDES2_16_pins<0>" PIN
        "OSERDES2_17_pins<0>" PIN "ISERDES2_pins<2>" PIN "ISERDES2_1_pins<2>"
        PIN "ISERDES2_2_pins<2>" PIN "ISERDES2_3_pins<2>" PIN
        "ISERDES2_4_pins<2>" PIN "ISERDES2_5_pins<2>" PIN "ISERDES2_6_pins<2>"
        PIN "ISERDES2_7_pins<2>" PIN "ISERDES2_8_pins<2>" PIN
        "ISERDES2_9_pins<2>" PIN "ISERDES2_10_pins<2>" PIN
        "ISERDES2_11_pins<2>" PIN "ISERDES2_12_pins<2>" PIN
        "ISERDES2_13_pins<2>" PIN "ISERDES2_14_pins<2>" PIN
        "ISERDES2_15_pins<2>";
TIMEGRP soc_crg_unbuf_sdram_full_0 = PIN "OSERDES2_pins<0>" PIN
        "OSERDES2_1_pins<0>" PIN "OSERDES2_2_pins<0>" PIN "OSERDES2_3_pins<0>"
        PIN "OSERDES2_4_pins<0>" PIN "OSERDES2_5_pins<0>" PIN
        "OSERDES2_6_pins<0>" PIN "OSERDES2_7_pins<0>" PIN "OSERDES2_8_pins<0>"
        PIN "OSERDES2_9_pins<0>" PIN "OSERDES2_10_pins<0>" PIN
        "OSERDES2_11_pins<0>" PIN "OSERDES2_12_pins<0>" PIN
        "OSERDES2_13_pins<0>" PIN "OSERDES2_14_pins<0>" PIN
        "OSERDES2_15_pins<0>" PIN "OSERDES2_16_pins<0>" PIN
        "OSERDES2_17_pins<0>" PIN "ISERDES2_pins<2>" PIN "ISERDES2_1_pins<2>"
        PIN "ISERDES2_2_pins<2>" PIN "ISERDES2_3_pins<2>" PIN
        "ISERDES2_4_pins<2>" PIN "ISERDES2_5_pins<2>" PIN "ISERDES2_6_pins<2>"
        PIN "ISERDES2_7_pins<2>" PIN "ISERDES2_8_pins<2>" PIN
        "ISERDES2_9_pins<2>" PIN "ISERDES2_10_pins<2>" PIN
        "ISERDES2_11_pins<2>" PIN "ISERDES2_12_pins<2>" PIN
        "ISERDES2_13_pins<2>" PIN "ISERDES2_14_pins<2>" PIN
        "ISERDES2_15_pins<2>";
TSsys_clk = PERIOD TIMEGRP "PRDsys_clk" 20 ns HIGH 50%;
TSclk100 = PERIOD TIMEGRP "PRDclk100" 10 ns HIGH 50%;
TS_soc_crg_clk100b_0 = PERIOD TIMEGRP "soc_crg_clk100b_0" TSclk100 HIGH 50%;
TS_soc_crg_unbuf_sdram_half_b_0 = PERIOD TIMEGRP
        "soc_crg_unbuf_sdram_half_b_0" TS_soc_crg_clk100b_0 / 2 PHASE
        2.91666667 ns HIGH 50%;
TS_soc_crg_unbuf_sys_0 = PERIOD TIMEGRP "soc_crg_unbuf_sys_0"
        TS_soc_crg_clk100b_0 / 0.5 HIGH 50%;
TS_soc_crg_unbuf_sdram_full_0 = PERIOD TIMEGRP "soc_crg_unbuf_sdram_full_0"
        TS_soc_crg_clk100b_0 / 4 HIGH 50%;
TS_soc_crg_unbuf_sys2x_0 = PERIOD TIMEGRP "soc_crg_unbuf_sys2x_0"
        TS_soc_crg_clk100b_0 HIGH 50%;
TS_soc_crg_unbuf_sdram_half_a_0 = PERIOD TIMEGRP
        "soc_crg_unbuf_sdram_half_a_0" TS_soc_crg_clk100b_0 / 2 PHASE
        3.19444444 ns HIGH 50%;
SCHEMATIC END;

