#ifdef ZZ_INCLUDE_CODE
ZZ_402C8:
	SP -= 32;
	T0 = A0;
	EMU_Write32(SP + 24,S0); //+ 0x18
	S0 = A1;
	V1 = 0x80050000;
	V1 = EMU_ReadU8(V1 + 19054); //+ 0x4A6E
	V0 = 0x1;
	if (V1 == V0)
	{
		EMU_Write32(SP + 28,RA); //+ 0x1C
		ZZ_CLOCKCYCLES(9,0x80040300);
		goto ZZ_402C8_38;
	}
	EMU_Write32(SP + 28,RA); //+ 0x1C
	V0 = 0x2;
	if (V1 == V0)
	{
		ZZ_CLOCKCYCLES(12,0x80040398);
		goto ZZ_402C8_D0;
	}
	ZZ_CLOCKCYCLES(14,0x800403DC);
	goto ZZ_402C8_114;
ZZ_402C8_38:
	A1 = EMU_ReadS16(S0 + 4); //+ 0x4
	V1 = 0x80050000;
	V1 = EMU_ReadS16(V1 + 19056); //+ 0x4A70
	V0 = (int32_t)V1 < (int32_t)A1;
	if (V0)
	{
		ZZ_CLOCKCYCLES(7,0x80040388);
		goto ZZ_402C8_C0;
	}
	A3 = EMU_ReadS16(S0);
	V0 = A1 + A3;
	V0 = (int32_t)V1 < (int32_t)V0;
	if (V0)
	{
		ZZ_CLOCKCYCLES(13,0x80040388);
		goto ZZ_402C8_C0;
	}
	V1 = EMU_ReadS16(S0 + 2); //+ 0x2
	A0 = 0x80050000;
	A0 = EMU_ReadS16(A0 + 19058); //+ 0x4A72
	V0 = (int32_t)A0 < (int32_t)V1;
	if (V0)
	{
		ZZ_CLOCKCYCLES(20,0x80040388);
		goto ZZ_402C8_C0;
	}
	A2 = EMU_ReadS16(S0 + 6); //+ 0x6
	V0 = V1 + A2;
	V0 = (int32_t)A0 < (int32_t)V0;
	if (V0)
	{
		ZZ_CLOCKCYCLES(26,0x80040388);
		goto ZZ_402C8_C0;
	}
	if ((int32_t)A1 <= 0)
	{
		ZZ_CLOCKCYCLES(28,0x80040388);
		goto ZZ_402C8_C0;
	}
	if ((int32_t)A3 < 0)
	{
		ZZ_CLOCKCYCLES(30,0x80040388);
		goto ZZ_402C8_C0;
	}
	if ((int32_t)V1 < 0)
	{
		ZZ_CLOCKCYCLES(32,0x80040388);
		goto ZZ_402C8_C0;
	}
	if ((int32_t)A2 > 0)
	{
		ZZ_CLOCKCYCLES(34,0x800403DC);
		goto ZZ_402C8_114;
	}
	ZZ_CLOCKCYCLES(34,0x80040388);
ZZ_402C8_C0:
	A0 = 0x80010000;
	A0 += 4716;
	ZZ_CLOCKCYCLES(4,0x800403A0);
	goto ZZ_402C8_D8;
ZZ_402C8_D0:
	A0 = 0x80010000;
	A0 += 4748;
	ZZ_CLOCKCYCLES(2,0x800403A0);
ZZ_402C8_D8:
	V0 = 0x80050000;
	V0 = EMU_ReadU32(V0 + 19048); //+ 0x4A68
	ZZ_JUMPREGISTER_BEGIN(V0);
	RA = 0x800403B4; //ZZ_402C8_EC
	A1 = T0;
	ZZ_CLOCKCYCLES_JR(5);
	ZZ_JUMPREGISTER(0x8003D730,ZZ_3D730);
	ZZ_JUMPREGISTER_END();
ZZ_402C8_EC:
	A1 = EMU_ReadS16(S0);
	A2 = EMU_ReadS16(S0 + 2); //+ 0x2
	A3 = EMU_ReadS16(S0 + 4); //+ 0x4
	V0 = EMU_ReadS16(S0 + 6); //+ 0x6
	V1 = 0x80050000;
	V1 = EMU_ReadU32(V1 + 19048); //+ 0x4A68
	A0 = 0x80010000;
	A0 += 4728;
	ZZ_JUMPREGISTER_BEGIN(V1);
	RA = 0x800403DC; //ZZ_402C8_114
	EMU_Write32(SP + 16,V0); //+ 0x10
	ZZ_CLOCKCYCLES_JR(10);
	ZZ_JUMPREGISTER(0x8003D730,ZZ_3D730);
	ZZ_JUMPREGISTER_END();
ZZ_402C8_114:
	RA = EMU_ReadU32(SP + 28); //+ 0x1C
	S0 = EMU_ReadU32(SP + 24); //+ 0x18
	SP += 32;
	ZZ_JUMPREGISTER_BEGIN(RA);
	ZZ_CLOCKCYCLES_JR(5);
	ZZ_JUMPREGISTER(0x800404AC,ZZ_40484_28);
	ZZ_JUMPREGISTER(0x80040510,ZZ_404E8_28);
	ZZ_JUMPREGISTER_END();
#endif
ZZ_MARK_TARGET(0x800402C8,0x80040300,ZZ_402C8);
ZZ_MARK_TARGET(0x80040300,0x80040388,ZZ_402C8_38);
ZZ_MARK_TARGET(0x80040388,0x80040398,ZZ_402C8_C0);
ZZ_MARK_TARGET(0x80040398,0x800403A0,ZZ_402C8_D0);
ZZ_MARK_TARGET(0x800403A0,0x800403B4,ZZ_402C8_D8);
ZZ_MARK_TARGET(0x800403B4,0x800403DC,ZZ_402C8_EC);
ZZ_MARK_TARGET(0x800403DC,0x800403F0,ZZ_402C8_114);
