read_file -type verilog {computeAdd.v computeMult.v computeUnit.v convLayer.v convLayer_test.v convUnit.v dataReuse.v dataReuse_test.v fifo100.v fifo784.v maxValue.v quantify.v ramResult.v ramWrite.v}



current_goal Design_Read -alltop


link_design -force

