-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fwd_fft_Mem_Patch_Gen is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in1 : IN STD_LOGIC_VECTOR (63 downto 0);
    in2 : IN STD_LOGIC_VECTOR (63 downto 0);
    c_ifmap_patch_st_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_ifmap_patch_st_full_n : IN STD_LOGIC;
    c_ifmap_patch_st_write : OUT STD_LOGIC;
    ctrl1_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    ctrl2_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    layer1_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    layer2_reg : IN STD_LOGIC_VECTOR (31 downto 0);
    ctrl1_reg_c15_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    ctrl1_reg_c15_full_n : IN STD_LOGIC;
    ctrl1_reg_c15_write : OUT STD_LOGIC;
    ctrl2_reg_c18_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    ctrl2_reg_c18_full_n : IN STD_LOGIC;
    ctrl2_reg_c18_write : OUT STD_LOGIC;
    layer1_reg_c21_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_reg_c21_full_n : IN STD_LOGIC;
    layer1_reg_c21_write : OUT STD_LOGIC );
end;


architecture behav of fwd_fft_Mem_Patch_Gen is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (48 downto 0) := "0000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (48 downto 0) := "0000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (48 downto 0) := "0000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (48 downto 0) := "0000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (48 downto 0) := "0000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (48 downto 0) := "0000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (48 downto 0) := "0001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (48 downto 0) := "0010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (48 downto 0) := "0100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (48 downto 0) := "1000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111101000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv30_1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_const_lv62_1 : STD_LOGIC_VECTOR (61 downto 0) := "00000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ctrl1_reg_c15_blk_n : STD_LOGIC;
    signal ctrl2_reg_c18_blk_n : STD_LOGIC;
    signal layer1_reg_c21_blk_n : STD_LOGIC;
    signal empty_fu_369_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_reg_755 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_164_fu_373_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_164_reg_760 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast5_fu_377_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast5_reg_766 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast2_cast_fu_387_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_cast2_cast_reg_774 : STD_LOGIC_VECTOR (15 downto 0);
    signal bound_fu_391_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal bound_reg_780 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal sub_i_i_fu_413_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_i_i_reg_805 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_cast_fu_419_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_cast_reg_810 : STD_LOGIC_VECTOR (15 downto 0);
    signal cmp_i_i121188_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i121188_reg_817 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln32_fu_469_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln32_reg_821 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln32_1_fu_485_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln32_1_reg_827 : STD_LOGIC_VECTOR (61 downto 0);
    signal sext_ln15_fu_497_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln15_reg_833 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_735_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal bound4_reg_839 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln1057_9_fu_501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_9_reg_844 : STD_LOGIC_VECTOR (0 downto 0);
    signal ic_4_fu_514_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ic_4_reg_852 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal rd_ptr_2_reg_857 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal pny_5_fu_544_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal pny_5_reg_865 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln13_fu_567_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal icmp_ln32_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_reg_878 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal add_ln32_3_fu_583_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln32_3_reg_885 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal tmp_18_cast_fu_593_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_18_cast_reg_890 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln32_1_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln7_reg_895 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln32_2_fu_638_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal add_ln43_1_fu_649_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln43_1_reg_914 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal tmp_19_cast_fu_659_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_19_cast_reg_919 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln43_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_reg_924 : STD_LOGIC_VECTOR (59 downto 0);
    signal mul_i_i_fu_698_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_i_i_reg_930 : STD_LOGIC_VECTOR (15 downto 0);
    signal rev73_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev73_reg_941 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal burst_buffer1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal burst_buffer1_ce0 : STD_LOGIC;
    signal burst_buffer1_we0 : STD_LOGIC;
    signal burst_buffer1_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal burst_buffer2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal burst_buffer2_ce0 : STD_LOGIC;
    signal burst_buffer2_we0 : STD_LOGIC;
    signal burst_buffer2_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_done : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_idle : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_ready : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_ce0 : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_we0 : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_done : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_idle : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_ready : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_ce0 : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_we0 : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_done : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_idle : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_ready : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_c_ifmap_patch_st_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_c_ifmap_patch_st_write : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer1_ce0 : STD_LOGIC;
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer2_ce0 : STD_LOGIC;
    signal pny_reg_228 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal chunk_size_1_reg_240 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1057_10_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_11_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lsy_reg_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal rd_ptr_3_reg_261 : STD_LOGIC_VECTOR (31 downto 0);
    signal rd_ptr_5_reg_271 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsy_1_reg_283 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ap_block_state47_on_subcall_done : BOOLEAN;
    signal ap_phi_mux_rd_ptr_7_phi_fu_310_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal rd_ptr_4_reg_294 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln43_fu_713_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal rd_ptr_7_reg_306 : STD_LOGIC_VECTOR (31 downto 0);
    signal rd_ptr_6_reg_318 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (48 downto 0);
    signal ap_NS_fsm_state35 : STD_LOGIC;
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_NS_fsm_state46 : STD_LOGIC;
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start_reg : STD_LOGIC := '0';
    signal sext_ln35_1_fu_628_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_1_fu_703_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ic_fu_140 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal rd_ptr_fu_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal rd_ptr_1_fu_526_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_391_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bound_fu_391_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ctrl2_reg_load_cast_cast_fu_410_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_cast_cast_fu_429_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln32_fu_439_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln_fu_445_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln35_2_fu_455_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln35_fu_459_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln35_fu_463_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln32_fu_473_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal zext_ln32_1_fu_477_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal sext_ln32_1_fu_481_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln35_2_fu_491_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln18_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1057_fu_550_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_559_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_559_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln39_fu_589_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln_fu_601_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln35_fu_609_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln35_1_fu_613_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln50_fu_655_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln1_fu_667_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln46_fu_675_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln46_fu_679_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i_i_fu_698_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_i_i_fu_698_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ult_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_735_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_735_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_559_ap_start : STD_LOGIC;
    signal grp_fu_559_ap_done : STD_LOGIC;
    signal grp_fu_735_ce : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal grp_fu_735_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_735_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_i_i_fu_698_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln35_1 : IN STD_LOGIC_VECTOR (59 downto 0);
        add_ln32_1 : IN STD_LOGIC_VECTOR (61 downto 0);
        zext_ln39_1 : IN STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer1_ce0 : OUT STD_LOGIC;
        burst_buffer1_we0 : OUT STD_LOGIC;
        burst_buffer1_d0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln46_1 : IN STD_LOGIC_VECTOR (59 downto 0);
        add_ln32_1 : IN STD_LOGIC_VECTOR (61 downto 0);
        zext_ln50_1 : IN STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer2_ce0 : OUT STD_LOGIC;
        burst_buffer2_we0 : OUT STD_LOGIC;
        burst_buffer2_d0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_ifmap_patch_st_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        c_ifmap_patch_st_full_n : IN STD_LOGIC;
        c_ifmap_patch_st_write : OUT STD_LOGIC;
        mul_i_i : IN STD_LOGIC_VECTOR (15 downto 0);
        p_cast : IN STD_LOGIC_VECTOR (15 downto 0);
        bound4 : IN STD_LOGIC_VECTOR (23 downto 0);
        bound : IN STD_LOGIC_VECTOR (15 downto 0);
        p_cast2_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        cmp_i_not_mid119 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_cast5 : IN STD_LOGIC_VECTOR (7 downto 0);
        icmp_ln1057_9 : IN STD_LOGIC_VECTOR (0 downto 0);
        burst_buffer1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer1_ce0 : OUT STD_LOGIC;
        burst_buffer1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        burst_buffer2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        burst_buffer2_ce0 : OUT STD_LOGIC;
        burst_buffer2_q0 : IN STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component fwd_fft_mul_8ns_8ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fwd_fft_urem_16ns_8ns_8_20_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component fwd_fft_mul_mul_8ns_16ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component fwd_fft_Mem_Patch_Gen_burst_buffer1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (127 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;



begin
    burst_buffer1_U : component fwd_fft_Mem_Patch_Gen_burst_buffer1
    generic map (
        DataWidth => 128,
        AddressRange => 1984,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => burst_buffer1_address0,
        ce0 => burst_buffer1_ce0,
        we0 => burst_buffer1_we0,
        d0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_d0,
        q0 => burst_buffer1_q0);

    burst_buffer2_U : component fwd_fft_Mem_Patch_Gen_burst_buffer1
    generic map (
        DataWidth => 128,
        AddressRange => 1984,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => burst_buffer2_address0,
        ce0 => burst_buffer2_ce0,
        we0 => burst_buffer2_we0,
        d0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_d0,
        q0 => burst_buffer2_q0);

    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330 : component fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start,
        ap_done => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_done,
        ap_idle => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_idle,
        ap_ready => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_ready,
        m_axi_gmem_AWVALID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln35_1 => trunc_ln7_reg_895,
        add_ln32_1 => add_ln32_1_reg_827,
        zext_ln39_1 => tmp_18_cast_reg_890,
        burst_buffer1_address0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_address0,
        burst_buffer1_ce0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_ce0,
        burst_buffer1_we0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_we0,
        burst_buffer1_d0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_d0);

    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340 : component fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start,
        ap_done => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_done,
        ap_idle => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_idle,
        ap_ready => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_ready,
        m_axi_gmem_AWVALID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln46_1 => trunc_ln8_reg_924,
        add_ln32_1 => add_ln32_1_reg_827,
        zext_ln50_1 => tmp_19_cast_reg_919,
        burst_buffer2_address0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_address0,
        burst_buffer2_ce0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_ce0,
        burst_buffer2_we0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_we0,
        burst_buffer2_d0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_d0);

    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350 : component fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start,
        ap_done => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_done,
        ap_idle => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_idle,
        ap_ready => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_ready,
        c_ifmap_patch_st_din => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_c_ifmap_patch_st_din,
        c_ifmap_patch_st_full_n => c_ifmap_patch_st_full_n,
        c_ifmap_patch_st_write => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_c_ifmap_patch_st_write,
        mul_i_i => mul_i_i_reg_930,
        p_cast => p_cast_reg_810,
        bound4 => bound4_reg_839,
        bound => bound_reg_780,
        p_cast2_cast => p_cast5_reg_766,
        cmp_i_not_mid119 => rev73_reg_941,
        p_cast5 => p_cast5_reg_766,
        icmp_ln1057_9 => icmp_ln1057_9_reg_844,
        burst_buffer1_address0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer1_address0,
        burst_buffer1_ce0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer1_ce0,
        burst_buffer1_q0 => burst_buffer1_q0,
        burst_buffer2_address0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer2_address0,
        burst_buffer2_ce0 => grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer2_ce0,
        burst_buffer2_q0 => burst_buffer2_q0);

    mul_8ns_8ns_16_1_1_U25 : component fwd_fft_mul_8ns_8ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => bound_fu_391_p0,
        din1 => bound_fu_391_p1,
        dout => bound_fu_391_p2);

    urem_16ns_8ns_8_20_seq_1_U26 : component fwd_fft_urem_16ns_8ns_8_20_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 20,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_559_ap_start,
        done => grp_fu_559_ap_done,
        din0 => p_cast_reg_810,
        din1 => grp_fu_559_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_559_p2);

    mul_8ns_8ns_16_1_1_U27 : component fwd_fft_mul_8ns_8ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul_i_i_fu_698_p0,
        din1 => mul_i_i_fu_698_p1,
        dout => mul_i_i_fu_698_p2);

    mul_mul_8ns_16ns_24_4_1_U28 : component fwd_fft_mul_mul_8ns_16ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_735_p0,
        din1 => grp_fu_735_p1,
        ce => grp_fu_735_ce,
        dout => grp_fu_735_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln1057_fu_509_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state35) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
                    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_ready = ap_const_logic_1)) then 
                    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state46) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
                    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_ready = ap_const_logic_1)) then 
                    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
                    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_ready = ap_const_logic_1)) then 
                    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    chunk_size_1_reg_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_11_fu_554_p2 = ap_const_lv1_1) and (icmp_ln1057_10_fu_539_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                chunk_size_1_reg_240 <= p_cast5_reg_766;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                chunk_size_1_reg_240 <= trunc_ln13_fu_567_p1;
            end if; 
        end if;
    end process;

    ic_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c21_full_n = ap_const_logic_0) or (ctrl2_reg_c18_full_n = ap_const_logic_0) or (ctrl1_reg_c15_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ic_fu_140 <= ap_const_lv16_0;
            elsif (((icmp_ln1057_10_fu_539_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                ic_fu_140 <= ic_4_reg_852;
            end if; 
        end if;
    end process;

    lsy_1_reg_283_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln32_1_fu_577_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
                lsy_1_reg_283 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_state47_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                lsy_1_reg_283 <= add_ln43_1_reg_914;
            end if; 
        end if;
    end process;

    lsy_reg_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln32_fu_571_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                lsy_reg_250 <= ap_const_lv8_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
                lsy_reg_250 <= add_ln32_3_reg_885;
            end if; 
        end if;
    end process;

    pny_reg_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then 
                pny_reg_228 <= pny_5_reg_865;
            elsif (((icmp_ln1057_fu_509_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                pny_reg_228 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    rd_ptr_3_reg_261_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln32_fu_571_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                rd_ptr_3_reg_261 <= rd_ptr_2_reg_857;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
                rd_ptr_3_reg_261 <= rd_ptr_5_reg_271;
            end if; 
        end if;
    end process;

    rd_ptr_4_reg_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln32_1_fu_577_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
                rd_ptr_4_reg_294 <= ap_const_lv32_3E8;
            elsif (((ap_const_boolean_0 = ap_block_state47_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                rd_ptr_4_reg_294 <= ap_phi_mux_rd_ptr_7_phi_fu_310_p4;
            end if; 
        end if;
    end process;

    rd_ptr_5_reg_271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln32_1_fu_577_p2 = ap_const_lv1_0) and (cmp_i_i121188_reg_817 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
                rd_ptr_5_reg_271 <= rd_ptr_3_reg_261;
            elsif (((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
                rd_ptr_5_reg_271 <= add_ln32_2_fu_638_p2;
            end if; 
        end if;
    end process;

    rd_ptr_6_reg_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln43_fu_643_p2 = ap_const_lv1_1) and (icmp_ln32_reg_878 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                rd_ptr_6_reg_318 <= rd_ptr_4_reg_294;
            elsif (((icmp_ln32_fu_571_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                rd_ptr_6_reg_318 <= ap_const_lv32_3E8;
            end if; 
        end if;
    end process;

    rd_ptr_7_reg_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln43_fu_643_p2 = ap_const_lv1_0) and (icmp_ln32_reg_878 = ap_const_lv1_0) and (cmp_i_i121188_reg_817 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                rd_ptr_7_reg_306 <= rd_ptr_4_reg_294;
            elsif (((ap_const_boolean_0 = ap_block_state47_on_subcall_done) and (cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                rd_ptr_7_reg_306 <= add_ln43_fu_713_p2;
            end if; 
        end if;
    end process;

    rd_ptr_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_fu_509_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                rd_ptr_fu_144 <= rd_ptr_1_fu_526_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
                rd_ptr_fu_144 <= rd_ptr_6_reg_318;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln32_1_reg_827 <= add_ln32_1_fu_485_p2;
                bound4_reg_839 <= grp_fu_735_p2;
                cmp_i_i121188_reg_817 <= cmp_i_i121188_fu_433_p2;
                icmp_ln1057_9_reg_844 <= icmp_ln1057_9_fu_501_p2;
                p_cast_reg_810 <= layer2_reg(31 downto 16);
                sext_ln15_reg_833 <= sext_ln15_fu_497_p1;
                sub_i_i_reg_805 <= sub_i_i_fu_413_p2;
                    zext_ln32_reg_821(29 downto 0) <= zext_ln32_fu_469_p1(29 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                add_ln32_3_reg_885 <= add_ln32_3_fu_583_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln32_reg_878 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                add_ln43_1_reg_914 <= add_ln43_1_fu_649_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                bound_reg_780 <= bound_fu_391_p2;
                empty_164_reg_760 <= empty_164_fu_373_p1;
                empty_reg_755 <= empty_fu_369_p1;
                    p_cast2_cast_reg_774(7 downto 0) <= p_cast2_cast_fu_387_p1(7 downto 0);
                p_cast5_reg_766 <= ctrl1_reg(31 downto 24);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                ic_4_reg_852 <= ic_4_fu_514_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                icmp_ln32_reg_878 <= icmp_ln32_fu_571_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state38) and ((icmp_ln43_fu_643_p2 = ap_const_lv1_1) or (icmp_ln32_reg_878 = ap_const_lv1_1)))) then
                mul_i_i_reg_930 <= mul_i_i_fu_698_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                pny_5_reg_865 <= pny_5_fu_544_p2;
                rd_ptr_2_reg_857 <= rd_ptr_fu_144;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                rev73_reg_941 <= rev73_fu_723_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln32_1_fu_577_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    tmp_18_cast_reg_890(10 downto 5) <= tmp_18_cast_fu_593_p3(10 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln43_fu_643_p2 = ap_const_lv1_0) and (icmp_ln32_reg_878 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                    tmp_19_cast_reg_919(10 downto 5) <= tmp_19_cast_fu_659_p3(10 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln32_1_fu_577_p2 = ap_const_lv1_0) and (cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                trunc_ln7_reg_895 <= add_ln35_1_fu_613_p2(63 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln43_fu_643_p2 = ap_const_lv1_0) and (icmp_ln32_reg_878 = ap_const_lv1_0) and (cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                trunc_ln8_reg_924 <= add_ln46_fu_679_p2(63 downto 4);
            end if;
        end if;
    end process;
    p_cast2_cast_reg_774(15 downto 8) <= "00000000";
    zext_ln32_reg_821(31 downto 30) <= "00";
    tmp_18_cast_reg_890(4 downto 0) <= "00000";
    tmp_19_cast_reg_919(4 downto 0) <= "00000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem_ARREADY, ctrl1_reg_c15_full_n, ctrl2_reg_c18_full_n, layer1_reg_c21_full_n, ap_CS_fsm_state28, ap_CS_fsm_state39, cmp_i_i121188_reg_817, ap_CS_fsm_state5, ap_CS_fsm_state6, icmp_ln32_fu_571_p2, icmp_ln32_reg_878, ap_CS_fsm_state26, ap_CS_fsm_state27, icmp_ln32_1_fu_577_p2, ap_CS_fsm_state36, ap_CS_fsm_state38, icmp_ln43_fu_643_p2, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_done, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_done, icmp_ln1057_fu_509_p2, ap_CS_fsm_state49, icmp_ln1057_10_fu_539_p2, icmp_ln1057_11_fu_554_p2, ap_CS_fsm_state47, ap_block_state47_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c21_full_n = ap_const_logic_0) or (ctrl2_reg_c18_full_n = ap_const_logic_0) or (ctrl1_reg_c15_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln1057_fu_509_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln1057_10_fu_539_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif (((icmp_ln1057_11_fu_554_p2 = ap_const_lv1_1) and (icmp_ln1057_10_fu_539_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((icmp_ln32_fu_571_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state27 => 
                if (((icmp_ln32_1_fu_577_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                elsif (((icmp_ln32_1_fu_577_p2 = ap_const_lv1_0) and (cmp_i_i121188_reg_817 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state28 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state28) and (m_axi_gmem_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state38 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state38) and ((icmp_ln43_fu_643_p2 = ap_const_lv1_1) or (icmp_ln32_reg_878 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                elsif (((icmp_ln43_fu_643_p2 = ap_const_lv1_0) and (icmp_ln32_reg_878 = ap_const_lv1_0) and (cmp_i_i121188_reg_817 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state39 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state39) and (m_axi_gmem_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                if (((ap_const_boolean_0 = ap_block_state47_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                if (((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state49))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state49;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln32_1_fu_485_p2 <= std_logic_vector(unsigned(zext_ln32_1_fu_477_p1) + unsigned(ap_const_lv62_1));
    add_ln32_2_fu_638_p2 <= std_logic_vector(unsigned(rd_ptr_3_reg_261) + unsigned(zext_ln32_reg_821));
    add_ln32_3_fu_583_p2 <= std_logic_vector(unsigned(lsy_reg_250) + unsigned(ap_const_lv8_1));
    add_ln32_fu_439_p2 <= std_logic_vector(unsigned(p_cast_cast_fu_429_p1) + unsigned(ap_const_lv17_1FFFF));
    add_ln35_1_fu_613_p2 <= std_logic_vector(signed(sext_ln35_fu_609_p1) + signed(in1));
    add_ln35_2_fu_491_p2 <= std_logic_vector(signed(sext_ln32_1_fu_481_p1) + signed(ap_const_lv15_1));
    add_ln35_fu_463_p2 <= std_logic_vector(unsigned(zext_ln35_fu_459_p1) + unsigned(ap_const_lv30_1));
    add_ln43_1_fu_649_p2 <= std_logic_vector(unsigned(lsy_1_reg_283) + unsigned(ap_const_lv8_1));
    add_ln43_fu_713_p2 <= std_logic_vector(unsigned(rd_ptr_4_reg_294) + unsigned(zext_ln32_reg_821));
    add_ln46_fu_679_p2 <= std_logic_vector(signed(sext_ln46_fu_675_p1) + signed(in2));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_NS_fsm_state35 <= ap_NS_fsm(34);
    ap_NS_fsm_state46 <= ap_NS_fsm(45);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg, ctrl1_reg_c15_full_n, ctrl2_reg_c18_full_n, layer1_reg_c21_full_n)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c21_full_n = ap_const_logic_0) or (ctrl2_reg_c18_full_n = ap_const_logic_0) or (ctrl1_reg_c15_full_n = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(m_axi_gmem_ARREADY)
    begin
        if ((m_axi_gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state36_blk_assign_proc : process(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_done)
    begin
        if ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;

    ap_ST_fsm_state39_blk_assign_proc : process(m_axi_gmem_ARREADY)
    begin
        if ((m_axi_gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state39_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state39_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;

    ap_ST_fsm_state47_blk_assign_proc : process(ap_block_state47_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state47_on_subcall_done)) then 
            ap_ST_fsm_state47_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state47_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state48_blk <= ap_const_logic_0;

    ap_ST_fsm_state49_blk_assign_proc : process(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_done)
    begin
        if ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state49_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state49_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(real_start, ap_done_reg, ctrl1_reg_c15_full_n, ctrl2_reg_c18_full_n, layer1_reg_c21_full_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c21_full_n = ap_const_logic_0) or (ctrl2_reg_c18_full_n = ap_const_logic_0) or (ctrl1_reg_c15_full_n = ap_const_logic_0));
    end process;


    ap_block_state47_on_subcall_done_assign_proc : process(cmp_i_i121188_reg_817, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_done)
    begin
                ap_block_state47_on_subcall_done <= ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_done = ap_const_logic_0) and (cmp_i_i121188_reg_817 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5, icmp_ln1057_fu_509_p2)
    begin
        if (((icmp_ln1057_fu_509_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_rd_ptr_7_phi_fu_310_p4_assign_proc : process(cmp_i_i121188_reg_817, ap_CS_fsm_state47, add_ln43_fu_713_p2, rd_ptr_7_reg_306)
    begin
        if (((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
            ap_phi_mux_rd_ptr_7_phi_fu_310_p4 <= add_ln43_fu_713_p2;
        else 
            ap_phi_mux_rd_ptr_7_phi_fu_310_p4 <= rd_ptr_7_reg_306;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    bound_fu_391_p0 <= p_cast2_cast_fu_387_p1(8 - 1 downto 0);
    bound_fu_391_p1 <= p_cast2_cast_fu_387_p1(8 - 1 downto 0);

    burst_buffer1_address0_assign_proc : process(ap_CS_fsm_state36, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_address0, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer1_address0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            burst_buffer1_address0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            burst_buffer1_address0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_address0;
        else 
            burst_buffer1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    burst_buffer1_ce0_assign_proc : process(ap_CS_fsm_state36, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_ce0, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer1_ce0, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            burst_buffer1_ce0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            burst_buffer1_ce0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_ce0;
        else 
            burst_buffer1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    burst_buffer1_we0_assign_proc : process(ap_CS_fsm_state36, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            burst_buffer1_we0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_we0;
        else 
            burst_buffer1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    burst_buffer2_address0_assign_proc : process(cmp_i_i121188_reg_817, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_address0, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer2_address0, ap_CS_fsm_state49, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            burst_buffer2_address0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer2_address0;
        elsif (((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
            burst_buffer2_address0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_address0;
        else 
            burst_buffer2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    burst_buffer2_ce0_assign_proc : process(cmp_i_i121188_reg_817, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_ce0, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer2_ce0, ap_CS_fsm_state49, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            burst_buffer2_ce0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer2_ce0;
        elsif (((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
            burst_buffer2_ce0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_ce0;
        else 
            burst_buffer2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    burst_buffer2_we0_assign_proc : process(cmp_i_i121188_reg_817, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_we0, ap_CS_fsm_state47)
    begin
        if (((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
            burst_buffer2_we0 <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_we0;
        else 
            burst_buffer2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    c_ifmap_patch_st_din <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_c_ifmap_patch_st_din;

    c_ifmap_patch_st_write_assign_proc : process(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_c_ifmap_patch_st_write, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            c_ifmap_patch_st_write <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_c_ifmap_patch_st_write;
        else 
            c_ifmap_patch_st_write <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i121188_fu_433_p2 <= "0" when (p_cast_fu_419_p4 = ap_const_lv16_0) else "1";

    ctrl1_reg_c15_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ctrl1_reg_c15_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ctrl1_reg_c15_blk_n <= ctrl1_reg_c15_full_n;
        else 
            ctrl1_reg_c15_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ctrl1_reg_c15_din <= ctrl1_reg;

    ctrl1_reg_c15_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ctrl1_reg_c15_full_n, ctrl2_reg_c18_full_n, layer1_reg_c21_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c21_full_n = ap_const_logic_0) or (ctrl2_reg_c18_full_n = ap_const_logic_0) or (ctrl1_reg_c15_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ctrl1_reg_c15_write <= ap_const_logic_1;
        else 
            ctrl1_reg_c15_write <= ap_const_logic_0;
        end if; 
    end process;


    ctrl2_reg_c18_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ctrl2_reg_c18_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ctrl2_reg_c18_blk_n <= ctrl2_reg_c18_full_n;
        else 
            ctrl2_reg_c18_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ctrl2_reg_c18_din <= ctrl2_reg;

    ctrl2_reg_c18_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ctrl1_reg_c15_full_n, ctrl2_reg_c18_full_n, layer1_reg_c21_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c21_full_n = ap_const_logic_0) or (ctrl2_reg_c18_full_n = ap_const_logic_0) or (ctrl1_reg_c15_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ctrl2_reg_c18_write <= ap_const_logic_1;
        else 
            ctrl2_reg_c18_write <= ap_const_logic_0;
        end if; 
    end process;

    ctrl2_reg_load_cast_cast_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_164_reg_760),9));
    empty_164_fu_373_p1 <= ctrl2_reg(8 - 1 downto 0);
    empty_fu_369_p1 <= layer1_reg(16 - 1 downto 0);

    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state28, ap_CS_fsm_state39)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start_reg;
    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start_reg;
    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start_reg;

    grp_fu_559_ap_start_assign_proc : process(ap_CS_fsm_state6, icmp_ln1057_10_fu_539_p2, icmp_ln1057_11_fu_554_p2)
    begin
        if (((icmp_ln1057_11_fu_554_p2 = ap_const_lv1_0) and (icmp_ln1057_10_fu_539_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_559_ap_start <= ap_const_logic_1;
        else 
            grp_fu_559_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_559_p1 <= p_cast2_cast_reg_774(8 - 1 downto 0);

    grp_fu_735_ce_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ctrl1_reg_c15_full_n, ctrl2_reg_c18_full_n, layer1_reg_c21_full_n, ap_CS_fsm_state4, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state4) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c21_full_n = ap_const_logic_0) or (ctrl2_reg_c18_full_n = ap_const_logic_0) or (ctrl1_reg_c15_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            grp_fu_735_ce <= ap_const_logic_1;
        else 
            grp_fu_735_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_735_p0 <= grp_fu_735_p00(8 - 1 downto 0);
    grp_fu_735_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_164_fu_373_p1),24));
    grp_fu_735_p1 <= grp_fu_735_p10(16 - 1 downto 0);
    grp_fu_735_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound_fu_391_p2),24));
    ic_4_fu_514_p2 <= std_logic_vector(unsigned(ic_fu_140) + unsigned(ap_const_lv16_1));
    icmp_ln1057_10_fu_539_p2 <= "1" when (pny_reg_228 = empty_164_reg_760) else "0";
    icmp_ln1057_11_fu_554_p2 <= "1" when (signed(zext_ln1057_fu_550_p1) < signed(sub_i_i_reg_805)) else "0";
    icmp_ln1057_9_fu_501_p2 <= "1" when (p_cast5_reg_766 = ap_const_lv8_0) else "0";
    icmp_ln1057_fu_509_p2 <= "1" when (ic_fu_140 = empty_reg_755) else "0";
    icmp_ln18_fu_520_p2 <= "1" when (ic_fu_140 = ap_const_lv16_0) else "0";
    icmp_ln32_1_fu_577_p2 <= "1" when (lsy_reg_250 = chunk_size_1_reg_240) else "0";
    icmp_ln32_fu_571_p2 <= "1" when (chunk_size_1_reg_240 = ap_const_lv8_0) else "0";
    icmp_ln43_fu_643_p2 <= "1" when (lsy_1_reg_283 = chunk_size_1_reg_240) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln1057_fu_509_p2)
    begin
        if (((icmp_ln1057_fu_509_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    layer1_reg_c21_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, layer1_reg_c21_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            layer1_reg_c21_blk_n <= layer1_reg_c21_full_n;
        else 
            layer1_reg_c21_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer1_reg_c21_din <= layer1_reg;

    layer1_reg_c21_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ctrl1_reg_c15_full_n, ctrl2_reg_c18_full_n, layer1_reg_c21_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (layer1_reg_c21_full_n = ap_const_logic_0) or (ctrl2_reg_c18_full_n = ap_const_logic_0) or (ctrl1_reg_c15_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            layer1_reg_c21_write <= ap_const_logic_1;
        else 
            layer1_reg_c21_write <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_ARADDR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state28, ap_CS_fsm_state39, cmp_i_i121188_reg_817, ap_CS_fsm_state36, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARADDR, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARADDR, ap_CS_fsm_state47, ap_CS_fsm_state35, ap_CS_fsm_state46, sext_ln35_1_fu_628_p1, sext_ln46_1_fu_703_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) and (m_axi_gmem_ARREADY = ap_const_logic_1))) then 
            m_axi_gmem_ARADDR <= sext_ln46_1_fu_703_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) and (m_axi_gmem_ARREADY = ap_const_logic_1))) then 
            m_axi_gmem_ARADDR <= sext_ln35_1_fu_628_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state46) or ((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47)))) then 
            m_axi_gmem_ARADDR <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            m_axi_gmem_ARADDR <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARADDR;
        else 
            m_axi_gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_ARBURST_assign_proc : process(cmp_i_i121188_reg_817, ap_CS_fsm_state36, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARBURST, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARBURST, ap_CS_fsm_state47, ap_CS_fsm_state35, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state46) or ((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47)))) then 
            m_axi_gmem_ARBURST <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            m_axi_gmem_ARBURST <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARBURST;
        else 
            m_axi_gmem_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_ARCACHE_assign_proc : process(cmp_i_i121188_reg_817, ap_CS_fsm_state36, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARCACHE, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARCACHE, ap_CS_fsm_state47, ap_CS_fsm_state35, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state46) or ((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47)))) then 
            m_axi_gmem_ARCACHE <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            m_axi_gmem_ARCACHE <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARCACHE;
        else 
            m_axi_gmem_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARID_assign_proc : process(cmp_i_i121188_reg_817, ap_CS_fsm_state36, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARID, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARID, ap_CS_fsm_state47, ap_CS_fsm_state35, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state46) or ((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47)))) then 
            m_axi_gmem_ARID <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            m_axi_gmem_ARID <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARID;
        else 
            m_axi_gmem_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_ARLEN_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state28, ap_CS_fsm_state39, cmp_i_i121188_reg_817, sext_ln15_reg_833, ap_CS_fsm_state36, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARLEN, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARLEN, ap_CS_fsm_state47, ap_CS_fsm_state35, ap_CS_fsm_state46)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state39) and (m_axi_gmem_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state28) and (m_axi_gmem_ARREADY = ap_const_logic_1)))) then 
            m_axi_gmem_ARLEN <= sext_ln15_reg_833;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state46) or ((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47)))) then 
            m_axi_gmem_ARLEN <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            m_axi_gmem_ARLEN <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARLEN;
        else 
            m_axi_gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_ARLOCK_assign_proc : process(cmp_i_i121188_reg_817, ap_CS_fsm_state36, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARLOCK, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARLOCK, ap_CS_fsm_state47, ap_CS_fsm_state35, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state46) or ((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47)))) then 
            m_axi_gmem_ARLOCK <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            m_axi_gmem_ARLOCK <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARLOCK;
        else 
            m_axi_gmem_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_ARPROT_assign_proc : process(cmp_i_i121188_reg_817, ap_CS_fsm_state36, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARPROT, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARPROT, ap_CS_fsm_state47, ap_CS_fsm_state35, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state46) or ((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47)))) then 
            m_axi_gmem_ARPROT <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            m_axi_gmem_ARPROT <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARPROT;
        else 
            m_axi_gmem_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_ARQOS_assign_proc : process(cmp_i_i121188_reg_817, ap_CS_fsm_state36, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARQOS, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARQOS, ap_CS_fsm_state47, ap_CS_fsm_state35, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state46) or ((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47)))) then 
            m_axi_gmem_ARQOS <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            m_axi_gmem_ARQOS <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARQOS;
        else 
            m_axi_gmem_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARREGION_assign_proc : process(cmp_i_i121188_reg_817, ap_CS_fsm_state36, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARREGION, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARREGION, ap_CS_fsm_state47, ap_CS_fsm_state35, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state46) or ((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47)))) then 
            m_axi_gmem_ARREGION <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            m_axi_gmem_ARREGION <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARREGION;
        else 
            m_axi_gmem_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_ARSIZE_assign_proc : process(cmp_i_i121188_reg_817, ap_CS_fsm_state36, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARSIZE, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARSIZE, ap_CS_fsm_state47, ap_CS_fsm_state35, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state46) or ((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47)))) then 
            m_axi_gmem_ARSIZE <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            m_axi_gmem_ARSIZE <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARSIZE;
        else 
            m_axi_gmem_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_ARUSER_assign_proc : process(cmp_i_i121188_reg_817, ap_CS_fsm_state36, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARUSER, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARUSER, ap_CS_fsm_state47, ap_CS_fsm_state35, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state46) or ((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47)))) then 
            m_axi_gmem_ARUSER <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            m_axi_gmem_ARUSER <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARUSER;
        else 
            m_axi_gmem_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_ARVALID_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state28, ap_CS_fsm_state39, cmp_i_i121188_reg_817, ap_CS_fsm_state36, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARVALID, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARVALID, ap_CS_fsm_state47, ap_CS_fsm_state35, ap_CS_fsm_state46)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state39) and (m_axi_gmem_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state28) and (m_axi_gmem_ARREADY = ap_const_logic_1)))) then 
            m_axi_gmem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state46) or ((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47)))) then 
            m_axi_gmem_ARVALID <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            m_axi_gmem_ARVALID <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARVALID;
        else 
            m_axi_gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_AWVALID <= ap_const_logic_0;
    m_axi_gmem_BREADY <= ap_const_logic_0;

    m_axi_gmem_RREADY_assign_proc : process(cmp_i_i121188_reg_817, ap_CS_fsm_state36, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_RREADY, grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_RREADY, ap_CS_fsm_state47, ap_CS_fsm_state35, ap_CS_fsm_state46)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state46) or ((cmp_i_i121188_reg_817 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47)))) then 
            m_axi_gmem_RREADY <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            m_axi_gmem_RREADY <= grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_RREADY;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_WDATA <= ap_const_lv128_lc_1;
    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;
    m_axi_gmem_WSTRB <= ap_const_lv16_0;
    m_axi_gmem_WUSER <= ap_const_lv1_0;
    m_axi_gmem_WVALID <= ap_const_logic_0;
    mul_i_i_fu_698_p0 <= mul_i_i_fu_698_p00(8 - 1 downto 0);
    mul_i_i_fu_698_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pny_reg_228),16));
    mul_i_i_fu_698_p1 <= p_cast2_cast_reg_774(8 - 1 downto 0);
    p_cast2_cast_fu_387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast5_fu_377_p4),16));
    p_cast5_fu_377_p4 <= ctrl1_reg(31 downto 24);
    p_cast_cast_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast_fu_419_p4),17));
    p_cast_fu_419_p4 <= layer2_reg(31 downto 16);
    pny_5_fu_544_p2 <= std_logic_vector(unsigned(pny_reg_228) + unsigned(ap_const_lv8_1));
    rd_ptr_1_fu_526_p3 <= 
        ap_const_lv32_0 when (icmp_ln18_fu_520_p2(0) = '1') else 
        rd_ptr_fu_144;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    rev73_fu_723_p2 <= (ult_fu_719_p2 xor ap_const_lv1_1);
        sext_ln15_fu_497_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln35_2_fu_491_p2),32));

        sext_ln32_1_fu_481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_445_p4),15));

        sext_ln32_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_445_p4),61));

        sext_ln35_1_fu_628_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln7_reg_895),64));

        sext_ln35_2_fu_455_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_445_p4),29));

        sext_ln35_fu_609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_601_p3),64));

        sext_ln46_1_fu_703_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln8_reg_924),64));

        sext_ln46_fu_675_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_667_p3),64));

    shl_ln1_fu_667_p3 <= (rd_ptr_4_reg_294 & ap_const_lv4_0);
    shl_ln_fu_601_p3 <= (rd_ptr_3_reg_261 & ap_const_lv4_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_i_i_fu_413_p2 <= std_logic_vector(unsigned(ctrl2_reg_load_cast_cast_fu_410_p1) + unsigned(ap_const_lv9_1FF));
    tmp_18_cast_fu_593_p3 <= (trunc_ln39_fu_589_p1 & ap_const_lv5_0);
    tmp_19_cast_fu_659_p3 <= (trunc_ln50_fu_655_p1 & ap_const_lv5_0);
    trunc_ln13_fu_567_p1 <= grp_fu_559_p2(8 - 1 downto 0);
    trunc_ln39_fu_589_p1 <= lsy_reg_250(6 - 1 downto 0);
    trunc_ln50_fu_655_p1 <= lsy_1_reg_283(6 - 1 downto 0);
    trunc_ln_fu_445_p4 <= add_ln32_fu_439_p2(16 downto 3);
    ult_fu_719_p2 <= "1" when (unsigned(mul_i_i_reg_930) < unsigned(p_cast_reg_810)) else "0";
    zext_ln1057_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pny_reg_228),9));
    zext_ln32_1_fu_477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln32_fu_473_p1),62));
    zext_ln32_fu_469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln35_fu_463_p2),32));
    zext_ln35_fu_459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln35_2_fu_455_p1),30));
end behav;
