$block{cdb_core} = {
  Defines_db => "",
  ProjectName => "Gibraltar",
  InterruptRegister => { #Structure Type: Reg; Skip Register;
    Name => "InterruptRegister",
    RegMem => "Reg",
    Address => "0",
    Description => "Master Interrupt Register",
    Width => "9",
    Type => "Interrupt",
    MemProtectInterruptSummary => { #Structure Type: RegField;
      Name => "MemProtectInterruptSummary",
      RegMem => "RegField",
      Description => "When this bit is set, MemProtectInterrupt has asserted interrupt",
      Width => "1",
      Position => "0",
      Type => "Interrupt",
    },
    lpm0_shared_sram_1b_err_int_regSummary => { #Structure Type: RegField;
      Name => "lpm0_shared_sram_1b_err_int_regSummary",
      RegMem => "RegField",
      Description => "When this bit is set, lpm0_shared_sram_1b_err_int_reg has asserted interrupt",
      Width => "1",
      Position => "1",
      Type => "Interrupt",
    },
    lpm1_shared_sram_1b_err_int_regSummary => { #Structure Type: RegField;
      Name => "lpm1_shared_sram_1b_err_int_regSummary",
      RegMem => "RegField",
      Description => "When this bit is set, lpm1_shared_sram_1b_err_int_reg has asserted interrupt",
      Width => "1",
      Position => "2",
      Type => "Interrupt",
    },
    lpm0_shared_sram_2b_err_int_regSummary => { #Structure Type: RegField;
      Name => "lpm0_shared_sram_2b_err_int_regSummary",
      RegMem => "RegField",
      Description => "When this bit is set, lpm0_shared_sram_2b_err_int_reg has asserted interrupt",
      Width => "1",
      Position => "3",
      Type => "Interrupt",
    },
    lpm1_shared_sram_2b_err_int_regSummary => { #Structure Type: RegField;
      Name => "lpm1_shared_sram_2b_err_int_regSummary",
      RegMem => "RegField",
      Description => "When this bit is set, lpm1_shared_sram_2b_err_int_reg has asserted interrupt",
      Width => "1",
      Position => "4",
      Type => "Interrupt",
    },
    em0_shared_sram_err_int_regSummary => { #Structure Type: RegField;
      Name => "em0_shared_sram_err_int_regSummary",
      RegMem => "RegField",
      Description => "When this bit is set, em0_shared_sram_err_int_reg has asserted interrupt",
      Width => "1",
      Position => "5",
      Type => "Interrupt",
    },
    em1_shared_sram_err_int_regSummary => { #Structure Type: RegField;
      Name => "em1_shared_sram_err_int_regSummary",
      RegMem => "RegField",
      Description => "When this bit is set, em1_shared_sram_err_int_reg has asserted interrupt",
      Width => "1",
      Position => "6",
      Type => "Interrupt",
    },
    lpm0_no_tcam_hit_int_regSummary => { #Structure Type: RegField;
      Name => "lpm0_no_tcam_hit_int_regSummary",
      RegMem => "RegField",
      Description => "When this bit is set, lpm0_no_tcam_hit_int_reg has asserted interrupt",
      Width => "1",
      Position => "7",
      Type => "Interrupt",
    },
    lpm1_no_tcam_hit_int_regSummary => { #Structure Type: RegField;
      Name => "lpm1_no_tcam_hit_int_regSummary",
      RegMem => "RegField",
      Description => "When this bit is set, lpm1_no_tcam_hit_int_reg has asserted interrupt",
      Width => "1",
      Position => "8",
      Type => "Interrupt",
    },
  },
  MemProtectInterrupt => { #Structure Type: Reg; Skip Register;
    Name => "MemProtectInterrupt",
    RegMem => "Reg",
    Address => "1",
    Description => "ECC/Parity Interrupt Register",
    Width => "3",
    Type => "Interrupt",
    Ecc_1bErrInterrupt => { #Structure Type: RegField;
      Name => "Ecc_1bErrInterrupt",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b error was detected",
      Width => "1",
      Position => "0",
      Type => "Interrupt",
      UsedBy => "SER",
    },
    Ecc_2bErrInterrupt => { #Structure Type: RegField;
      Name => "Ecc_2bErrInterrupt",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b error was detected",
      Width => "1",
      Position => "1",
      Type => "Interrupt",
      UsedBy => "SER",
    },
    ParityErrInterrupt => { #Structure Type: RegField;
      Name => "ParityErrInterrupt",
      RegMem => "RegField",
      Description => "When this bit is set, Parity error was detected",
      Width => "1",
      Position => "2",
      Type => "Interrupt",
      UsedBy => "SER",
    },
  },
  MemProtectInterruptTest => { #Structure Type: Reg; Skip Register;
    Name => "MemProtectInterruptTest",
    RegMem => "Reg",
    Address => "2",
    Description => "ECC/Parity Interrupt test register",
    Width => "3",
    Type => "InterruptTest",
    Ecc_1bErrInterruptTest => { #Structure Type: RegField;
      Name => "Ecc_1bErrInterruptTest",
      RegMem => "RegField",
      Description => "Setting this filed to 1 triggers an assertion of the interrupt that is associated with this test field",
      Width => "1",
      Position => "0",
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    Ecc_2bErrInterruptTest => { #Structure Type: RegField;
      Name => "Ecc_2bErrInterruptTest",
      RegMem => "RegField",
      Description => "Setting this filed to 1 triggers an assertion of the interrupt that is associated with this test field",
      Width => "1",
      Position => "1",
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    ParityErrInterruptTest => { #Structure Type: RegField;
      Name => "ParityErrInterruptTest",
      RegMem => "RegField",
      Description => "Setting this filed to 1 triggers an assertion of the interrupt that is associated with this test field",
      Width => "1",
      Position => "2",
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
  },
  Ecc_1bErrInterruptRegisterMask => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_1bErrInterruptRegisterMask",
    RegMem => "Reg",
    Address => "3",
    Description => "ECC 1b Error Interrupt Mask Register",
    Width => "90",
    Type => "Config",
    ring0_associated_data_mem0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem0Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem1Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem2Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem3Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem4Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem5Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem6Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem6Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem7Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem7Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem8Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem8Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem9Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem9Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem10Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem10Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "10",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem11Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem11Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "11",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem0Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "12",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem1Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "13",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem2Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "14",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem3Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem3Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "15",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem4Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem4Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "16",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem5Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem5Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "17",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem6Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem6Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "18",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem7Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem7Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "19",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem8Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem8Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "20",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem9Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem9Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "21",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem10Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem10Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "22",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem11Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem11Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "23",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    trie_mem0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "trie_mem0Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "24",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    trie_mem1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "trie_mem1Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "25",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    extnd_trie_mem0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "extnd_trie_mem0Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "26",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    extnd_trie_mem1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "extnd_trie_mem1Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "27",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    subtrie_mem0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "subtrie_mem0Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "28",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    subtrie_mem1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "subtrie_mem1Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "29",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    extnd_subtrie_mem0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "extnd_subtrie_mem0Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "30",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    extnd_subtrie_mem1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "extnd_subtrie_mem1Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "31",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group00Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group00Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "32",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group01Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group01Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "33",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group02Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group02Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "34",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group03Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group03Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "35",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group04Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group04Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "36",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group05Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group05Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "37",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group06Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group06Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "38",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group07Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group07Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "39",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group08Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group08Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "40",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group09Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group09Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "41",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group010Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group010Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "42",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group011Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group011Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "43",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group012Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group012Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "44",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group013Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group013Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "45",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group014Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group014Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "46",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group015Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group015Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "47",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group016Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group016Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "48",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group017Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group017Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "49",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group018Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group018Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "50",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group019Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group019Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "51",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group020Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group020Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "52",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group021Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group021Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "53",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group022Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group022Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "54",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group023Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group023Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "55",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group024Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group024Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "56",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group025Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group025Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "57",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group026Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group026Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "58",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group027Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group027Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "59",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group10Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group10Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "60",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group11Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group11Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "61",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group12Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group12Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "62",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group13Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group13Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "63",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group14Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group14Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "64",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group15Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group15Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "65",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group16Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group16Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "66",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group17Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group17Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "67",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group18Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group18Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "68",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group19Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group19Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "69",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group110Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group110Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "70",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group111Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group111Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "71",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group112Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group112Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "72",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group113Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group113Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "73",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group114Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group114Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "74",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group115Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group115Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "75",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group116Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group116Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "76",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group117Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group117Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "77",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group118Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group118Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "78",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group119Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group119Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "79",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group120Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group120Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "80",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group121Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group121Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "81",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group122Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group122Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "82",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group123Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group123Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "83",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group124Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group124Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "84",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group125Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group125Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "85",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group126Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group126Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "86",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group127Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group127Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "87",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    em0_hitEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "em0_hitEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "88",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    em1_hitEcc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "em1_hitEcc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "89",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
  },
  Ecc_2bErrInterruptRegisterMask => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_2bErrInterruptRegisterMask",
    RegMem => "Reg",
    Address => "4",
    Description => "ECC 2b Error Interrupt Mask Register",
    Width => "90",
    Type => "Config",
    ring0_associated_data_mem0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem0Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem1Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem2Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem3Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem4Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem5Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem6Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem6Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem7Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem7Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem8Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem8Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem9Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem9Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem10Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem10Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "10",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_associated_data_mem11Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem11Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "11",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem0Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "12",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem1Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "13",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem2Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "14",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem3Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem3Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "15",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem4Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem4Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "16",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem5Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem5Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "17",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem6Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem6Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "18",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem7Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem7Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "19",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem8Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem8Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "20",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem9Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem9Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "21",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem10Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem10Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "22",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_associated_data_mem11Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem11Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "23",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    trie_mem0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "trie_mem0Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "24",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    trie_mem1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "trie_mem1Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "25",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    extnd_trie_mem0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "extnd_trie_mem0Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "26",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    extnd_trie_mem1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "extnd_trie_mem1Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "27",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    subtrie_mem0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "subtrie_mem0Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "28",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    subtrie_mem1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "subtrie_mem1Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "29",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    extnd_subtrie_mem0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "extnd_subtrie_mem0Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "30",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    extnd_subtrie_mem1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "extnd_subtrie_mem1Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "31",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group00Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group00Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "32",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group01Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group01Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "33",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group02Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group02Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "34",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group03Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group03Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "35",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group04Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group04Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "36",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group05Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group05Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "37",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group06Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group06Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "38",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group07Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group07Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "39",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group08Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group08Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "40",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group09Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group09Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "41",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group010Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group010Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "42",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group011Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group011Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "43",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group012Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group012Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "44",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group013Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group013Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "45",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group014Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group014Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "46",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group015Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group015Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "47",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group016Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group016Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "48",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group017Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group017Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "49",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group018Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group018Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "50",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group019Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group019Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "51",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group020Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group020Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "52",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group021Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group021Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "53",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group022Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group022Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "54",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group023Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group023Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "55",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group024Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group024Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "56",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group025Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group025Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "57",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group026Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group026Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "58",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group027Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group027Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "59",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group10Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group10Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "60",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group11Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group11Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "61",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group12Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group12Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "62",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group13Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group13Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "63",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group14Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group14Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "64",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group15Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group15Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "65",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group16Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group16Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "66",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group17Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group17Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "67",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group18Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group18Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "68",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group19Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group19Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "69",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group110Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group110Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "70",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group111Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group111Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "71",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group112Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group112Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "72",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group113Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group113Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "73",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group114Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group114Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "74",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group115Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group115Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "75",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group116Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group116Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "76",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group117Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group117Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "77",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group118Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group118Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "78",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group119Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group119Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "79",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group120Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group120Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "80",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group121Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group121Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "81",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group122Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group122Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "82",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group123Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group123Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "83",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group124Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group124Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "84",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group125Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group125Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "85",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group126Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group126Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "86",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    srams_group127Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "srams_group127Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "87",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    em0_hitEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "em0_hitEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "88",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    em1_hitEcc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "em1_hitEcc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "89",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
  },
  ParityErrInterruptRegisterMask => { #Structure Type: Reg; Skip Register;
    Name => "ParityErrInterruptRegisterMask",
    RegMem => "Reg",
    Address => "5",
    Description => "Parity Error Interrupt Mask Register",
    Width => "32",
    Type => "Config",
    ring0_acl_tcam0ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_acl_tcam0ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_acl_tcam1ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_acl_tcam1ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_acl_tcam2ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_acl_tcam2ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_acl_tcam3ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_acl_tcam3ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_acl_tcam4ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_acl_tcam4ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_acl_tcam5ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_acl_tcam5ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_acl_tcam6ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_acl_tcam6ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring0_acl_tcam7ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "ring0_acl_tcam7ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_acl_tcam0ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_acl_tcam0ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_acl_tcam1ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_acl_tcam1ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_acl_tcam2ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_acl_tcam2ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "10",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_acl_tcam3ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_acl_tcam3ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "11",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_acl_tcam4ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_acl_tcam4ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "12",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_acl_tcam5ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_acl_tcam5ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "13",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_acl_tcam6ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_acl_tcam6ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "14",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    ring1_acl_tcam7ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "ring1_acl_tcam7ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "15",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm0_tcam0ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm0_tcam0ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "16",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm0_tcam1ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm0_tcam1ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "17",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm0_tcam2ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm0_tcam2ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "18",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm0_tcam3ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm0_tcam3ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "19",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm0_tcam4ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm0_tcam4ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "20",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm0_tcam5ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm0_tcam5ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "21",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm0_tcam6ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm0_tcam6ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "22",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm0_tcam7ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm0_tcam7ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "23",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm1_tcam0ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm1_tcam0ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "24",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm1_tcam1ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm1_tcam1ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "25",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm1_tcam2ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm1_tcam2ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "26",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm1_tcam3ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm1_tcam3ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "27",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm1_tcam4ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm1_tcam4ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "28",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm1_tcam5ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm1_tcam5ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "29",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm1_tcam6ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm1_tcam6ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "30",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    lpm1_tcam7ParityErrInterruptMask => { #Structure Type: RegField;
      Name => "lpm1_tcam7ParityErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error indication will be masked",
      Width => "1",
      Position => "31",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
  },
  Ecc_1bErrInitiateRegister => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_1bErrInitiateRegister",
    RegMem => "Reg",
    Address => "30",
    Description => "ECC 1b Error Initiator Register",
    Width => "90",
    Type => "Config",
    ring0_associated_data_mem0Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem0Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem1Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem1Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem2Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem2Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem3Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem3Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem4Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem4Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem5Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem5Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem6Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem6Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem7Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem7Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem8Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem8Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem9Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem9Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem10Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem10Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "10",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem11Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem11Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "11",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem0Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem0Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "12",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem1Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem1Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "13",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem2Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem2Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "14",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem3Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem3Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "15",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem4Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem4Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "16",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem5Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem5Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "17",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem6Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem6Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "18",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem7Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem7Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "19",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem8Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem8Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "20",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem9Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem9Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "21",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem10Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem10Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "22",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem11Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem11Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "23",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    trie_mem0Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "trie_mem0Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "24",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    trie_mem1Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "trie_mem1Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "25",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    extnd_trie_mem0Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "extnd_trie_mem0Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "26",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    extnd_trie_mem1Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "extnd_trie_mem1Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "27",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    subtrie_mem0Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "subtrie_mem0Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "28",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    subtrie_mem1Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "subtrie_mem1Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "29",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    extnd_subtrie_mem0Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "extnd_subtrie_mem0Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "30",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    extnd_subtrie_mem1Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "extnd_subtrie_mem1Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "31",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group00Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group00Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "32",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group01Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group01Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "33",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group02Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group02Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "34",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group03Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group03Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "35",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group04Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group04Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "36",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group05Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group05Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "37",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group06Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group06Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "38",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group07Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group07Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "39",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group08Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group08Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "40",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group09Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group09Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "41",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group010Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group010Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "42",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group011Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group011Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "43",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group012Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group012Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "44",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group013Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group013Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "45",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group014Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group014Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "46",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group015Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group015Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "47",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group016Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group016Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "48",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group017Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group017Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "49",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group018Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group018Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "50",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group019Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group019Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "51",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group020Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group020Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "52",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group021Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group021Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "53",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group022Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group022Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "54",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group023Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group023Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "55",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group024Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group024Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "56",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group025Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group025Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "57",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group026Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group026Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "58",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group027Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group027Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "59",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group10Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group10Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "60",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group11Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group11Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "61",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group12Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group12Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "62",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group13Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group13Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "63",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group14Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group14Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "64",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group15Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group15Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "65",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group16Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group16Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "66",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group17Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group17Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "67",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group18Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group18Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "68",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group19Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group19Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "69",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group110Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group110Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "70",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group111Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group111Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "71",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group112Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group112Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "72",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group113Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group113Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "73",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group114Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group114Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "74",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group115Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group115Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "75",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group116Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group116Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "76",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group117Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group117Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "77",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group118Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group118Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "78",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group119Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group119Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "79",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group120Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group120Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "80",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group121Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group121Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "81",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group122Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group122Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "82",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group123Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group123Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "83",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group124Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group124Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "84",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group125Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group125Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "85",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group126Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group126Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "86",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group127Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group127Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "87",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    em0_hitEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "em0_hitEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "88",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    em1_hitEcc_1bErrInitiate => { #Structure Type: RegField;
      Name => "em1_hitEcc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "89",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  Ecc_2bErrInitiateRegister => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_2bErrInitiateRegister",
    RegMem => "Reg",
    Address => "31",
    Description => "ECC 2b Error Initiator Register",
    Width => "90",
    Type => "Config",
    ring0_associated_data_mem0Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem0Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem1Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem1Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem2Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem2Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem3Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem3Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem4Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem4Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem5Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem5Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem6Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem6Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem7Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem7Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem8Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem8Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem9Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem9Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem10Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem10Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "10",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_associated_data_mem11Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem11Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "11",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem0Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem0Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "12",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem1Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem1Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "13",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem2Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem2Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "14",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem3Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem3Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "15",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem4Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem4Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "16",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem5Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem5Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "17",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem6Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem6Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "18",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem7Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem7Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "19",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem8Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem8Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "20",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem9Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem9Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "21",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem10Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem10Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "22",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_associated_data_mem11Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem11Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "23",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    trie_mem0Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "trie_mem0Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "24",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    trie_mem1Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "trie_mem1Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "25",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    extnd_trie_mem0Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "extnd_trie_mem0Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "26",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    extnd_trie_mem1Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "extnd_trie_mem1Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "27",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    subtrie_mem0Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "subtrie_mem0Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "28",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    subtrie_mem1Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "subtrie_mem1Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "29",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    extnd_subtrie_mem0Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "extnd_subtrie_mem0Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "30",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    extnd_subtrie_mem1Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "extnd_subtrie_mem1Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "31",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group00Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group00Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "32",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group01Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group01Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "33",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group02Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group02Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "34",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group03Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group03Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "35",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group04Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group04Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "36",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group05Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group05Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "37",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group06Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group06Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "38",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group07Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group07Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "39",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group08Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group08Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "40",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group09Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group09Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "41",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group010Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group010Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "42",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group011Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group011Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "43",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group012Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group012Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "44",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group013Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group013Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "45",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group014Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group014Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "46",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group015Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group015Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "47",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group016Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group016Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "48",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group017Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group017Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "49",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group018Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group018Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "50",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group019Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group019Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "51",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group020Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group020Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "52",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group021Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group021Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "53",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group022Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group022Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "54",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group023Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group023Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "55",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group024Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group024Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "56",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group025Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group025Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "57",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group026Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group026Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "58",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group027Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group027Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "59",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group10Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group10Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "60",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group11Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group11Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "61",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group12Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group12Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "62",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group13Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group13Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "63",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group14Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group14Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "64",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group15Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group15Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "65",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group16Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group16Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "66",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group17Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group17Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "67",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group18Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group18Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "68",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group19Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group19Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "69",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group110Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group110Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "70",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group111Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group111Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "71",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group112Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group112Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "72",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group113Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group113Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "73",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group114Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group114Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "74",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group115Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group115Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "75",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group116Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group116Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "76",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group117Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group117Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "77",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group118Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group118Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "78",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group119Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group119Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "79",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group120Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group120Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "80",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group121Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group121Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "81",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group122Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group122Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "82",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group123Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group123Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "83",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group124Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group124Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "84",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group125Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group125Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "85",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group126Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group126Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "86",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    srams_group127Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "srams_group127Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "87",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    em0_hitEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "em0_hitEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "88",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    em1_hitEcc_2bErrInitiate => { #Structure Type: RegField;
      Name => "em1_hitEcc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "89",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  ParityErrInitiateRegister => { #Structure Type: Reg; Skip Register;
    Name => "ParityErrInitiateRegister",
    RegMem => "Reg",
    Address => "32",
    Description => "Parity Error Initiator Register",
    Width => "32",
    Type => "Config",
    ring0_acl_tcam0ParityErrInitiate => { #Structure Type: RegField;
      Name => "ring0_acl_tcam0ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_acl_tcam1ParityErrInitiate => { #Structure Type: RegField;
      Name => "ring0_acl_tcam1ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_acl_tcam2ParityErrInitiate => { #Structure Type: RegField;
      Name => "ring0_acl_tcam2ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_acl_tcam3ParityErrInitiate => { #Structure Type: RegField;
      Name => "ring0_acl_tcam3ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_acl_tcam4ParityErrInitiate => { #Structure Type: RegField;
      Name => "ring0_acl_tcam4ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_acl_tcam5ParityErrInitiate => { #Structure Type: RegField;
      Name => "ring0_acl_tcam5ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_acl_tcam6ParityErrInitiate => { #Structure Type: RegField;
      Name => "ring0_acl_tcam6ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "6",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring0_acl_tcam7ParityErrInitiate => { #Structure Type: RegField;
      Name => "ring0_acl_tcam7ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_acl_tcam0ParityErrInitiate => { #Structure Type: RegField;
      Name => "ring1_acl_tcam0ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "8",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_acl_tcam1ParityErrInitiate => { #Structure Type: RegField;
      Name => "ring1_acl_tcam1ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "9",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_acl_tcam2ParityErrInitiate => { #Structure Type: RegField;
      Name => "ring1_acl_tcam2ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "10",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_acl_tcam3ParityErrInitiate => { #Structure Type: RegField;
      Name => "ring1_acl_tcam3ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "11",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_acl_tcam4ParityErrInitiate => { #Structure Type: RegField;
      Name => "ring1_acl_tcam4ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "12",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_acl_tcam5ParityErrInitiate => { #Structure Type: RegField;
      Name => "ring1_acl_tcam5ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "13",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_acl_tcam6ParityErrInitiate => { #Structure Type: RegField;
      Name => "ring1_acl_tcam6ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "14",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    ring1_acl_tcam7ParityErrInitiate => { #Structure Type: RegField;
      Name => "ring1_acl_tcam7ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "15",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm0_tcam0ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm0_tcam0ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "16",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm0_tcam1ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm0_tcam1ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "17",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm0_tcam2ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm0_tcam2ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "18",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm0_tcam3ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm0_tcam3ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "19",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm0_tcam4ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm0_tcam4ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "20",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm0_tcam5ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm0_tcam5ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "21",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm0_tcam6ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm0_tcam6ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "22",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm0_tcam7ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm0_tcam7ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "23",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm1_tcam0ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm1_tcam0ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "24",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm1_tcam1ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm1_tcam1ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "25",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm1_tcam2ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm1_tcam2ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "26",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm1_tcam3ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm1_tcam3ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "27",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm1_tcam4ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm1_tcam4ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "28",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm1_tcam5ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm1_tcam5ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "29",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm1_tcam6ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm1_tcam6ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "30",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    lpm1_tcam7ParityErrInitiate => { #Structure Type: RegField;
      Name => "lpm1_tcam7ParityErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, Parity Error will be initiated",
      Width => "1",
      Position => "31",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  MemProtectErrStatus => { #Structure Type: Reg; Skip Register;
    Name => "MemProtectErrStatus",
    RegMem => "Reg",
    Address => "33",
    Description => "Memory SER protected error status",
    Width => "122",
    Type => "ReadOnly",
    ring0_associated_data_mem0ErrInt => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "0",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_associated_data_mem1ErrInt => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "1",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_associated_data_mem2ErrInt => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem2ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "2",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_associated_data_mem3ErrInt => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem3ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "3",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_associated_data_mem4ErrInt => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem4ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "4",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_associated_data_mem5ErrInt => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem5ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "5",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_associated_data_mem6ErrInt => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem6ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "6",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_associated_data_mem7ErrInt => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem7ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "7",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_associated_data_mem8ErrInt => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem8ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "8",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_associated_data_mem9ErrInt => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem9ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "9",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_associated_data_mem10ErrInt => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem10ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "10",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_associated_data_mem11ErrInt => { #Structure Type: RegField;
      Name => "ring0_associated_data_mem11ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "11",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_associated_data_mem0ErrInt => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "12",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_associated_data_mem1ErrInt => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "13",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_associated_data_mem2ErrInt => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem2ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "14",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_associated_data_mem3ErrInt => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem3ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "15",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_associated_data_mem4ErrInt => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem4ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "16",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_associated_data_mem5ErrInt => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem5ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "17",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_associated_data_mem6ErrInt => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem6ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "18",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_associated_data_mem7ErrInt => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem7ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "19",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_associated_data_mem8ErrInt => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem8ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "20",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_associated_data_mem9ErrInt => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem9ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "21",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_associated_data_mem10ErrInt => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem10ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "22",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_associated_data_mem11ErrInt => { #Structure Type: RegField;
      Name => "ring1_associated_data_mem11ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "23",
      Type => "Status",
      UsedBy => "SER",
    },
    trie_mem0ErrInt => { #Structure Type: RegField;
      Name => "trie_mem0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "24",
      Type => "Status",
      UsedBy => "SER",
    },
    trie_mem1ErrInt => { #Structure Type: RegField;
      Name => "trie_mem1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "25",
      Type => "Status",
      UsedBy => "SER",
    },
    extnd_trie_mem0ErrInt => { #Structure Type: RegField;
      Name => "extnd_trie_mem0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "26",
      Type => "Status",
      UsedBy => "SER",
    },
    extnd_trie_mem1ErrInt => { #Structure Type: RegField;
      Name => "extnd_trie_mem1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "27",
      Type => "Status",
      UsedBy => "SER",
    },
    subtrie_mem0ErrInt => { #Structure Type: RegField;
      Name => "subtrie_mem0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "28",
      Type => "Status",
      UsedBy => "SER",
    },
    subtrie_mem1ErrInt => { #Structure Type: RegField;
      Name => "subtrie_mem1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "29",
      Type => "Status",
      UsedBy => "SER",
    },
    extnd_subtrie_mem0ErrInt => { #Structure Type: RegField;
      Name => "extnd_subtrie_mem0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "30",
      Type => "Status",
      UsedBy => "SER",
    },
    extnd_subtrie_mem1ErrInt => { #Structure Type: RegField;
      Name => "extnd_subtrie_mem1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "31",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group00ErrInt => { #Structure Type: RegField;
      Name => "srams_group00ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "32",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group01ErrInt => { #Structure Type: RegField;
      Name => "srams_group01ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "33",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group02ErrInt => { #Structure Type: RegField;
      Name => "srams_group02ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "34",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group03ErrInt => { #Structure Type: RegField;
      Name => "srams_group03ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "35",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group04ErrInt => { #Structure Type: RegField;
      Name => "srams_group04ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "36",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group05ErrInt => { #Structure Type: RegField;
      Name => "srams_group05ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "37",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group06ErrInt => { #Structure Type: RegField;
      Name => "srams_group06ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "38",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group07ErrInt => { #Structure Type: RegField;
      Name => "srams_group07ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "39",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group08ErrInt => { #Structure Type: RegField;
      Name => "srams_group08ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "40",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group09ErrInt => { #Structure Type: RegField;
      Name => "srams_group09ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "41",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group010ErrInt => { #Structure Type: RegField;
      Name => "srams_group010ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "42",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group011ErrInt => { #Structure Type: RegField;
      Name => "srams_group011ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "43",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group012ErrInt => { #Structure Type: RegField;
      Name => "srams_group012ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "44",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group013ErrInt => { #Structure Type: RegField;
      Name => "srams_group013ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "45",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group014ErrInt => { #Structure Type: RegField;
      Name => "srams_group014ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "46",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group015ErrInt => { #Structure Type: RegField;
      Name => "srams_group015ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "47",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group016ErrInt => { #Structure Type: RegField;
      Name => "srams_group016ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "48",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group017ErrInt => { #Structure Type: RegField;
      Name => "srams_group017ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "49",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group018ErrInt => { #Structure Type: RegField;
      Name => "srams_group018ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "50",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group019ErrInt => { #Structure Type: RegField;
      Name => "srams_group019ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "51",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group020ErrInt => { #Structure Type: RegField;
      Name => "srams_group020ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "52",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group021ErrInt => { #Structure Type: RegField;
      Name => "srams_group021ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "53",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group022ErrInt => { #Structure Type: RegField;
      Name => "srams_group022ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "54",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group023ErrInt => { #Structure Type: RegField;
      Name => "srams_group023ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "55",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group024ErrInt => { #Structure Type: RegField;
      Name => "srams_group024ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "56",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group025ErrInt => { #Structure Type: RegField;
      Name => "srams_group025ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "57",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group026ErrInt => { #Structure Type: RegField;
      Name => "srams_group026ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "58",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group027ErrInt => { #Structure Type: RegField;
      Name => "srams_group027ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "59",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group10ErrInt => { #Structure Type: RegField;
      Name => "srams_group10ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "60",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group11ErrInt => { #Structure Type: RegField;
      Name => "srams_group11ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "61",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group12ErrInt => { #Structure Type: RegField;
      Name => "srams_group12ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "62",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group13ErrInt => { #Structure Type: RegField;
      Name => "srams_group13ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "63",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group14ErrInt => { #Structure Type: RegField;
      Name => "srams_group14ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "64",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group15ErrInt => { #Structure Type: RegField;
      Name => "srams_group15ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "65",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group16ErrInt => { #Structure Type: RegField;
      Name => "srams_group16ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "66",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group17ErrInt => { #Structure Type: RegField;
      Name => "srams_group17ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "67",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group18ErrInt => { #Structure Type: RegField;
      Name => "srams_group18ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "68",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group19ErrInt => { #Structure Type: RegField;
      Name => "srams_group19ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "69",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group110ErrInt => { #Structure Type: RegField;
      Name => "srams_group110ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "70",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group111ErrInt => { #Structure Type: RegField;
      Name => "srams_group111ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "71",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group112ErrInt => { #Structure Type: RegField;
      Name => "srams_group112ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "72",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group113ErrInt => { #Structure Type: RegField;
      Name => "srams_group113ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "73",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group114ErrInt => { #Structure Type: RegField;
      Name => "srams_group114ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "74",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group115ErrInt => { #Structure Type: RegField;
      Name => "srams_group115ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "75",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group116ErrInt => { #Structure Type: RegField;
      Name => "srams_group116ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "76",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group117ErrInt => { #Structure Type: RegField;
      Name => "srams_group117ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "77",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group118ErrInt => { #Structure Type: RegField;
      Name => "srams_group118ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "78",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group119ErrInt => { #Structure Type: RegField;
      Name => "srams_group119ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "79",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group120ErrInt => { #Structure Type: RegField;
      Name => "srams_group120ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "80",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group121ErrInt => { #Structure Type: RegField;
      Name => "srams_group121ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "81",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group122ErrInt => { #Structure Type: RegField;
      Name => "srams_group122ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "82",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group123ErrInt => { #Structure Type: RegField;
      Name => "srams_group123ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "83",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group124ErrInt => { #Structure Type: RegField;
      Name => "srams_group124ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "84",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group125ErrInt => { #Structure Type: RegField;
      Name => "srams_group125ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "85",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group126ErrInt => { #Structure Type: RegField;
      Name => "srams_group126ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "86",
      Type => "Status",
      UsedBy => "SER",
    },
    srams_group127ErrInt => { #Structure Type: RegField;
      Name => "srams_group127ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "87",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_acl_tcam0ErrInt => { #Structure Type: RegField;
      Name => "ring0_acl_tcam0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "88",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_acl_tcam1ErrInt => { #Structure Type: RegField;
      Name => "ring0_acl_tcam1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "89",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_acl_tcam2ErrInt => { #Structure Type: RegField;
      Name => "ring0_acl_tcam2ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "90",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_acl_tcam3ErrInt => { #Structure Type: RegField;
      Name => "ring0_acl_tcam3ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "91",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_acl_tcam4ErrInt => { #Structure Type: RegField;
      Name => "ring0_acl_tcam4ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "92",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_acl_tcam5ErrInt => { #Structure Type: RegField;
      Name => "ring0_acl_tcam5ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "93",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_acl_tcam6ErrInt => { #Structure Type: RegField;
      Name => "ring0_acl_tcam6ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "94",
      Type => "Status",
      UsedBy => "SER",
    },
    ring0_acl_tcam7ErrInt => { #Structure Type: RegField;
      Name => "ring0_acl_tcam7ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "95",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_acl_tcam0ErrInt => { #Structure Type: RegField;
      Name => "ring1_acl_tcam0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "96",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_acl_tcam1ErrInt => { #Structure Type: RegField;
      Name => "ring1_acl_tcam1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "97",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_acl_tcam2ErrInt => { #Structure Type: RegField;
      Name => "ring1_acl_tcam2ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "98",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_acl_tcam3ErrInt => { #Structure Type: RegField;
      Name => "ring1_acl_tcam3ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "99",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_acl_tcam4ErrInt => { #Structure Type: RegField;
      Name => "ring1_acl_tcam4ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "100",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_acl_tcam5ErrInt => { #Structure Type: RegField;
      Name => "ring1_acl_tcam5ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "101",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_acl_tcam6ErrInt => { #Structure Type: RegField;
      Name => "ring1_acl_tcam6ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "102",
      Type => "Status",
      UsedBy => "SER",
    },
    ring1_acl_tcam7ErrInt => { #Structure Type: RegField;
      Name => "ring1_acl_tcam7ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "103",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm0_tcam0ErrInt => { #Structure Type: RegField;
      Name => "lpm0_tcam0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "104",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm0_tcam1ErrInt => { #Structure Type: RegField;
      Name => "lpm0_tcam1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "105",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm0_tcam2ErrInt => { #Structure Type: RegField;
      Name => "lpm0_tcam2ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "106",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm0_tcam3ErrInt => { #Structure Type: RegField;
      Name => "lpm0_tcam3ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "107",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm0_tcam4ErrInt => { #Structure Type: RegField;
      Name => "lpm0_tcam4ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "108",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm0_tcam5ErrInt => { #Structure Type: RegField;
      Name => "lpm0_tcam5ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "109",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm0_tcam6ErrInt => { #Structure Type: RegField;
      Name => "lpm0_tcam6ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "110",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm0_tcam7ErrInt => { #Structure Type: RegField;
      Name => "lpm0_tcam7ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "111",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm1_tcam0ErrInt => { #Structure Type: RegField;
      Name => "lpm1_tcam0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "112",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm1_tcam1ErrInt => { #Structure Type: RegField;
      Name => "lpm1_tcam1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "113",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm1_tcam2ErrInt => { #Structure Type: RegField;
      Name => "lpm1_tcam2ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "114",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm1_tcam3ErrInt => { #Structure Type: RegField;
      Name => "lpm1_tcam3ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "115",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm1_tcam4ErrInt => { #Structure Type: RegField;
      Name => "lpm1_tcam4ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "116",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm1_tcam5ErrInt => { #Structure Type: RegField;
      Name => "lpm1_tcam5ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "117",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm1_tcam6ErrInt => { #Structure Type: RegField;
      Name => "lpm1_tcam6ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "118",
      Type => "Status",
      UsedBy => "SER",
    },
    lpm1_tcam7ErrInt => { #Structure Type: RegField;
      Name => "lpm1_tcam7ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "119",
      Type => "Status",
      UsedBy => "SER",
    },
    em0_hitErrInt => { #Structure Type: RegField;
      Name => "em0_hitErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "120",
      Type => "Status",
      UsedBy => "SER",
    },
    em1_hitErrInt => { #Structure Type: RegField;
      Name => "em1_hitErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "121",
      Type => "Status",
      UsedBy => "SER",
    },
  },
  SelectedSerErrorInfo => { #Structure Type: Reg; Skip Register;
    Name => "SelectedSerErrorInfo",
    RegMem => "Reg",
    Address => "34",
    Description => "Address and Type of SER error of selected memory",
    Width => "15",
    Type => "ReadOnly",
    MemErrAddr => { #Structure Type: RegField;
      Name => "MemErrAddr",
      RegMem => "RegField",
      Description => "Address of SER error of selected memory",
      Width => "13",
      Position => "12:0",
      Type => "Status",
      UsedBy => "SER",
    },
    MemErrType => { #Structure Type: RegField;
      Name => "MemErrType",
      RegMem => "RegField",
      Description => "0 = ECC 1b, 1 = ECC 2b, 2 = Parity",
      Width => "2",
      Position => "14:13",
      Type => "Status",
      UsedBy => "SER",
    },
  },
  SerErrorDebugConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "SerErrorDebugConfiguration",
    RegMem => "Reg",
    Address => "35",
    Description => "Address and Type of SER error of selected memory",
    Width => "8",
    Type => "Config",
    ErroneousMemorySelector => { #Structure Type: RegField;
      Name => "ErroneousMemorySelector",
      RegMem => "RegField",
      Description => "Selects which memory error address and error type to set on the status register",
      Width => "7",
      Position => "6:0",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b0",
    },
    ResetMemoryErrors => { #Structure Type: RegField;
      Name => "ResetMemoryErrors",
      RegMem => "RegField",
      Description => "When set to 1 - all the memory SER errors are reset. Need to set back to 0 to resume error recording",
      Width => "1",
      Position => "7",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b0",
    },
  },
  Ecc_1bErrDebug => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_1bErrDebug",
    RegMem => "Reg",
    Address => "36",
    Description => "ECC 1b Error Counter",
    Width => "16",
    Type => "ReadOnly",
    Ecc_1bErrCounter => { #Structure Type: RegField;
      Name => "Ecc_1bErrCounter",
      RegMem => "RegField",
      Description => "Counts number of ECC 1b errors",
      Width => "16",
      Position => "15:0",
      Type => "Counter",
      UsedBy => "SER",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  Ecc_2bErrDebug => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_2bErrDebug",
    RegMem => "Reg",
    Address => "37",
    Description => "ECC 2b Error Counter",
    Width => "16",
    Type => "ReadOnly",
    Ecc_2bErrCounter => { #Structure Type: RegField;
      Name => "Ecc_2bErrCounter",
      RegMem => "RegField",
      Description => "Counts number of ECC 2b errors",
      Width => "16",
      Position => "15:0",
      Type => "Counter",
      UsedBy => "SER",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  ParityErrDebug => { #Structure Type: Reg; Skip Register;
    Name => "ParityErrDebug",
    RegMem => "Reg",
    Address => "38",
    Description => "Parity Error Counter",
    Width => "16",
    Type => "ReadOnly",
    ParityErrCounter => { #Structure Type: RegField;
      Name => "ParityErrCounter",
      RegMem => "RegField",
      Description => "Counts number of Parity errors",
      Width => "16",
      Position => "15:0",
      Type => "Counter",
      UsedBy => "SER",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  TcamBistControl => { #Structure Type: Reg; Skip Register;
    Name => "TcamBistControl",
    RegMem => "Reg",
    Address => "39",
    Description => "TCAM BIST control",
    Width => "4",
    Type => "Config",
    TcamStrw => { #Structure Type: RegField;
      Name => "TcamStrw",
      RegMem => "RegField",
      Description => "The timing-mode configuration of the TCAMs",
      Width => "2",
      Position => "1:0",
      Type => "Config",
      UsedBy => "TCAM",
      DefaultValue => "d1",
    },
    TcamBistRst => { #Structure Type: RegField;
      Name => "TcamBistRst",
      RegMem => "RegField",
      Description => "TCAM BIST reset",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "TCAM",
      DefaultValue => "d0",
    },
    TcamBistRun => { #Structure Type: RegField;
      Name => "TcamBistRun",
      RegMem => "RegField",
      Description => "TCAM BIST run",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "TCAM",
      DefaultValue => "d0",
    },
  },
  TcamBistStatus => { #Structure Type: Reg; Skip Register;
    Name => "TcamBistStatus",
    RegMem => "Reg",
    Address => "3A",
    Description => "TCAM BIST pass fail status",
    Width => "96",
    Type => "ReadOnly",
    TcamBistDonePassOut => { #Structure Type: RegField;
      Name => "TcamBistDonePassOut",
      RegMem => "RegField",
      Description => "When this bit is set, TCAM BIST passed",
      Width => "48",
      Position => "47:0",
      Type => "Status",
      UsedBy => "TCAM",
    },
    TcamBistDoneFailOut => { #Structure Type: RegField;
      Name => "TcamBistDoneFailOut",
      RegMem => "RegField",
      Description => "When this bit is set, TCAM BIST failed",
      Width => "48",
      Position => "95:48",
      Type => "Status",
      UsedBy => "TCAM",
    },
  },
  TcamScanPeriodCfg => { #Structure Type: Reg; Skip Register;
    Name => "TcamScanPeriodCfg",
    RegMem => "Reg",
    Address => "3B",
    Description => "Configures period of TCAM scan for SER, set 0 to disable",
    Width => "32",
    Type => "Config",
    TcamScanPeriod => { #Structure Type: RegField;
      Name => "TcamScanPeriod",
      RegMem => "RegField",
      Description => "Configures period of TCAM scan for SER, set 0 to disable",
      Width => "32",
      Position => "31:0",
      Type => "Config",
      UsedBy => "TCAM",
      DefaultValue => "d120000000",
    },
  },

  CounterTimer => { #Structure Type: Reg; Skip Register;
    Name => "CounterTimer",
    RegMem => "Reg",
    Address => "40",
    Description => "Defines Counter Timer parameters",
    Width => "33", # Excel Formula: =calc_reg_width(E8:E9,F9)
    Type => "Config",
    CounterTimerEnable => { #Structure Type: RegField;
      Name => "CounterTimerEnable",
      RegMem => "RegField",
      Description => "If set, Counter Timer will applied for the counters, otherwise the counters are free running",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "b0",
    },
    CounterTimerCycle => { #Structure Type: RegField;
      Name => "CounterTimerCycle",
      RegMem => "RegField",
      Description => "When activated, CounterTimer will count for CounterTimerCycle",
      Width => "32",
      Position => "32:1", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "h3B9ACA00",
    },
  },
  CounterTimerTriggerReg => { #Structure Type: Reg; Skip Register;
    Name => "CounterTimerTriggerReg",
    RegMem => "Reg",
    Address => "41", # Excel Formula: =calc_reg_address(C7,A7,G7)
    Description => "Activates Counter Timer",
    Width => "1", # Excel Formula: =calc_reg_width(E11:E11,F11)
    Type => "External",
    UsedBy => "CIF",
    CounterTimerTrigger => { #Structure Type: RegField;
      Name => "CounterTimerTrigger",
      RegMem => "RegField",
      Description => "When activated, CounterTimer will count for CounterTimerCycle",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F10,E11,TRUE)
      Type => "External",
    },
  },
  MemoryAccessTimeout => { #Structure Type: Reg; Skip Register;
    Name => "MemoryAccessTimeout",
    RegMem => "Reg",
    Address => "42", # Excel Formula: =calc_reg_address(C10,A10,G10)
    Description => "Defines parameters for memory access timer expiry",
    Width => "38", # Excel Formula: =calc_reg_width(E13:E15,F15)
    Type => "Config",
    BubbleCounterThr => { #Structure Type: RegField;
      Name => "BubbleCounterThr",
      RegMem => "RegField",
      Description => "When BubbleCounterThr clocks passed from CIF memory access without grant, Bubble Request signal raised towards the block ",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F12,E13,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "d256",
    },
    TimeoutCounterThr => { #Structure Type: RegField;
      Name => "TimeoutCounterThr",
      RegMem => "RegField",
      Description => "When TimeoutCounterThr clocks passed from CIF memory access without grant, the access is terminated with error ",
      Width => "16",
      Position => "31:16", # Excel Formula: =calc_position(F13,E14)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "d4096",
    },
    AnsWindowCounterThr => { #Structure Type: RegField;
      Name => "AnsWindowCounterThr",
      RegMem => "RegField",
      Description => "When memory access is terminated because of  TimeoutCounterThr, the CIF waits AnsWindowCounterThr clocks for access termination",
      Width => "6",
      Position => "37:32", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "d16",
    },
  },
  BroadcastConfigReg => { #Structure Type: Reg; Skip Register;
    Name => "BroadcastConfigReg",
    RegMem => "Reg",
    Address => "43", # Excel Formula: =calc_reg_address(C12,A12,G12)
    Description => "Config Top broadcast parameters",
    Width => "12", # Excel Formula: =calc_reg_width(E17:E17,F17)
    Type => "Config",
    BroadcastId => { #Structure Type: RegField;
      Name => "BroadcastId",
      RegMem => "RegField",
      Description => "Broadcast ID used by Config Top protocol for broadcast messages",
      Width => "12",
      Position => "11:0", # Excel Formula: =calc_position(F16,E17,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "hFFF",
    },
  },
  MemoryProtBypass => { #Structure Type: Reg; Skip Register;
    Name => "MemoryProtBypass",
    RegMem => "Reg",
    Address => "44", # Excel Formula: =calc_reg_address(C16,A16,G16)
    Description => "Bypass for ECC/Parity, used for debug",
    Width => "3", # Excel Formula: =calc_reg_width(E19:E21,F21)
    Type => "Config",
    DisableEcc => { #Structure Type: RegField;
      Name => "DisableEcc",
      RegMem => "RegField",
      Description => "If set, ECC fix is bypassed and is taken from payload",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F18,E19,TRUE)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CifProtGenBypass => { #Structure Type: RegField;
      Name => "CifProtGenBypass",
      RegMem => "RegField",
      Description => "If set, ECC/Parity generation is bypassed and is taken from payload for CIF access",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F19,E20)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CifProtFixBypass => { #Structure Type: RegField;
      Name => "CifProtFixBypass",
      RegMem => "RegField",
      Description => "If set, ECC/Parity fix is bypassed and original ECC/Parity is forwarded towards the CIF",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F20,E21)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  SoftResetConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "SoftResetConfiguration",
    RegMem => "Reg",
    Address => "45", # Excel Formula: =calc_reg_address(C18,A18,G18)
    Description => "Soft Reset Configuration for the block",
    Width => "1", # Excel Formula: =calc_reg_width(E23:E23,F23)
    Type => "Config",
    SoftRstn => { #Structure Type: RegField;
      Name => "SoftRstn",
      RegMem => "RegField",
      Description => "Triggers soft reset signal for the block, active low register",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F22,E23,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "b0",
    },
  },
  MbistConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "MbistConfiguration",
    RegMem => "Reg",
    Address => "46", # Excel Formula: =calc_reg_address(C22,A22,G22)
    Description => "MBIST Configuration for the block",
    Width => "73", # Excel Formula: =calc_reg_width(E25:E53,F53)
    Type => "Config",
    SACR1P_RME => { #Structure Type: RegField;
      Name => "SACR1P_RME",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F24,E25,TRUE)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SACR1P_RM => { #Structure Type: RegField;
      Name => "SACR1P_RM",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin",
      Width => "4",
      Position => "4:1", # Excel Formula: =calc_position(F25,E26)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SACU2P_RME => { #Structure Type: RegField;
      Name => "SACU2P_RME",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable",
      Width => "1",
      Position => "5", # Excel Formula: =calc_position(F26,E27)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SACU2P_RM => { #Structure Type: RegField;
      Name => "SACU2P_RM",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin",
      Width => "4",
      Position => "9:6", # Excel Formula: =calc_position(F27,E28)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADC1P_RME => { #Structure Type: RegField;
      Name => "SADC1P_RME",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable",
      Width => "1",
      Position => "10", # Excel Formula: =calc_position(F28,E29)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADC1P_RM => { #Structure Type: RegField;
      Name => "SADC1P_RM",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin",
      Width => "4",
      Position => "14:11", # Excel Formula: =calc_position(F29,E30)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADR2P_RMEA => { #Structure Type: RegField;
      Name => "SADR2P_RMEA",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable port A",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F30,E31)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADR2P_RMA => { #Structure Type: RegField;
      Name => "SADR2P_RMA",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin port A",
      Width => "4",
      Position => "19:16", # Excel Formula: =calc_position(F31,E32)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADR2P_RMEB => { #Structure Type: RegField;
      Name => "SADR2P_RMEB",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable port B",
      Width => "1",
      Position => "20", # Excel Formula: =calc_position(F32,E33)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADR2P_RMB => { #Structure Type: RegField;
      Name => "SADR2P_RMB",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin port B",
      Width => "4",
      Position => "24:21", # Excel Formula: =calc_position(F33,E34)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADS2P_RMEA => { #Structure Type: RegField;
      Name => "SADS2P_RMEA",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable port A",
      Width => "1",
      Position => "25", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADS2P_RMA => { #Structure Type: RegField;
      Name => "SADS2P_RMA",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin port A",
      Width => "4",
      Position => "29:26", # Excel Formula: =calc_position(F35,E36)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADS2P_RMEB => { #Structure Type: RegField;
      Name => "SADS2P_RMEB",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable port B",
      Width => "1",
      Position => "30", # Excel Formula: =calc_position(F36,E37)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADS2P_RMB => { #Structure Type: RegField;
      Name => "SADS2P_RMB",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin port B",
      Width => "4",
      Position => "34:31", # Excel Formula: =calc_position(F37,E38)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASR1P_RME => { #Structure Type: RegField;
      Name => "SASR1P_RME",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable",
      Width => "1",
      Position => "35", # Excel Formula: =calc_position(F38,E39)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASR1P_RM => { #Structure Type: RegField;
      Name => "SASR1P_RM",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin",
      Width => "4",
      Position => "39:36", # Excel Formula: =calc_position(F39,E40)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASS1P_RME => { #Structure Type: RegField;
      Name => "SASS1P_RME",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F40,E41)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASS1P_RM => { #Structure Type: RegField;
      Name => "SASS1P_RM",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin",
      Width => "4",
      Position => "44:41", # Excel Formula: =calc_position(F41,E42)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASS2P_RMEA => { #Structure Type: RegField;
      Name => "SASS2P_RMEA",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable port A",
      Width => "1",
      Position => "45", # Excel Formula: =calc_position(F42,E43)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASS2P_RMA => { #Structure Type: RegField;
      Name => "SASS2P_RMA",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin port A",
      Width => "4",
      Position => "49:46", # Excel Formula: =calc_position(F43,E44)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASS2P_RMEB => { #Structure Type: RegField;
      Name => "SASS2P_RMEB",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable port B",
      Width => "1",
      Position => "50", # Excel Formula: =calc_position(F44,E45)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASS2P_RMB => { #Structure Type: RegField;
      Name => "SASS2P_RMB",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin port B",
      Width => "4",
      Position => "54:51", # Excel Formula: =calc_position(F45,E46)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASU2P_RME => { #Structure Type: RegField;
      Name => "SASU2P_RME",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable",
      Width => "1",
      Position => "55", # Excel Formula: =calc_position(F46,E47)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SASU2P_RM => { #Structure Type: RegField;
      Name => "SASU2P_RM",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin",
      Width => "4",
      Position => "59:56", # Excel Formula: =calc_position(F47,E48)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADU1P_RME => { #Structure Type: RegField;
      Name => "SADU1P_RME",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin Enable",
      Width => "1",
      Position => "60", # Excel Formula: =calc_position(F48,E49)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADU1P_RM => { #Structure Type: RegField;
      Name => "SADU1P_RM",
      RegMem => "RegField",
      Description => "MBIST logic - Read Margin",
      Width => "4",
      Position => "64:61", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADS2P_RA => { #Structure Type: RegField;
      Name => "SADS2P_RA",
      RegMem => "RegField",
      Description => "MBIST logic - Read Assist for Dual port",
      Width => "2",
      Position => "66:65", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    SADU1P_WA => { #Structure Type: RegField;
      Name => "SADU1P_WA",
      RegMem => "RegField",
      Description => "Write-Assist configuration for the SP SADU compiler",
      Width => "3",
      Position => "69:67", # Excel Formula: =calc_position(F51,E52)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "d5",
    },
    SADU1P_WPULSE => { #Structure Type: RegField;
      Name => "SADU1P_WPULSE",
      RegMem => "RegField",
      Description => "Write-Assist-Pulse configuration for the SP SADU compiler",
      Width => "3",
      Position => "72:70", # Excel Formula: =calc_position(F52,E53)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  PowerDownConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "PowerDownConfiguration",
    RegMem => "Reg",
    Address => "47", # Excel Formula: =calc_reg_address(C24,A24,G24)
    Description => "Power Down Configuration for the block",
    Width => "1", # Excel Formula: =calc_reg_width(E55:E55,F55)
    Type => "Config",
    PowerDown => { #Structure Type: RegField;
      Name => "PowerDown",
      RegMem => "RegField",
      Description => "If set, disables the clock of the block",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F54,E55,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "b0",
      Comments => "Default value should always be 0",
    },
  },
  SpareReg => { #Structure Type: Reg; Skip Register;
    Name => "SpareReg",
    RegMem => "Reg",
    Address => "48", # Excel Formula: =calc_reg_address(C54,A54,G54)
    Description => "Spare register",
    Width => "128", # Excel Formula: =calc_reg_width(E57:E57,F57)
    Type => "Config",
    SpareRegister => { #Structure Type: RegField;
      Name => "SpareRegister",
      RegMem => "RegField",
      Description => "Spare register ",
      Width => "128",
      Position => "127:0", # Excel Formula: =calc_position(F56,E57,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "hffffffffffffffff",
    },
  },
  PmroCtrl => { #Structure Type: Reg; Skip Register;
    Name => "PmroCtrl",
    RegMem => "Reg",
    Address => "49", # Excel Formula: =calc_reg_address(C56,A56,G56)
    Description => "PMRO controller configuration",
    Width => "32", # Excel Formula: =calc_reg_width(E59:E63,F63)
    Type => "Config",
    PmroRstn => { #Structure Type: RegField;
      Name => "PmroRstn",
      RegMem => "RegField",
      Description => "PMRO reset, active low",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F58,E59,TRUE)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d0",
    },
    PmroConfigEn => { #Structure Type: RegField;
      Name => "PmroConfigEn",
      RegMem => "RegField",
      Description => "Enable pmro configuration, when equals to 0 configurations are locked",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F59,E60)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d0",
    },
    PmroStart => { #Structure Type: RegField;
      Name => "PmroStart",
      RegMem => "RegField",
      Description => "Start the pmro operation",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F60,E61)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d0",
    },
    PmroRingEn => { #Structure Type: RegField;
      Name => "PmroRingEn",
      RegMem => "RegField",
      Description => "Determines which PMRO ring to activate, should be configured as one hot",
      Width => "7",
      Position => "9:3", # Excel Formula: =calc_position(F61,E62)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d1",
    },
    PmroCntPeriod => { #Structure Type: RegField;
      Name => "PmroCntPeriod",
      RegMem => "RegField",
      Description => "Number of core clock cycles on which PMRO is measured",
      Width => "22",
      Position => "31:10", # Excel Formula: =calc_position(F62,E63)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "h3FFFFF",
    },
  },
  PmroStatus => { #Structure Type: Reg; Skip Register;
    Name => "PmroStatus",
    RegMem => "Reg",
    Address => "4A", # Excel Formula: =calc_reg_address(C58,A58,G58)
    Description => "PMRO status configuration",
    Width => "23", # Excel Formula: =calc_reg_width(E65:E66,F66)
    Type => "ReadOnly",
    PmroCountOut => { #Structure Type: RegField;
      Name => "PmroCountOut",
      RegMem => "RegField",
      Description => "The ring oscilator counter value.",
      Width => "22",
      Position => "21:0", # Excel Formula: =calc_position(F64,E65,TRUE)
      Type => "Status",
      UsedBy => "pmro",
    },
    PmroDone => { #Structure Type: RegField;
      Name => "PmroDone",
      RegMem => "RegField",
      Description => "Pmro operation done, PmroCountOut is valid.",
      Width => "1",
      Position => "22", # Excel Formula: =calc_position(F65,E66)
      Type => "Status",
      UsedBy => "pmro",
    },
  },
  MirrorBusConfReg => { #Structure Type: Reg; Skip Register;
    Name => "MirrorBusConfReg",
    RegMem => "Reg",
    Address => "4B", # Excel Formula: =calc_reg_address(C64,A64,G64)
    Description => "Mirror Bus configurations",
    Width => "11", # Excel Formula: =calc_reg_width(E68:E69,F69)
    Type => "Config",
    MirrorBusEn => { #Structure Type: RegField;
      Name => "MirrorBusEn",
      RegMem => "RegField",
      Description => "Enable Mirror Bus",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F67,E68,TRUE)
      Type => "Config",
      UsedBy => "BLOCK",
      DefaultValue => "h0",
    },
    MirrorBusSel => { #Structure Type: RegField;
      Name => "MirrorBusSel",
      RegMem => "RegField",
      Description => "Mirror Bus selector",
      Width => "10",
      Position => "10:1", # Excel Formula: =calc_position(F68,E69)
      Type => "Config",
      UsedBy => "BLOCK",
      DefaultValue => "h0",
    },
  },
  MirrorBusStatus => { #Structure Type: Reg; Skip Register;
    Name => "MirrorBusStatus",
    RegMem => "Reg",
    Address => "4C", # Excel Formula: =calc_reg_address(C67,A67,G67)
    Description => "Mirror Bus status result",
    Width => "32", # Excel Formula: =calc_reg_width(E71:E71,F71)
    Type => "ReadOnly",
    MirrorBus => { #Structure Type: RegField;
      Name => "MirrorBus",
      RegMem => "RegField",
      Description => "Mirror Bus status result",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F70,E71,TRUE)
      Type => "Status",
      UsedBy => "BLOCK",
    },
  },
  DeviceTimeOffsetCfg => { #Structure Type: Reg; Skip Register;
    Name => "DeviceTimeOffsetCfg",
    RegMem => "Reg",
    Address => "4D", # Excel Formula: =calc_reg_address(C70,A70,G70)
    Description => "Define time offset configuration",
    Width => "10", # Excel Formula: =calc_reg_width(E73:E73,F73)
    Type => "Config",
    DeviceTimeOffset => { #Structure Type: RegField;
      Name => "DeviceTimeOffset",
      RegMem => "RegField",
      Description => "Define time offset",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F72,E73,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_tcams0_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 16;
    Name => "ctm_ring0_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "100",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E8:E12,F12)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "0",
    ring0_tcam0_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3'b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam0_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam0_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F9,E10)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam0_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F10,E11)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam0_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F11,E12)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_tcams1_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 16;
    Name => "ctm_ring0_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "101",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E8:E12,F12)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "1",
    ring0_tcam1_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3'b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam1_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam1_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F9,E10)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam1_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F10,E11)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam1_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F11,E12)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_tcams2_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 16;
    Name => "ctm_ring0_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "102",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E8:E12,F12)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "2",
    ring0_tcam2_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3'b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam2_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam2_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F9,E10)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam2_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F10,E11)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam2_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F11,E12)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_tcams3_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 16;
    Name => "ctm_ring0_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "103",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E8:E12,F12)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "3",
    ring0_tcam3_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3'b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam3_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam3_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F9,E10)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam3_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F10,E11)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam3_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F11,E12)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_tcams4_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 16;
    Name => "ctm_ring0_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "104",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E8:E12,F12)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "4",
    ring0_tcam4_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3'b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam4_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam4_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F9,E10)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam4_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F10,E11)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam4_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F11,E12)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_tcams5_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 16;
    Name => "ctm_ring0_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "105",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E8:E12,F12)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "5",
    ring0_tcam5_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3'b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam5_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam5_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F9,E10)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam5_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F10,E11)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam5_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F11,E12)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_tcams6_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 16;
    Name => "ctm_ring0_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "106",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E8:E12,F12)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "6",
    ring0_tcam6_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3'b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam6_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam6_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F9,E10)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam6_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F10,E11)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam6_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F11,E12)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_tcams7_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 16;
    Name => "ctm_ring0_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "107",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E8:E12,F12)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "7",
    ring0_tcam7_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3'b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam7_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam7_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F9,E10)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam7_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F10,E11)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam7_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F11,E12)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_tcams8_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 16;
    Name => "ctm_ring0_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "108",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E8:E12,F12)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "8",
    ring0_tcam8_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3'b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam8_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam8_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F9,E10)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam8_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F10,E11)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam8_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F11,E12)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_tcams9_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 16;
    Name => "ctm_ring0_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "109",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E8:E12,F12)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "9",
    ring0_tcam9_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3'b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam9_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam9_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F9,E10)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam9_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F10,E11)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam9_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F11,E12)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_tcams10_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 16;
    Name => "ctm_ring0_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "10A",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E8:E12,F12)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "10",
    ring0_tcam10_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3'b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam10_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam10_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F9,E10)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam10_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F10,E11)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam10_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F11,E12)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_tcams11_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 16;
    Name => "ctm_ring0_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "10B",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E8:E12,F12)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "11",
    ring0_tcam11_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3'b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam11_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam11_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F9,E10)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam11_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F10,E11)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_tcam11_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring0_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F11,E12)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_srams0_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 16;
    Name => "ctm_ring0_srams[12]_cfg",
    RegMem => "Reg",
    Address => "10C", # Excel Formula: =calc_reg_address(C7,A7,G7)
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E14:E19,F19)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "0",
    ring0_sram0_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F13,E14,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram0_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram0_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F15,E16)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram0_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F16,E17)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram0_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F17,E18)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram0_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F18,E19)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_srams1_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 16;
    Name => "ctm_ring0_srams[12]_cfg",
    RegMem => "Reg",
    Address => "10D",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E14:E19,F19)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "1",
    ring0_sram1_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F13,E14,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram1_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram1_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F15,E16)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram1_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F16,E17)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram1_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F17,E18)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram1_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F18,E19)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_srams2_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 16;
    Name => "ctm_ring0_srams[12]_cfg",
    RegMem => "Reg",
    Address => "10E",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E14:E19,F19)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "2",
    ring0_sram2_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F13,E14,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram2_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram2_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F15,E16)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram2_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F16,E17)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram2_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F17,E18)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram2_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F18,E19)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_srams3_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 16;
    Name => "ctm_ring0_srams[12]_cfg",
    RegMem => "Reg",
    Address => "10F",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E14:E19,F19)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "3",
    ring0_sram3_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F13,E14,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram3_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram3_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F15,E16)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram3_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F16,E17)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram3_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F17,E18)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram3_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F18,E19)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_srams4_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 16;
    Name => "ctm_ring0_srams[12]_cfg",
    RegMem => "Reg",
    Address => "110",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E14:E19,F19)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "4",
    ring0_sram4_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F13,E14,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram4_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram4_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F15,E16)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram4_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F16,E17)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram4_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F17,E18)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram4_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F18,E19)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_srams5_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 16;
    Name => "ctm_ring0_srams[12]_cfg",
    RegMem => "Reg",
    Address => "111",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E14:E19,F19)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "5",
    ring0_sram5_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F13,E14,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram5_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram5_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F15,E16)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram5_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F16,E17)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram5_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F17,E18)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram5_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F18,E19)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_srams6_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 16;
    Name => "ctm_ring0_srams[12]_cfg",
    RegMem => "Reg",
    Address => "112",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E14:E19,F19)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "6",
    ring0_sram6_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F13,E14,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram6_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram6_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F15,E16)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram6_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F16,E17)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram6_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F17,E18)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram6_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F18,E19)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_srams7_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 16;
    Name => "ctm_ring0_srams[12]_cfg",
    RegMem => "Reg",
    Address => "113",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E14:E19,F19)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "7",
    ring0_sram7_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F13,E14,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram7_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram7_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F15,E16)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram7_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F16,E17)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram7_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F17,E18)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram7_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F18,E19)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_srams8_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 16;
    Name => "ctm_ring0_srams[12]_cfg",
    RegMem => "Reg",
    Address => "114",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E14:E19,F19)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "8",
    ring0_sram8_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F13,E14,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram8_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram8_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F15,E16)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram8_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F16,E17)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram8_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F17,E18)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram8_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F18,E19)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_srams9_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 16;
    Name => "ctm_ring0_srams[12]_cfg",
    RegMem => "Reg",
    Address => "115",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E14:E19,F19)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "9",
    ring0_sram9_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F13,E14,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram9_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram9_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F15,E16)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram9_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F16,E17)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram9_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F17,E18)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram9_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F18,E19)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_srams10_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 16;
    Name => "ctm_ring0_srams[12]_cfg",
    RegMem => "Reg",
    Address => "116",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E14:E19,F19)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "10",
    ring0_sram10_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F13,E14,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram10_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram10_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F15,E16)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram10_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F16,E17)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram10_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F17,E18)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram10_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F18,E19)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_srams11_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 16;
    Name => "ctm_ring0_srams[12]_cfg",
    RegMem => "Reg",
    Address => "117",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E14:E19,F19)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "11",
    ring0_sram11_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F13,E14,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram11_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram11_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F15,E16)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram11_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F16,E17)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram11_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F17,E18)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_sram11_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring0_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F18,E19)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_result0_channel_sram_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 0; ArrayLocationInName: 17;
    Name => "ctm_ring0_result[5]_channel_sram_sel",
    RegMem => "Reg",
    Address => "118", # Excel Formula: =calc_reg_address(C13,A13,G13)
    Description => "Per ring configuration.
There are 5 result channels in a ring.
In case one of srams 0,2,4,6,8,10 is using 16b of next SRAM, the payload will be the concatanated result",
    Width => "24", # Excel Formula: =calc_reg_width(E21:E22,F22)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "0",
    ring0_ch0_lsb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 0; ArrayLocationInName: 9;
      Name => "ring0_ch[n]_lsb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which SRAMs payload will be 
placed at bits 31:0. ",
      Width => "12",
      Position => "11:0", # Excel Formula: =calc_position(F20,E21,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_ch0_msb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 0; ArrayLocationInName: 9;
      Name => "ring0_ch[n]_msb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which srams payload will be 
placed at bits 63:32. ",
      Width => "12",
      Position => "23:12", # Excel Formula: =calc_position(F21,E22)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_result1_channel_sram_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 1; ArrayLocationInName: 17;
    Name => "ctm_ring0_result[5]_channel_sram_sel",
    RegMem => "Reg",
    Address => "119",
    Description => "Per ring configuration.
There are 5 result channels in a ring.
In case one of srams 0,2,4,6,8,10 is using 16b of next SRAM, the payload will be the concatanated result",
    Width => "24", # Excel Formula: =calc_reg_width(E21:E22,F22)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "1",
    ring0_ch1_lsb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 1; ArrayLocationInName: 9;
      Name => "ring0_ch[n]_lsb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which SRAMs payload will be 
placed at bits 31:0. ",
      Width => "12",
      Position => "11:0", # Excel Formula: =calc_position(F20,E21,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_ch1_msb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 1; ArrayLocationInName: 9;
      Name => "ring0_ch[n]_msb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which srams payload will be 
placed at bits 63:32. ",
      Width => "12",
      Position => "23:12", # Excel Formula: =calc_position(F21,E22)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_result2_channel_sram_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 2; ArrayLocationInName: 17;
    Name => "ctm_ring0_result[5]_channel_sram_sel",
    RegMem => "Reg",
    Address => "11A",
    Description => "Per ring configuration.
There are 5 result channels in a ring.
In case one of srams 0,2,4,6,8,10 is using 16b of next SRAM, the payload will be the concatanated result",
    Width => "24", # Excel Formula: =calc_reg_width(E21:E22,F22)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "2",
    ring0_ch2_lsb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 2; ArrayLocationInName: 9;
      Name => "ring0_ch[n]_lsb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which SRAMs payload will be 
placed at bits 31:0. ",
      Width => "12",
      Position => "11:0", # Excel Formula: =calc_position(F20,E21,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_ch2_msb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 2; ArrayLocationInName: 9;
      Name => "ring0_ch[n]_msb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which srams payload will be 
placed at bits 63:32. ",
      Width => "12",
      Position => "23:12", # Excel Formula: =calc_position(F21,E22)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_result3_channel_sram_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 3; ArrayLocationInName: 17;
    Name => "ctm_ring0_result[5]_channel_sram_sel",
    RegMem => "Reg",
    Address => "11B",
    Description => "Per ring configuration.
There are 5 result channels in a ring.
In case one of srams 0,2,4,6,8,10 is using 16b of next SRAM, the payload will be the concatanated result",
    Width => "24", # Excel Formula: =calc_reg_width(E21:E22,F22)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "3",
    ring0_ch3_lsb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 3; ArrayLocationInName: 9;
      Name => "ring0_ch[n]_lsb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which SRAMs payload will be 
placed at bits 31:0. ",
      Width => "12",
      Position => "11:0", # Excel Formula: =calc_position(F20,E21,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_ch3_msb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 3; ArrayLocationInName: 9;
      Name => "ring0_ch[n]_msb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which srams payload will be 
placed at bits 63:32. ",
      Width => "12",
      Position => "23:12", # Excel Formula: =calc_position(F21,E22)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_result4_channel_sram_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 4; ArrayLocationInName: 17;
    Name => "ctm_ring0_result[5]_channel_sram_sel",
    RegMem => "Reg",
    Address => "11C",
    Description => "Per ring configuration.
There are 5 result channels in a ring.
In case one of srams 0,2,4,6,8,10 is using 16b of next SRAM, the payload will be the concatanated result",
    Width => "24", # Excel Formula: =calc_reg_width(E21:E22,F22)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "4",
    ring0_ch4_lsb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 4; ArrayLocationInName: 9;
      Name => "ring0_ch[n]_lsb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which SRAMs payload will be 
placed at bits 31:0. ",
      Width => "12",
      Position => "11:0", # Excel Formula: =calc_position(F20,E21,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_ch4_msb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 4; ArrayLocationInName: 9;
      Name => "ring0_ch[n]_msb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which srams payload will be 
placed at bits 63:32. ",
      Width => "12",
      Position => "23:12", # Excel Formula: =calc_position(F21,E22)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg0 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 0; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "11D", # Excel Formula: =calc_reg_address(C20,A20,G20)
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "0",
    ring0_cascade_cfg_sel0 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 0; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg1 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 1; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "11E",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "1",
    ring0_cascade_cfg_sel1 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 1; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg2 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 2; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "11F",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "2",
    ring0_cascade_cfg_sel2 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 2; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg3 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 3; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "120",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "3",
    ring0_cascade_cfg_sel3 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 3; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg4 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 4; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "121",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "4",
    ring0_cascade_cfg_sel4 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 4; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg5 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 5; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "122",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "5",
    ring0_cascade_cfg_sel5 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 5; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg6 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 6; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "123",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "6",
    ring0_cascade_cfg_sel6 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 6; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg7 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 7; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "124",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "7",
    ring0_cascade_cfg_sel7 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 7; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg8 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 8; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "125",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "8",
    ring0_cascade_cfg_sel8 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 8; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg9 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 9; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "126",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "9",
    ring0_cascade_cfg_sel9 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 9; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg10 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 10; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "127",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "10",
    ring0_cascade_cfg_sel10 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 10; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg11 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 11; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "128",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "11",
    ring0_cascade_cfg_sel11 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 11; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg12 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 12; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "129",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "12",
    ring0_cascade_cfg_sel12 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 12; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg13 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 13; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "12A",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "13",
    ring0_cascade_cfg_sel13 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 13; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg14 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 14; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "12B",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "14",
    ring0_cascade_cfg_sel14 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 14; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg15 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 15; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "12C",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "15",
    ring0_cascade_cfg_sel15 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 15; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg16 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 16; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "12D",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "16",
    ring0_cascade_cfg_sel16 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 16; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg17 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 17; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "12E",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "17",
    ring0_cascade_cfg_sel17 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 17; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg18 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 18; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "12F",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "18",
    ring0_cascade_cfg_sel18 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 18; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg19 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 19; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "130",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "19",
    ring0_cascade_cfg_sel19 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 19; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg20 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 20; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "131",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "20",
    ring0_cascade_cfg_sel20 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 20; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg21 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 21; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "132",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "21",
    ring0_cascade_cfg_sel21 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 21; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg22 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 22; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "133",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "22",
    ring0_cascade_cfg_sel22 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 22; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg23 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 23; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "134",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "23",
    ring0_cascade_cfg_sel23 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 23; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg24 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 24; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "135",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "24",
    ring0_cascade_cfg_sel24 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 24; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg25 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 25; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "136",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "25",
    ring0_cascade_cfg_sel25 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 25; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg26 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 26; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "137",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "26",
    ring0_cascade_cfg_sel26 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 26; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg27 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 27; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "138",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "27",
    ring0_cascade_cfg_sel27 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 27; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg28 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 28; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "139",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "28",
    ring0_cascade_cfg_sel28 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 28; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg29 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 29; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "13A",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "29",
    ring0_cascade_cfg_sel29 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 29; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg30 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 30; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "13B",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "30",
    ring0_cascade_cfg_sel30 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 30; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg31 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 31; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "13C",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "31",
    ring0_cascade_cfg_sel31 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 31; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg32 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 32; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "13D",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "32",
    ring0_cascade_cfg_sel32 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 32; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg33 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 33; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "13E",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "33",
    ring0_cascade_cfg_sel33 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 33; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg34 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 34; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "13F",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "34",
    ring0_cascade_cfg_sel34 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 34; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg35 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 35; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "140",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "35",
    ring0_cascade_cfg_sel35 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 35; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg36 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 36; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "141",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "36",
    ring0_cascade_cfg_sel36 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 36; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg37 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 37; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "142",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "37",
    ring0_cascade_cfg_sel37 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 37; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg38 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 38; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "143",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "38",
    ring0_cascade_cfg_sel38 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 38; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg39 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 39; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "144",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "39",
    ring0_cascade_cfg_sel39 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 39; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg40 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 40; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "145",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "40",
    ring0_cascade_cfg_sel40 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 40; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg41 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 41; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "146",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "41",
    ring0_cascade_cfg_sel41 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 41; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg42 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 42; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "147",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "42",
    ring0_cascade_cfg_sel42 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 42; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg43 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 43; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "148",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "43",
    ring0_cascade_cfg_sel43 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 43; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg44 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 44; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "149",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "44",
    ring0_cascade_cfg_sel44 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 44; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg45 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 45; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "14A",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "45",
    ring0_cascade_cfg_sel45 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 45; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg46 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 46; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "14B",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "46",
    ring0_cascade_cfg_sel46 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 46; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg47 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 47; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "14C",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "47",
    ring0_cascade_cfg_sel47 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 47; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg48 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 48; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "14D",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "48",
    ring0_cascade_cfg_sel48 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 48; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg49 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 49; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "14E",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "49",
    ring0_cascade_cfg_sel49 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 49; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg50 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 50; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "14F",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "50",
    ring0_cascade_cfg_sel50 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 50; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg51 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 51; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "150",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "51",
    ring0_cascade_cfg_sel51 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 51; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg52 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 52; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "151",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "52",
    ring0_cascade_cfg_sel52 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 52; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg53 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 53; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "152",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "53",
    ring0_cascade_cfg_sel53 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 53; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg54 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 54; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "153",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "54",
    ring0_cascade_cfg_sel54 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 54; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg55 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 55; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "154",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "55",
    ring0_cascade_cfg_sel55 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 55; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg56 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 56; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "155",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "56",
    ring0_cascade_cfg_sel56 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 56; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg57 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 57; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "156",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "57",
    ring0_cascade_cfg_sel57 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 57; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg58 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 58; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "157",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "58",
    ring0_cascade_cfg_sel58 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 58; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg59 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 59; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "158",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "59",
    ring0_cascade_cfg_sel59 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 59; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg60 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 60; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "159",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "60",
    ring0_cascade_cfg_sel60 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 60; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg61 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 61; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "15A",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "61",
    ring0_cascade_cfg_sel61 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 61; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg62 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 62; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "15B",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "62",
    ring0_cascade_cfg_sel62 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 62; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_general_cfg63 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 63; ArrayLocationInName: 30;
    Name => "ctm_ring0_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "15C",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E24:E24,F24)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "63",
    ring0_cascade_cfg_sel63 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 63; ArrayLocationInName: 22;
      Name => "ring0_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 64 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB63",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F23,E24,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_cfg0 => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 22;
    Name => "ctm_ring0_cascade_cfg[4]",
    RegMem => "Reg",
    Address => "15D", # Excel Formula: =calc_reg_address(C23,A23,G23)
    Description => "Per ring configuration.
There are 4 configuration sets",
    Width => "149", # Excel Formula: =calc_reg_width(E26:E32,F32)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "0",
    ring0_cascade_cfg0_use_ch3 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_use_ch3",
      RegMem => "RegField",
      Description => "Register per configuration set.
cascade logic generates cascade key from 2 keys recevied from the ring  key channles.
One of these 2 channels is always channel 4 key.
2nd key may be channel 3 or channel 4 (again).
if this bit is set - 2nd key will be taken from ch3.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F25,E26,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg0_ch4_mask0 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_ch4_mask0",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask for channhel 4 key in the cascade logic.
Value is in nibble resolution.
For example, If this register value is 40'hfffffffffd, channel 4 key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "40:1", # Excel Formula: =calc_position(F26,E27)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg0_ch4_right_shift => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_ch4_right_shift",
      RegMem => "RegField",
      Description => "Register per configuration set.
right shift value of channel 4 key in the cascade logic.
Value is in nibble resolution.",
      Width => "6",
      Position => "46:41", # Excel Formula: =calc_position(F27,E28)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg0_ch4_mask1 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_ch4_mask1",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask for channel 4  key in the cascade logic.
Value is in nibble resolution. 
This mask is used after the right shift of the key.
For example, If this register value is 40'hfffffffffd, shifted channel 4 key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "86:47", # Excel Formula: =calc_position(F28,E29)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg0_ch4_result_mask => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_ch4_result_mask",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask value of ch4 result in the cascade logic.
Value is in nibble resolution.
For example, If this register value is 40'hfffffffffd, channel 4 result after masking will have 0 in bits 4-8",
      Width => "16",
      Position => "102:87", # Excel Formula: =calc_position(F29,E30)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg0_selected_ch_right_shift => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_selected_ch_right_shift",
      RegMem => "RegField",
      Description => "Register per configuration set.
right shift value of selected ch (3 or 4) key in the cascade logic.
Value is in nibble resolution.",
      Width => "6",
      Position => "108:103", # Excel Formula: =calc_position(F30,E31)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg0_selected_ch_mask => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_selected_ch_mask",
      RegMem => "RegField",
      Description => "mask value of selected ch (3 or 4) key in the cascade logic.
Value is in nibble resolution. 
This mask is used after the right shioft of the key.
For example, If this register value is 40'hfffffffffd, the shifted 2nd  key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "148:109", # Excel Formula: =calc_position(F31,E32)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_cfg1 => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 22;
    Name => "ctm_ring0_cascade_cfg[4]",
    RegMem => "Reg",
    Address => "15E",
    Description => "Per ring configuration.
There are 4 configuration sets",
    Width => "149", # Excel Formula: =calc_reg_width(E26:E32,F32)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "1",
    ring0_cascade_cfg1_use_ch3 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_use_ch3",
      RegMem => "RegField",
      Description => "Register per configuration set.
cascade logic generates cascade key from 2 keys recevied from the ring  key channles.
One of these 2 channels is always channel 4 key.
2nd key may be channel 3 or channel 4 (again).
if this bit is set - 2nd key will be taken from ch3.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F25,E26,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg1_ch4_mask0 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_ch4_mask0",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask for channhel 4 key in the cascade logic.
Value is in nibble resolution.
For example, If this register value is 40'hfffffffffd, channel 4 key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "40:1", # Excel Formula: =calc_position(F26,E27)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg1_ch4_right_shift => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_ch4_right_shift",
      RegMem => "RegField",
      Description => "Register per configuration set.
right shift value of channel 4 key in the cascade logic.
Value is in nibble resolution.",
      Width => "6",
      Position => "46:41", # Excel Formula: =calc_position(F27,E28)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg1_ch4_mask1 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_ch4_mask1",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask for channel 4  key in the cascade logic.
Value is in nibble resolution. 
This mask is used after the right shift of the key.
For example, If this register value is 40'hfffffffffd, shifted channel 4 key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "86:47", # Excel Formula: =calc_position(F28,E29)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg1_ch4_result_mask => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_ch4_result_mask",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask value of ch4 result in the cascade logic.
Value is in nibble resolution.
For example, If this register value is 40'hfffffffffd, channel 4 result after masking will have 0 in bits 4-8",
      Width => "16",
      Position => "102:87", # Excel Formula: =calc_position(F29,E30)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg1_selected_ch_right_shift => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_selected_ch_right_shift",
      RegMem => "RegField",
      Description => "Register per configuration set.
right shift value of selected ch (3 or 4) key in the cascade logic.
Value is in nibble resolution.",
      Width => "6",
      Position => "108:103", # Excel Formula: =calc_position(F30,E31)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg1_selected_ch_mask => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_selected_ch_mask",
      RegMem => "RegField",
      Description => "mask value of selected ch (3 or 4) key in the cascade logic.
Value is in nibble resolution. 
This mask is used after the right shioft of the key.
For example, If this register value is 40'hfffffffffd, the shifted 2nd  key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "148:109", # Excel Formula: =calc_position(F31,E32)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_cfg2 => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 22;
    Name => "ctm_ring0_cascade_cfg[4]",
    RegMem => "Reg",
    Address => "15F",
    Description => "Per ring configuration.
There are 4 configuration sets",
    Width => "149", # Excel Formula: =calc_reg_width(E26:E32,F32)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "2",
    ring0_cascade_cfg2_use_ch3 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_use_ch3",
      RegMem => "RegField",
      Description => "Register per configuration set.
cascade logic generates cascade key from 2 keys recevied from the ring  key channles.
One of these 2 channels is always channel 4 key.
2nd key may be channel 3 or channel 4 (again).
if this bit is set - 2nd key will be taken from ch3.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F25,E26,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg2_ch4_mask0 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_ch4_mask0",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask for channhel 4 key in the cascade logic.
Value is in nibble resolution.
For example, If this register value is 40'hfffffffffd, channel 4 key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "40:1", # Excel Formula: =calc_position(F26,E27)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg2_ch4_right_shift => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_ch4_right_shift",
      RegMem => "RegField",
      Description => "Register per configuration set.
right shift value of channel 4 key in the cascade logic.
Value is in nibble resolution.",
      Width => "6",
      Position => "46:41", # Excel Formula: =calc_position(F27,E28)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg2_ch4_mask1 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_ch4_mask1",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask for channel 4  key in the cascade logic.
Value is in nibble resolution. 
This mask is used after the right shift of the key.
For example, If this register value is 40'hfffffffffd, shifted channel 4 key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "86:47", # Excel Formula: =calc_position(F28,E29)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg2_ch4_result_mask => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_ch4_result_mask",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask value of ch4 result in the cascade logic.
Value is in nibble resolution.
For example, If this register value is 40'hfffffffffd, channel 4 result after masking will have 0 in bits 4-8",
      Width => "16",
      Position => "102:87", # Excel Formula: =calc_position(F29,E30)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg2_selected_ch_right_shift => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_selected_ch_right_shift",
      RegMem => "RegField",
      Description => "Register per configuration set.
right shift value of selected ch (3 or 4) key in the cascade logic.
Value is in nibble resolution.",
      Width => "6",
      Position => "108:103", # Excel Formula: =calc_position(F30,E31)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg2_selected_ch_mask => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_selected_ch_mask",
      RegMem => "RegField",
      Description => "mask value of selected ch (3 or 4) key in the cascade logic.
Value is in nibble resolution. 
This mask is used after the right shioft of the key.
For example, If this register value is 40'hfffffffffd, the shifted 2nd  key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "148:109", # Excel Formula: =calc_position(F31,E32)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_cascade_cfg3 => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 22;
    Name => "ctm_ring0_cascade_cfg[4]",
    RegMem => "Reg",
    Address => "160",
    Description => "Per ring configuration.
There are 4 configuration sets",
    Width => "149", # Excel Formula: =calc_reg_width(E26:E32,F32)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "3",
    ring0_cascade_cfg3_use_ch3 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_use_ch3",
      RegMem => "RegField",
      Description => "Register per configuration set.
cascade logic generates cascade key from 2 keys recevied from the ring  key channles.
One of these 2 channels is always channel 4 key.
2nd key may be channel 3 or channel 4 (again).
if this bit is set - 2nd key will be taken from ch3.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F25,E26,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg3_ch4_mask0 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_ch4_mask0",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask for channhel 4 key in the cascade logic.
Value is in nibble resolution.
For example, If this register value is 40'hfffffffffd, channel 4 key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "40:1", # Excel Formula: =calc_position(F26,E27)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg3_ch4_right_shift => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_ch4_right_shift",
      RegMem => "RegField",
      Description => "Register per configuration set.
right shift value of channel 4 key in the cascade logic.
Value is in nibble resolution.",
      Width => "6",
      Position => "46:41", # Excel Formula: =calc_position(F27,E28)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg3_ch4_mask1 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_ch4_mask1",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask for channel 4  key in the cascade logic.
Value is in nibble resolution. 
This mask is used after the right shift of the key.
For example, If this register value is 40'hfffffffffd, shifted channel 4 key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "86:47", # Excel Formula: =calc_position(F28,E29)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg3_ch4_result_mask => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_ch4_result_mask",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask value of ch4 result in the cascade logic.
Value is in nibble resolution.
For example, If this register value is 40'hfffffffffd, channel 4 result after masking will have 0 in bits 4-8",
      Width => "16",
      Position => "102:87", # Excel Formula: =calc_position(F29,E30)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg3_selected_ch_right_shift => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_selected_ch_right_shift",
      RegMem => "RegField",
      Description => "Register per configuration set.
right shift value of selected ch (3 or 4) key in the cascade logic.
Value is in nibble resolution.",
      Width => "6",
      Position => "108:103", # Excel Formula: =calc_position(F30,E31)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
    ring0_cascade_cfg3_selected_ch_mask => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
      Name => "ring0_cascade_cfg[n]_selected_ch_mask",
      RegMem => "RegField",
      Description => "mask value of selected ch (3 or 4) key in the cascade logic.
Value is in nibble resolution. 
This mask is used after the right shioft of the key.
For example, If this register value is 40'hfffffffffd, the shifted 2nd  key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "148:109", # Excel Formula: =calc_position(F31,E32)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ring0_shared_tcam0_size_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
    Name => "ring0_shared_tcam[4]_size_reg",
    RegMem => "Reg",
    Address => "161", # Excel Formula: =calc_reg_address(C25,A25,G25)
    Description => "Register  per  ACL TCAM bank that supports multiple key sizes.
There are 8 TCAMs of that kind, each one is built using 2 LPM TCAMS.
indicates which ACL size is supported.",
    Width => "2", # Excel Formula: =calc_reg_width(E34:E34,F34)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "0",
    ring0_shared_tcam0_size => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "ring0_shared_tcam[n]_size",
      RegMem => "RegField",
      Description => "00 : 40b ACL
01 : 80b ACL
10: 160b ACL
11: 320b ACL",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h2",
    },
  },
  ring0_shared_tcam1_size_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
    Name => "ring0_shared_tcam[4]_size_reg",
    RegMem => "Reg",
    Address => "162",
    Description => "Register  per  ACL TCAM bank that supports multiple key sizes.
There are 8 TCAMs of that kind, each one is built using 2 LPM TCAMS.
indicates which ACL size is supported.",
    Width => "2", # Excel Formula: =calc_reg_width(E34:E34,F34)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "1",
    ring0_shared_tcam1_size => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "ring0_shared_tcam[n]_size",
      RegMem => "RegField",
      Description => "00 : 40b ACL
01 : 80b ACL
10: 160b ACL
11: 320b ACL",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h2",
    },
  },
  ring0_shared_tcam2_size_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
    Name => "ring0_shared_tcam[4]_size_reg",
    RegMem => "Reg",
    Address => "163",
    Description => "Register  per  ACL TCAM bank that supports multiple key sizes.
There are 8 TCAMs of that kind, each one is built using 2 LPM TCAMS.
indicates which ACL size is supported.",
    Width => "2", # Excel Formula: =calc_reg_width(E34:E34,F34)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "2",
    ring0_shared_tcam2_size => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
      Name => "ring0_shared_tcam[n]_size",
      RegMem => "RegField",
      Description => "00 : 40b ACL
01 : 80b ACL
10: 160b ACL
11: 320b ACL",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h2",
    },
  },
  ring0_shared_tcam3_size_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
    Name => "ring0_shared_tcam[4]_size_reg",
    RegMem => "Reg",
    Address => "164",
    Description => "Register  per  ACL TCAM bank that supports multiple key sizes.
There are 8 TCAMs of that kind, each one is built using 2 LPM TCAMS.
indicates which ACL size is supported.",
    Width => "2", # Excel Formula: =calc_reg_width(E34:E34,F34)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "3",
    ring0_shared_tcam3_size => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
      Name => "ring0_shared_tcam[n]_size",
      RegMem => "RegField",
      Description => "00 : 40b ACL
01 : 80b ACL
10: 160b ACL
11: 320b ACL",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F33,E34,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h2",
    },
  },
  ring0_acl_tcam0_is_320_reg => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 15;
    Name => "ring0_acl_tcam[8]_is_320_reg",
    RegMem => "Reg",
    Address => "165", # Excel Formula: =calc_reg_address(C33,A33,G33)
    Description => "Register  per  ACL TCAM bank that supports  key sizes of 160b only.
There are 8 TCAMs of that kind",
    Width => "1", # Excel Formula: =calc_reg_width(E36:E36,F36)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "0",
    ring0_acl_tcam0_is_320 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_is_320",
      RegMem => "RegField",
      Description => "0 : 160b ACL
1 : 320b ACL",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F35,E36,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ring0_acl_tcam1_is_320_reg => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 15;
    Name => "ring0_acl_tcam[8]_is_320_reg",
    RegMem => "Reg",
    Address => "166",
    Description => "Register  per  ACL TCAM bank that supports  key sizes of 160b only.
There are 8 TCAMs of that kind",
    Width => "1", # Excel Formula: =calc_reg_width(E36:E36,F36)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "1",
    ring0_acl_tcam1_is_320 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_is_320",
      RegMem => "RegField",
      Description => "0 : 160b ACL
1 : 320b ACL",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F35,E36,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ring0_acl_tcam2_is_320_reg => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 15;
    Name => "ring0_acl_tcam[8]_is_320_reg",
    RegMem => "Reg",
    Address => "167",
    Description => "Register  per  ACL TCAM bank that supports  key sizes of 160b only.
There are 8 TCAMs of that kind",
    Width => "1", # Excel Formula: =calc_reg_width(E36:E36,F36)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "2",
    ring0_acl_tcam2_is_320 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_is_320",
      RegMem => "RegField",
      Description => "0 : 160b ACL
1 : 320b ACL",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F35,E36,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ring0_acl_tcam3_is_320_reg => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 15;
    Name => "ring0_acl_tcam[8]_is_320_reg",
    RegMem => "Reg",
    Address => "168",
    Description => "Register  per  ACL TCAM bank that supports  key sizes of 160b only.
There are 8 TCAMs of that kind",
    Width => "1", # Excel Formula: =calc_reg_width(E36:E36,F36)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "3",
    ring0_acl_tcam3_is_320 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_is_320",
      RegMem => "RegField",
      Description => "0 : 160b ACL
1 : 320b ACL",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F35,E36,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ring0_acl_tcam4_is_320_reg => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 15;
    Name => "ring0_acl_tcam[8]_is_320_reg",
    RegMem => "Reg",
    Address => "169",
    Description => "Register  per  ACL TCAM bank that supports  key sizes of 160b only.
There are 8 TCAMs of that kind",
    Width => "1", # Excel Formula: =calc_reg_width(E36:E36,F36)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "4",
    ring0_acl_tcam4_is_320 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_is_320",
      RegMem => "RegField",
      Description => "0 : 160b ACL
1 : 320b ACL",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F35,E36,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ring0_acl_tcam5_is_320_reg => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 15;
    Name => "ring0_acl_tcam[8]_is_320_reg",
    RegMem => "Reg",
    Address => "16A",
    Description => "Register  per  ACL TCAM bank that supports  key sizes of 160b only.
There are 8 TCAMs of that kind",
    Width => "1", # Excel Formula: =calc_reg_width(E36:E36,F36)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "5",
    ring0_acl_tcam5_is_320 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_is_320",
      RegMem => "RegField",
      Description => "0 : 160b ACL
1 : 320b ACL",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F35,E36,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ring0_acl_tcam6_is_320_reg => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 15;
    Name => "ring0_acl_tcam[8]_is_320_reg",
    RegMem => "Reg",
    Address => "16B",
    Description => "Register  per  ACL TCAM bank that supports  key sizes of 160b only.
There are 8 TCAMs of that kind",
    Width => "1", # Excel Formula: =calc_reg_width(E36:E36,F36)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "6",
    ring0_acl_tcam6_is_320 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_is_320",
      RegMem => "RegField",
      Description => "0 : 160b ACL
1 : 320b ACL",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F35,E36,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ring0_acl_tcam7_is_320_reg => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 15;
    Name => "ring0_acl_tcam[8]_is_320_reg",
    RegMem => "Reg",
    Address => "16C",
    Description => "Register  per  ACL TCAM bank that supports  key sizes of 160b only.
There are 8 TCAMs of that kind",
    Width => "1", # Excel Formula: =calc_reg_width(E36:E36,F36)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "7",
    ring0_acl_tcam7_is_320 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_is_320",
      RegMem => "RegField",
      Description => "0 : 160b ACL
1 : 320b ACL",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F35,E36,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  lpm0_tcam0_for_ctm => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 10;
    Name => "lpm0_tcam[8]_for_ctm",
    RegMem => "Reg",
    Address => "16D", # Excel Formula: =calc_reg_address(C35,A35,G35)
    Description => "Register  per  LPM's TCAM .
TCAM 0-7 are used by LPM.
indicates which LPM TCAM belongs to CTM. ",
    Width => "1", # Excel Formula: =calc_reg_width(E38:E38,F38)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "0",
    lpm0_tcam0_in_use_of_ctm => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_in_use_of_ctm",
      RegMem => "RegField",
      Description => "1- in use of ctm, has flexiable key size ( 40b/80b/160b/320b), but only one key size for the entire TCAM.
0 - in use of LPM, has flexiable key size per TCAM entry.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F37,E38,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h0",
    },
  },
  lpm0_tcam1_for_ctm => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 10;
    Name => "lpm0_tcam[8]_for_ctm",
    RegMem => "Reg",
    Address => "16E",
    Description => "Register  per  LPM's TCAM .
TCAM 0-7 are used by LPM.
indicates which LPM TCAM belongs to CTM. ",
    Width => "1", # Excel Formula: =calc_reg_width(E38:E38,F38)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "1",
    lpm0_tcam1_in_use_of_ctm => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_in_use_of_ctm",
      RegMem => "RegField",
      Description => "1- in use of ctm, has flexiable key size ( 40b/80b/160b/320b), but only one key size for the entire TCAM.
0 - in use of LPM, has flexiable key size per TCAM entry.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F37,E38,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h0",
    },
  },
  lpm0_tcam2_for_ctm => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 10;
    Name => "lpm0_tcam[8]_for_ctm",
    RegMem => "Reg",
    Address => "16F",
    Description => "Register  per  LPM's TCAM .
TCAM 0-7 are used by LPM.
indicates which LPM TCAM belongs to CTM. ",
    Width => "1", # Excel Formula: =calc_reg_width(E38:E38,F38)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "2",
    lpm0_tcam2_in_use_of_ctm => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_in_use_of_ctm",
      RegMem => "RegField",
      Description => "1- in use of ctm, has flexiable key size ( 40b/80b/160b/320b), but only one key size for the entire TCAM.
0 - in use of LPM, has flexiable key size per TCAM entry.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F37,E38,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h0",
    },
  },
  lpm0_tcam3_for_ctm => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 10;
    Name => "lpm0_tcam[8]_for_ctm",
    RegMem => "Reg",
    Address => "170",
    Description => "Register  per  LPM's TCAM .
TCAM 0-7 are used by LPM.
indicates which LPM TCAM belongs to CTM. ",
    Width => "1", # Excel Formula: =calc_reg_width(E38:E38,F38)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "3",
    lpm0_tcam3_in_use_of_ctm => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_in_use_of_ctm",
      RegMem => "RegField",
      Description => "1- in use of ctm, has flexiable key size ( 40b/80b/160b/320b), but only one key size for the entire TCAM.
0 - in use of LPM, has flexiable key size per TCAM entry.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F37,E38,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h0",
    },
  },
  lpm0_tcam4_for_ctm => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 10;
    Name => "lpm0_tcam[8]_for_ctm",
    RegMem => "Reg",
    Address => "171",
    Description => "Register  per  LPM's TCAM .
TCAM 0-7 are used by LPM.
indicates which LPM TCAM belongs to CTM. ",
    Width => "1", # Excel Formula: =calc_reg_width(E38:E38,F38)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "4",
    lpm0_tcam4_in_use_of_ctm => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_in_use_of_ctm",
      RegMem => "RegField",
      Description => "1- in use of ctm, has flexiable key size ( 40b/80b/160b/320b), but only one key size for the entire TCAM.
0 - in use of LPM, has flexiable key size per TCAM entry.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F37,E38,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h0",
    },
  },
  lpm0_tcam5_for_ctm => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 10;
    Name => "lpm0_tcam[8]_for_ctm",
    RegMem => "Reg",
    Address => "172",
    Description => "Register  per  LPM's TCAM .
TCAM 0-7 are used by LPM.
indicates which LPM TCAM belongs to CTM. ",
    Width => "1", # Excel Formula: =calc_reg_width(E38:E38,F38)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "5",
    lpm0_tcam5_in_use_of_ctm => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_in_use_of_ctm",
      RegMem => "RegField",
      Description => "1- in use of ctm, has flexiable key size ( 40b/80b/160b/320b), but only one key size for the entire TCAM.
0 - in use of LPM, has flexiable key size per TCAM entry.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F37,E38,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h0",
    },
  },
  lpm0_tcam6_for_ctm => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 10;
    Name => "lpm0_tcam[8]_for_ctm",
    RegMem => "Reg",
    Address => "173",
    Description => "Register  per  LPM's TCAM .
TCAM 0-7 are used by LPM.
indicates which LPM TCAM belongs to CTM. ",
    Width => "1", # Excel Formula: =calc_reg_width(E38:E38,F38)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "6",
    lpm0_tcam6_in_use_of_ctm => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_in_use_of_ctm",
      RegMem => "RegField",
      Description => "1- in use of ctm, has flexiable key size ( 40b/80b/160b/320b), but only one key size for the entire TCAM.
0 - in use of LPM, has flexiable key size per TCAM entry.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F37,E38,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h0",
    },
  },
  lpm0_tcam7_for_ctm => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 10;
    Name => "lpm0_tcam[8]_for_ctm",
    RegMem => "Reg",
    Address => "174",
    Description => "Register  per  LPM's TCAM .
TCAM 0-7 are used by LPM.
indicates which LPM TCAM belongs to CTM. ",
    Width => "1", # Excel Formula: =calc_reg_width(E38:E38,F38)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "7",
    lpm0_tcam7_in_use_of_ctm => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_in_use_of_ctm",
      RegMem => "RegField",
      Description => "1- in use of ctm, has flexiable key size ( 40b/80b/160b/320b), but only one key size for the entire TCAM.
0 - in use of LPM, has flexiable key size per TCAM entry.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F37,E38,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_key_ch0_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 0; ArrayLocationInName: 17;
    Name => "ctm_ring0_key_ch[5]_sel",
    RegMem => "Reg",
    Address => "175", # Excel Formula: =calc_reg_address(C37,A37,G37)
    Description => "selecets which key will be connected to the ting key-channels",
    Width => "3", # Excel Formula: =calc_reg_width(E40:E40,F40)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "0",
    ring0_key_ch0_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 0; ArrayLocationInName: 13;
      Name => "ring0_key_ch[n]_sel",
      RegMem => "RegField",
      Description => "selectes the key to be connected to each ring key channel.
For ring key-chnnel0 :
0: in-key0
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel1:
0: in-key1
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel2: 
0: in-key2
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel3:
0: in-key3
1: in-key1
3 & 4: illegal
For ring key-chnnel4:
0: in-key4
1: in-key2
3 & 4: illegal",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F39,E40,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_key_ch1_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 1; ArrayLocationInName: 17;
    Name => "ctm_ring0_key_ch[5]_sel",
    RegMem => "Reg",
    Address => "176",
    Description => "selecets which key will be connected to the ting key-channels",
    Width => "3", # Excel Formula: =calc_reg_width(E40:E40,F40)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "1",
    ring0_key_ch1_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 1; ArrayLocationInName: 13;
      Name => "ring0_key_ch[n]_sel",
      RegMem => "RegField",
      Description => "selectes the key to be connected to each ring key channel.
For ring key-chnnel0 :
0: in-key0
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel1:
0: in-key1
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel2: 
0: in-key2
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel3:
0: in-key3
1: in-key1
3 & 4: illegal
For ring key-chnnel4:
0: in-key4
1: in-key2
3 & 4: illegal",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F39,E40,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_key_ch2_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 2; ArrayLocationInName: 17;
    Name => "ctm_ring0_key_ch[5]_sel",
    RegMem => "Reg",
    Address => "177",
    Description => "selecets which key will be connected to the ting key-channels",
    Width => "3", # Excel Formula: =calc_reg_width(E40:E40,F40)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "2",
    ring0_key_ch2_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 2; ArrayLocationInName: 13;
      Name => "ring0_key_ch[n]_sel",
      RegMem => "RegField",
      Description => "selectes the key to be connected to each ring key channel.
For ring key-chnnel0 :
0: in-key0
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel1:
0: in-key1
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel2: 
0: in-key2
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel3:
0: in-key3
1: in-key1
3 & 4: illegal
For ring key-chnnel4:
0: in-key4
1: in-key2
3 & 4: illegal",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F39,E40,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_key_ch3_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 3; ArrayLocationInName: 17;
    Name => "ctm_ring0_key_ch[5]_sel",
    RegMem => "Reg",
    Address => "178",
    Description => "selecets which key will be connected to the ting key-channels",
    Width => "3", # Excel Formula: =calc_reg_width(E40:E40,F40)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "3",
    ring0_key_ch3_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 3; ArrayLocationInName: 13;
      Name => "ring0_key_ch[n]_sel",
      RegMem => "RegField",
      Description => "selectes the key to be connected to each ring key channel.
For ring key-chnnel0 :
0: in-key0
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel1:
0: in-key1
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel2: 
0: in-key2
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel3:
0: in-key3
1: in-key1
3 & 4: illegal
For ring key-chnnel4:
0: in-key4
1: in-key2
3 & 4: illegal",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F39,E40,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring0_key_ch4_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 4; ArrayLocationInName: 17;
    Name => "ctm_ring0_key_ch[5]_sel",
    RegMem => "Reg",
    Address => "179",
    Description => "selecets which key will be connected to the ting key-channels",
    Width => "3", # Excel Formula: =calc_reg_width(E40:E40,F40)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "4",
    ring0_key_ch4_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 4; ArrayLocationInName: 13;
      Name => "ring0_key_ch[n]_sel",
      RegMem => "RegField",
      Description => "selectes the key to be connected to each ring key channel.
For ring key-chnnel0 :
0: in-key0
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel1:
0: in-key1
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel2: 
0: in-key2
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel3:
0: in-key3
1: in-key1
3 & 4: illegal
For ring key-chnnel4:
0: in-key4
1: in-key2
3 & 4: illegal",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F39,E40,TRUE)
      Type => "Config",
      UsedBy => "ring0",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_tcams0_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 16;
    Name => "ctm_ring1_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "17A", # Excel Formula: =calc_reg_address(C39,A39,G39)
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E42:E46,F46)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "0",
    ring1_tcam0_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F41,E42,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam0_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F42,E43)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam0_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F43,E44)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam0_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F44,E45)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam0_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F45,E46)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_tcams1_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 16;
    Name => "ctm_ring1_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "17B",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E42:E46,F46)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "1",
    ring1_tcam1_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F41,E42,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam1_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F42,E43)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam1_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F43,E44)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam1_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F44,E45)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam1_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F45,E46)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_tcams2_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 16;
    Name => "ctm_ring1_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "17C",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E42:E46,F46)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "2",
    ring1_tcam2_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F41,E42,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam2_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F42,E43)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam2_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F43,E44)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam2_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F44,E45)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam2_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F45,E46)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_tcams3_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 16;
    Name => "ctm_ring1_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "17D",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E42:E46,F46)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "3",
    ring1_tcam3_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F41,E42,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam3_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F42,E43)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam3_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F43,E44)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam3_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F44,E45)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam3_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F45,E46)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_tcams4_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 16;
    Name => "ctm_ring1_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "17E",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E42:E46,F46)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "4",
    ring1_tcam4_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F41,E42,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam4_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F42,E43)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam4_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F43,E44)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam4_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F44,E45)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam4_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F45,E46)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_tcams5_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 16;
    Name => "ctm_ring1_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "17F",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E42:E46,F46)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "5",
    ring1_tcam5_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F41,E42,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam5_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F42,E43)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam5_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F43,E44)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam5_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F44,E45)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam5_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F45,E46)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_tcams6_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 16;
    Name => "ctm_ring1_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "180",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E42:E46,F46)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "6",
    ring1_tcam6_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F41,E42,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam6_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F42,E43)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam6_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F43,E44)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam6_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F44,E45)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam6_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F45,E46)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_tcams7_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 16;
    Name => "ctm_ring1_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "181",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E42:E46,F46)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "7",
    ring1_tcam7_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F41,E42,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam7_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F42,E43)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam7_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F43,E44)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam7_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F44,E45)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam7_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F45,E46)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_tcams8_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 16;
    Name => "ctm_ring1_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "182",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E42:E46,F46)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "8",
    ring1_tcam8_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F41,E42,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam8_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F42,E43)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam8_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F43,E44)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam8_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F44,E45)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam8_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F45,E46)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_tcams9_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 16;
    Name => "ctm_ring1_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "183",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E42:E46,F46)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "9",
    ring1_tcam9_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F41,E42,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam9_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F42,E43)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam9_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F43,E44)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam9_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F44,E45)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam9_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F45,E46)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_tcams10_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 16;
    Name => "ctm_ring1_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "184",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E42:E46,F46)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "10",
    ring1_tcam10_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F41,E42,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam10_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F42,E43)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam10_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F43,E44)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam10_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F44,E45)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam10_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F45,E46)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_tcams11_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 16;
    Name => "ctm_ring1_tcams[12]_cfg",
    RegMem => "Reg",
    Address => "185",
    Description => "configuration Per ring.
there are 12 tcams,  5 key channels and  7 hit channels  in a ring.",
    Width => "26", # Excel Formula: =calc_reg_width(E42:E46,F46)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "11",
    ring1_tcam11_key_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to key channel. 
Register per TCAM.
Encoded as follows:
3b000: Key-Channel[0] 
3b001: Key-Channel[1] 
3b010: Key-Channel[2] 
3b011: Key-Channel[3]
3b100: Key-Channel[4] 
3b111: No access",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F41,E42,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam11_key_shift => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_key_shift",
      RegMem => "RegField",
      Description => "Maps a TCAM bank key to a desired  right shift value
Register per TCAM.
Encoded as follows:
2b00: no shift 
2b01: 40b right shift 
2b10: 80b right shift
2b11: 120b right shift ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F42,E43)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam11_hit_ch_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_hit_ch_sel",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to hit channel. 
Register per TCAM.
Encoded as follows:
3b000: hit-Channel[0] 
3b001: hit-Channel[1] 
3b010: hit-Channel[2] 
3b011: hit-Channel[3]
3b100: hit-Channel[4] 
3b101: hit-Channel[5]
3b111: hit-Channel[6]
3b111: No access",
      Width => "3",
      Position => "7:5", # Excel Formula: =calc_position(F43,E44)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam11_ldb_access => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_ldb_access",
      RegMem => "RegField",
      Description => "Maps a TCAM bank to a logical data base(LDB).
Register per TCAM.
LDB is 4 bits wide, each tcam has 16bit configuration, bit per possible LDB.
The 4-lsb of the key are the LDB. 
Is the associated bit in the cfg is set, the tcam will be accessed.
For example, if the vector of TCAM0 is 16'h0001 only LDB 0 keys will access it.",
      Width => "16",
      Position => "23:8", # Excel Formula: =calc_position(F44,E45)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_tcam11_index_offset => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring1_tcam[n]_index_offset",
      RegMem => "RegField",
      Description => "Register per TCAM.
Offset added the tcam hit index.
The hit index Is the SRAM adress that will be accessed for reading the TCAM's associated data.
00 - no offset added.
01 - 512 is added.
10 - 1024 is added.
11 - 1536 is added.",
      Width => "2",
      Position => "25:24", # Excel Formula: =calc_position(F45,E46)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_srams0_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 16;
    Name => "ctm_ring1_srams[12]_cfg",
    RegMem => "Reg",
    Address => "186", # Excel Formula: =calc_reg_address(C41,A41,G41)
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E48:E53,F53)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "0",
    ring1_sram0_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F47,E48,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram0_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F48,E49)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram0_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram0_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram0_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F51,E52)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram0_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F52,E53)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_srams1_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 16;
    Name => "ctm_ring1_srams[12]_cfg",
    RegMem => "Reg",
    Address => "187",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E48:E53,F53)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "1",
    ring1_sram1_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F47,E48,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram1_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F48,E49)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram1_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram1_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram1_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F51,E52)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram1_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F52,E53)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_srams2_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 16;
    Name => "ctm_ring1_srams[12]_cfg",
    RegMem => "Reg",
    Address => "188",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E48:E53,F53)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "2",
    ring1_sram2_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F47,E48,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram2_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F48,E49)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram2_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram2_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram2_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F51,E52)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram2_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F52,E53)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_srams3_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 16;
    Name => "ctm_ring1_srams[12]_cfg",
    RegMem => "Reg",
    Address => "189",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E48:E53,F53)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "3",
    ring1_sram3_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F47,E48,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram3_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F48,E49)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram3_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram3_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram3_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F51,E52)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram3_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F52,E53)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_srams4_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 16;
    Name => "ctm_ring1_srams[12]_cfg",
    RegMem => "Reg",
    Address => "18A",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E48:E53,F53)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "4",
    ring1_sram4_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F47,E48,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram4_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F48,E49)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram4_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram4_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram4_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F51,E52)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram4_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F52,E53)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_srams5_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 16;
    Name => "ctm_ring1_srams[12]_cfg",
    RegMem => "Reg",
    Address => "18B",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E48:E53,F53)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "5",
    ring1_sram5_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F47,E48,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram5_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F48,E49)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram5_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram5_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram5_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F51,E52)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram5_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F52,E53)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_srams6_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 16;
    Name => "ctm_ring1_srams[12]_cfg",
    RegMem => "Reg",
    Address => "18C",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E48:E53,F53)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "6",
    ring1_sram6_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F47,E48,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram6_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F48,E49)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram6_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram6_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram6_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F51,E52)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram6_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F52,E53)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_srams7_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 16;
    Name => "ctm_ring1_srams[12]_cfg",
    RegMem => "Reg",
    Address => "18D",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E48:E53,F53)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "7",
    ring1_sram7_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F47,E48,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram7_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F48,E49)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram7_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram7_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram7_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F51,E52)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram7_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F52,E53)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_srams8_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 16;
    Name => "ctm_ring1_srams[12]_cfg",
    RegMem => "Reg",
    Address => "18E",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E48:E53,F53)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "8",
    ring1_sram8_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F47,E48,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram8_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F48,E49)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram8_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram8_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram8_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F51,E52)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram8_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F52,E53)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_srams9_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 16;
    Name => "ctm_ring1_srams[12]_cfg",
    RegMem => "Reg",
    Address => "18F",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E48:E53,F53)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "9",
    ring1_sram9_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F47,E48,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram9_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F48,E49)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram9_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram9_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram9_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F51,E52)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram9_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F52,E53)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_srams10_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 16;
    Name => "ctm_ring1_srams[12]_cfg",
    RegMem => "Reg",
    Address => "190",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E48:E53,F53)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "10",
    ring1_sram10_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F47,E48,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram10_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F48,E49)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram10_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram10_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram10_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F51,E52)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram10_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F52,E53)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_srams11_cfg => { #Structure Type: Reg; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 16;
    Name => "ctm_ring1_srams[12]_cfg",
    RegMem => "Reg",
    Address => "191",
    Description => "Per ring configuration.
There are 12 SRAMs and 7 hit channels in a ring.",
    Width => "16", # Excel Formula: =calc_reg_width(E48:E53,F53)
    Type => "Config",
    ArrayLength => "12",
    ArrayIndex => "11",
    ring1_sram11_tcam_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "3:0", # Excel Formula: =calc_position(F47,E48,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram11_tcam_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_tcam_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to TCAM banks.
to which tcam out of the 12 this SRAM is associated.
up to 2 TCAMS per SRAM",
      Width => "4",
      Position => "7:4", # Excel Formula: =calc_position(F48,E49)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram11_ch_a_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_a_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 1st channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "10:8", # Excel Formula: =calc_position(F49,E50)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram11_ch_b_sel => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_ch_b_sel",
      RegMem => "RegField",
      Description => "Register per SRAM.
Maps an SRAM to hit channels.
to which hit channel out of the 7 this SRAM is associated.
up to 2 hit  channels per SRAM, this configuration is for the 2nd channel out of 2.
Since this is a single port SRAM, incase of collision between the 2 channels, channel A will be granted access to the SRAM.",
      Width => "3",
      Position => "13:11", # Excel Formula: =calc_position(F50,E51)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram11_payload_size => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_payload_size",
      RegMem => "RegField",
      Description => "Register per SRAM.
indicates if SRAM data structure is 1k x 32 or 2k x 16.
on the latter, data should be arranged as follow in the SRAM :
line 0 - {entry #1024, entry #0}
line 1 - {entry #1025, entry #1}
line 2 - {entry #1026, entry #2}
                    .
                    .
                    .
line 1023 - {entry #2047, entry #1023}",
      Width => "1",
      Position => "14", # Excel Formula: =calc_position(F51,E52)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_sram11_append_16b_of_adjacent_sram => { #Structure Type: RegField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 11;
      Name => "ring1_sram[n]_append_16b_of_adjacent_sram",
      RegMem => "RegField",
      Description => "Register per even SRAM.
When set, 16b result of  SRAM #N is concatenated with the 16b result of SRAM #N+1.  
SRAM N 16b payload will be placed at the lsb. 
Relevant only for SRAMS 0,2,4,6,8,10.",
      Width => "1",
      Position => "15", # Excel Formula: =calc_position(F52,E53)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_result0_channel_sram_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 0; ArrayLocationInName: 17;
    Name => "ctm_ring1_result[5]_channel_sram_sel",
    RegMem => "Reg",
    Address => "192", # Excel Formula: =calc_reg_address(C47,A47,G47)
    Description => "Per ring configuration.
There are 5 result channels in a ring.
In case one of srams 0,2,4,6,8,10 is using 16b of next SRAM, the payload will be the concatanated result",
    Width => "24", # Excel Formula: =calc_reg_width(E55:E56,F56)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "0",
    ring1_ch0_lsb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 0; ArrayLocationInName: 9;
      Name => "ring1_ch[n]_lsb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which SRAMs payload will be 
placed at bits 31:0. ",
      Width => "12",
      Position => "11:0", # Excel Formula: =calc_position(F54,E55,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_ch0_msb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 0; ArrayLocationInName: 9;
      Name => "ring1_ch[n]_msb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which srams payload will be 
placed at bits 63:32. ",
      Width => "12",
      Position => "23:12", # Excel Formula: =calc_position(F55,E56)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_result1_channel_sram_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 1; ArrayLocationInName: 17;
    Name => "ctm_ring1_result[5]_channel_sram_sel",
    RegMem => "Reg",
    Address => "193",
    Description => "Per ring configuration.
There are 5 result channels in a ring.
In case one of srams 0,2,4,6,8,10 is using 16b of next SRAM, the payload will be the concatanated result",
    Width => "24", # Excel Formula: =calc_reg_width(E55:E56,F56)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "1",
    ring1_ch1_lsb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 1; ArrayLocationInName: 9;
      Name => "ring1_ch[n]_lsb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which SRAMs payload will be 
placed at bits 31:0. ",
      Width => "12",
      Position => "11:0", # Excel Formula: =calc_position(F54,E55,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_ch1_msb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 1; ArrayLocationInName: 9;
      Name => "ring1_ch[n]_msb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which srams payload will be 
placed at bits 63:32. ",
      Width => "12",
      Position => "23:12", # Excel Formula: =calc_position(F55,E56)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_result2_channel_sram_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 2; ArrayLocationInName: 17;
    Name => "ctm_ring1_result[5]_channel_sram_sel",
    RegMem => "Reg",
    Address => "194",
    Description => "Per ring configuration.
There are 5 result channels in a ring.
In case one of srams 0,2,4,6,8,10 is using 16b of next SRAM, the payload will be the concatanated result",
    Width => "24", # Excel Formula: =calc_reg_width(E55:E56,F56)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "2",
    ring1_ch2_lsb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 2; ArrayLocationInName: 9;
      Name => "ring1_ch[n]_lsb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which SRAMs payload will be 
placed at bits 31:0. ",
      Width => "12",
      Position => "11:0", # Excel Formula: =calc_position(F54,E55,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_ch2_msb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 2; ArrayLocationInName: 9;
      Name => "ring1_ch[n]_msb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which srams payload will be 
placed at bits 63:32. ",
      Width => "12",
      Position => "23:12", # Excel Formula: =calc_position(F55,E56)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_result3_channel_sram_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 3; ArrayLocationInName: 17;
    Name => "ctm_ring1_result[5]_channel_sram_sel",
    RegMem => "Reg",
    Address => "195",
    Description => "Per ring configuration.
There are 5 result channels in a ring.
In case one of srams 0,2,4,6,8,10 is using 16b of next SRAM, the payload will be the concatanated result",
    Width => "24", # Excel Formula: =calc_reg_width(E55:E56,F56)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "3",
    ring1_ch3_lsb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 3; ArrayLocationInName: 9;
      Name => "ring1_ch[n]_lsb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which SRAMs payload will be 
placed at bits 31:0. ",
      Width => "12",
      Position => "11:0", # Excel Formula: =calc_position(F54,E55,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_ch3_msb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 3; ArrayLocationInName: 9;
      Name => "ring1_ch[n]_msb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which srams payload will be 
placed at bits 63:32. ",
      Width => "12",
      Position => "23:12", # Excel Formula: =calc_position(F55,E56)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_result4_channel_sram_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 4; ArrayLocationInName: 17;
    Name => "ctm_ring1_result[5]_channel_sram_sel",
    RegMem => "Reg",
    Address => "196",
    Description => "Per ring configuration.
There are 5 result channels in a ring.
In case one of srams 0,2,4,6,8,10 is using 16b of next SRAM, the payload will be the concatanated result",
    Width => "24", # Excel Formula: =calc_reg_width(E55:E56,F56)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "4",
    ring1_ch4_lsb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 4; ArrayLocationInName: 9;
      Name => "ring1_ch[n]_lsb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which SRAMs payload will be 
placed at bits 31:0. ",
      Width => "12",
      Position => "11:0", # Excel Formula: =calc_position(F54,E55,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_ch4_msb_sram_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 4; ArrayLocationInName: 9;
      Name => "ring1_ch[n]_msb_sram_sel",
      RegMem => "RegField",
      Description => "Register per result channel.
bitmap - which srams payload will be 
placed at bits 63:32. ",
      Width => "12",
      Position => "23:12", # Excel Formula: =calc_position(F55,E56)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg0 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 0; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "197", # Excel Formula: =calc_reg_address(C54,A54,G54)
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "0",
    ring1_cascade_cfg_sel0 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 0; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg1 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 1; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "198",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "1",
    ring1_cascade_cfg_sel1 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 1; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg2 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 2; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "199",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "2",
    ring1_cascade_cfg_sel2 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 2; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg3 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 3; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "19A",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "3",
    ring1_cascade_cfg_sel3 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 3; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg4 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 4; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "19B",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "4",
    ring1_cascade_cfg_sel4 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 4; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg5 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 5; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "19C",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "5",
    ring1_cascade_cfg_sel5 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 5; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg6 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 6; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "19D",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "6",
    ring1_cascade_cfg_sel6 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 6; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg7 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 7; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "19E",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "7",
    ring1_cascade_cfg_sel7 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 7; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg8 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 8; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "19F",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "8",
    ring1_cascade_cfg_sel8 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 8; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg9 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 9; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1A0",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "9",
    ring1_cascade_cfg_sel9 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 9; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg10 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 10; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1A1",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "10",
    ring1_cascade_cfg_sel10 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 10; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg11 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 11; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1A2",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "11",
    ring1_cascade_cfg_sel11 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 11; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg12 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 12; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1A3",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "12",
    ring1_cascade_cfg_sel12 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 12; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg13 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 13; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1A4",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "13",
    ring1_cascade_cfg_sel13 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 13; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg14 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 14; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1A5",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "14",
    ring1_cascade_cfg_sel14 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 14; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg15 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 15; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1A6",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "15",
    ring1_cascade_cfg_sel15 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 15; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg16 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 16; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1A7",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "16",
    ring1_cascade_cfg_sel16 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 16; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg17 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 17; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1A8",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "17",
    ring1_cascade_cfg_sel17 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 17; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg18 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 18; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1A9",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "18",
    ring1_cascade_cfg_sel18 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 18; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg19 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 19; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1AA",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "19",
    ring1_cascade_cfg_sel19 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 19; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg20 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 20; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1AB",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "20",
    ring1_cascade_cfg_sel20 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 20; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg21 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 21; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1AC",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "21",
    ring1_cascade_cfg_sel21 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 21; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg22 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 22; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1AD",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "22",
    ring1_cascade_cfg_sel22 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 22; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg23 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 23; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1AE",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "23",
    ring1_cascade_cfg_sel23 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 23; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg24 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 24; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1AF",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "24",
    ring1_cascade_cfg_sel24 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 24; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg25 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 25; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1B0",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "25",
    ring1_cascade_cfg_sel25 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 25; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg26 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 26; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1B1",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "26",
    ring1_cascade_cfg_sel26 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 26; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg27 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 27; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1B2",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "27",
    ring1_cascade_cfg_sel27 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 27; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg28 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 28; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1B3",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "28",
    ring1_cascade_cfg_sel28 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 28; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg29 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 29; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1B4",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "29",
    ring1_cascade_cfg_sel29 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 29; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg30 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 30; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1B5",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "30",
    ring1_cascade_cfg_sel30 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 30; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg31 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 31; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1B6",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "31",
    ring1_cascade_cfg_sel31 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 31; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg32 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 32; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1B7",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "32",
    ring1_cascade_cfg_sel32 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 32; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg33 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 33; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1B8",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "33",
    ring1_cascade_cfg_sel33 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 33; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg34 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 34; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1B9",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "34",
    ring1_cascade_cfg_sel34 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 34; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg35 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 35; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1BA",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "35",
    ring1_cascade_cfg_sel35 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 35; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg36 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 36; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1BB",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "36",
    ring1_cascade_cfg_sel36 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 36; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg37 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 37; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1BC",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "37",
    ring1_cascade_cfg_sel37 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 37; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg38 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 38; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1BD",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "38",
    ring1_cascade_cfg_sel38 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 38; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg39 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 39; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1BE",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "39",
    ring1_cascade_cfg_sel39 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 39; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg40 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 40; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1BF",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "40",
    ring1_cascade_cfg_sel40 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 40; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg41 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 41; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1C0",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "41",
    ring1_cascade_cfg_sel41 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 41; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg42 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 42; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1C1",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "42",
    ring1_cascade_cfg_sel42 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 42; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg43 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 43; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1C2",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "43",
    ring1_cascade_cfg_sel43 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 43; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg44 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 44; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1C3",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "44",
    ring1_cascade_cfg_sel44 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 44; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg45 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 45; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1C4",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "45",
    ring1_cascade_cfg_sel45 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 45; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg46 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 46; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1C5",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "46",
    ring1_cascade_cfg_sel46 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 46; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg47 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 47; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1C6",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "47",
    ring1_cascade_cfg_sel47 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 47; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg48 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 48; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1C7",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "48",
    ring1_cascade_cfg_sel48 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 48; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg49 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 49; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1C8",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "49",
    ring1_cascade_cfg_sel49 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 49; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg50 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 50; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1C9",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "50",
    ring1_cascade_cfg_sel50 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 50; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg51 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 51; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1CA",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "51",
    ring1_cascade_cfg_sel51 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 51; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg52 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 52; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1CB",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "52",
    ring1_cascade_cfg_sel52 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 52; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg53 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 53; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1CC",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "53",
    ring1_cascade_cfg_sel53 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 53; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg54 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 54; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1CD",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "54",
    ring1_cascade_cfg_sel54 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 54; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg55 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 55; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1CE",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "55",
    ring1_cascade_cfg_sel55 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 55; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg56 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 56; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1CF",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "56",
    ring1_cascade_cfg_sel56 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 56; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg57 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 57; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1D0",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "57",
    ring1_cascade_cfg_sel57 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 57; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg58 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 58; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1D1",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "58",
    ring1_cascade_cfg_sel58 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 58; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg59 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 59; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1D2",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "59",
    ring1_cascade_cfg_sel59 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 59; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg60 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 60; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1D3",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "60",
    ring1_cascade_cfg_sel60 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 60; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg61 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 61; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1D4",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "61",
    ring1_cascade_cfg_sel61 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 61; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg62 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 62; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1D5",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "62",
    ring1_cascade_cfg_sel62 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 62; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_general_cfg63 => { #Structure Type: Reg; ArrayLength: 64; ArrayIndex: 63; ArrayLocationInName: 30;
    Name => "ctm_ring1_cascade_general_cfg[64]",
    RegMem => "Reg",
    Address => "1D6",
    Description => "Per ring configuration.",
    Width => "2", # Excel Formula: =calc_reg_width(E58:E58,F58)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "64",
    ArrayIndex => "63",
    ring1_cascade_cfg_sel63 => { #Structure Type: RegField; ArrayLength: 64; ArrayIndex: 63; ArrayLocationInName: 22;
      Name => "ring1_cascade_cfg_sel[n]",
      RegMem => "RegField",
      Description => "Selecets which configuration is used in the cascade ACL
accordingh to 6 bits of the  LDB, which are taken from the ring's channel4 key lsb.
There are 16 LDBs, each one is mapped to value of 0,1,2 or 3.
Bits 1:0 are of LDB0,
Bits 3:2 are of LDB1,
.
.
.
Bits 127:126 are of LDB15",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F57,E58,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_cfg0 => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 22;
    Name => "ctm_ring1_cascade_cfg[4]",
    RegMem => "Reg",
    Address => "1D7", # Excel Formula: =calc_reg_address(C57,A57,G57)
    Description => "Per ring configuration.
There are 4 configuration sets",
    Width => "149", # Excel Formula: =calc_reg_width(E60:E66,F66)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "0",
    ring1_cascade_cfg0_use_ch3 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_use_ch3",
      RegMem => "RegField",
      Description => "Register per configuration set.
cascade logic generates cascade key from 2 keys recevied from the ring  key channles.
One of these 2 channels is always channel 4 key.
2nd key may be channel 3 or channel 4 (again).
if this bit is set - 2nd key will be taken from ch3.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F59,E60,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg0_ch4_mask0 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_ch4_mask0",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask for channhel 4 key in the cascade logic.
Value is in nibble resolution.
For example, If this register value is 40'hfffffffffd, channel 4 key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "40:1", # Excel Formula: =calc_position(F60,E61)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg0_ch4_right_shift => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_ch4_right_shift",
      RegMem => "RegField",
      Description => "Register per configuration set.
right shift value of channel 4 key in the cascade logic.
Value is in nibble resolution.",
      Width => "6",
      Position => "46:41", # Excel Formula: =calc_position(F61,E62)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg0_ch4_mask1 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_ch4_mask1",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask for channel 4  key in the cascade logic.
Value is in nibble resolution. 
This mask is used after the right shift of the key.
For example, If this register value is 40'hfffffffffd, shifted channel 4 key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "86:47", # Excel Formula: =calc_position(F62,E63)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg0_ch4_result_mask => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_ch4_result_mask",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask value of ch4 result in the cascade logic.
Value is in nibble resolution.
For example, If this register value is 40'hfffffffffd, channel 4 result after masking will have 0 in bits 4-8",
      Width => "16",
      Position => "102:87", # Excel Formula: =calc_position(F63,E64)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg0_selected_ch_right_shift => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_selected_ch_right_shift",
      RegMem => "RegField",
      Description => "Register per configuration set.
right shift value of selected ch (3 or 4) key in the cascade logic.
Value is in nibble resolution.",
      Width => "6",
      Position => "108:103", # Excel Formula: =calc_position(F64,E65)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg0_selected_ch_mask => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_selected_ch_mask",
      RegMem => "RegField",
      Description => "mask value of selected ch (3 or 4) key in the cascade logic.
Value is in nibble resolution. 
This mask is used after the right shioft of the key.
For example, If this register value is 40'hfffffffffd, the shifted 2nd  key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "148:109", # Excel Formula: =calc_position(F65,E66)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_cfg1 => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 22;
    Name => "ctm_ring1_cascade_cfg[4]",
    RegMem => "Reg",
    Address => "1D8",
    Description => "Per ring configuration.
There are 4 configuration sets",
    Width => "149", # Excel Formula: =calc_reg_width(E60:E66,F66)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "1",
    ring1_cascade_cfg1_use_ch3 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_use_ch3",
      RegMem => "RegField",
      Description => "Register per configuration set.
cascade logic generates cascade key from 2 keys recevied from the ring  key channles.
One of these 2 channels is always channel 4 key.
2nd key may be channel 3 or channel 4 (again).
if this bit is set - 2nd key will be taken from ch3.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F59,E60,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg1_ch4_mask0 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_ch4_mask0",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask for channhel 4 key in the cascade logic.
Value is in nibble resolution.
For example, If this register value is 40'hfffffffffd, channel 4 key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "40:1", # Excel Formula: =calc_position(F60,E61)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg1_ch4_right_shift => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_ch4_right_shift",
      RegMem => "RegField",
      Description => "Register per configuration set.
right shift value of channel 4 key in the cascade logic.
Value is in nibble resolution.",
      Width => "6",
      Position => "46:41", # Excel Formula: =calc_position(F61,E62)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg1_ch4_mask1 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_ch4_mask1",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask for channel 4  key in the cascade logic.
Value is in nibble resolution. 
This mask is used after the right shift of the key.
For example, If this register value is 40'hfffffffffd, shifted channel 4 key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "86:47", # Excel Formula: =calc_position(F62,E63)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg1_ch4_result_mask => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_ch4_result_mask",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask value of ch4 result in the cascade logic.
Value is in nibble resolution.
For example, If this register value is 40'hfffffffffd, channel 4 result after masking will have 0 in bits 4-8",
      Width => "16",
      Position => "102:87", # Excel Formula: =calc_position(F63,E64)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg1_selected_ch_right_shift => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_selected_ch_right_shift",
      RegMem => "RegField",
      Description => "Register per configuration set.
right shift value of selected ch (3 or 4) key in the cascade logic.
Value is in nibble resolution.",
      Width => "6",
      Position => "108:103", # Excel Formula: =calc_position(F64,E65)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg1_selected_ch_mask => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_selected_ch_mask",
      RegMem => "RegField",
      Description => "mask value of selected ch (3 or 4) key in the cascade logic.
Value is in nibble resolution. 
This mask is used after the right shioft of the key.
For example, If this register value is 40'hfffffffffd, the shifted 2nd  key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "148:109", # Excel Formula: =calc_position(F65,E66)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_cfg2 => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 22;
    Name => "ctm_ring1_cascade_cfg[4]",
    RegMem => "Reg",
    Address => "1D9",
    Description => "Per ring configuration.
There are 4 configuration sets",
    Width => "149", # Excel Formula: =calc_reg_width(E60:E66,F66)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "2",
    ring1_cascade_cfg2_use_ch3 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_use_ch3",
      RegMem => "RegField",
      Description => "Register per configuration set.
cascade logic generates cascade key from 2 keys recevied from the ring  key channles.
One of these 2 channels is always channel 4 key.
2nd key may be channel 3 or channel 4 (again).
if this bit is set - 2nd key will be taken from ch3.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F59,E60,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg2_ch4_mask0 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_ch4_mask0",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask for channhel 4 key in the cascade logic.
Value is in nibble resolution.
For example, If this register value is 40'hfffffffffd, channel 4 key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "40:1", # Excel Formula: =calc_position(F60,E61)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg2_ch4_right_shift => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_ch4_right_shift",
      RegMem => "RegField",
      Description => "Register per configuration set.
right shift value of channel 4 key in the cascade logic.
Value is in nibble resolution.",
      Width => "6",
      Position => "46:41", # Excel Formula: =calc_position(F61,E62)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg2_ch4_mask1 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_ch4_mask1",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask for channel 4  key in the cascade logic.
Value is in nibble resolution. 
This mask is used after the right shift of the key.
For example, If this register value is 40'hfffffffffd, shifted channel 4 key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "86:47", # Excel Formula: =calc_position(F62,E63)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg2_ch4_result_mask => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_ch4_result_mask",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask value of ch4 result in the cascade logic.
Value is in nibble resolution.
For example, If this register value is 40'hfffffffffd, channel 4 result after masking will have 0 in bits 4-8",
      Width => "16",
      Position => "102:87", # Excel Formula: =calc_position(F63,E64)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg2_selected_ch_right_shift => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_selected_ch_right_shift",
      RegMem => "RegField",
      Description => "Register per configuration set.
right shift value of selected ch (3 or 4) key in the cascade logic.
Value is in nibble resolution.",
      Width => "6",
      Position => "108:103", # Excel Formula: =calc_position(F64,E65)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg2_selected_ch_mask => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_selected_ch_mask",
      RegMem => "RegField",
      Description => "mask value of selected ch (3 or 4) key in the cascade logic.
Value is in nibble resolution. 
This mask is used after the right shioft of the key.
For example, If this register value is 40'hfffffffffd, the shifted 2nd  key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "148:109", # Excel Formula: =calc_position(F65,E66)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_cascade_cfg3 => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 22;
    Name => "ctm_ring1_cascade_cfg[4]",
    RegMem => "Reg",
    Address => "1DA",
    Description => "Per ring configuration.
There are 4 configuration sets",
    Width => "149", # Excel Formula: =calc_reg_width(E60:E66,F66)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "3",
    ring1_cascade_cfg3_use_ch3 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_use_ch3",
      RegMem => "RegField",
      Description => "Register per configuration set.
cascade logic generates cascade key from 2 keys recevied from the ring  key channles.
One of these 2 channels is always channel 4 key.
2nd key may be channel 3 or channel 4 (again).
if this bit is set - 2nd key will be taken from ch3.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F59,E60,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg3_ch4_mask0 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_ch4_mask0",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask for channhel 4 key in the cascade logic.
Value is in nibble resolution.
For example, If this register value is 40'hfffffffffd, channel 4 key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "40:1", # Excel Formula: =calc_position(F60,E61)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg3_ch4_right_shift => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_ch4_right_shift",
      RegMem => "RegField",
      Description => "Register per configuration set.
right shift value of channel 4 key in the cascade logic.
Value is in nibble resolution.",
      Width => "6",
      Position => "46:41", # Excel Formula: =calc_position(F61,E62)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg3_ch4_mask1 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_ch4_mask1",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask for channel 4  key in the cascade logic.
Value is in nibble resolution. 
This mask is used after the right shift of the key.
For example, If this register value is 40'hfffffffffd, shifted channel 4 key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "86:47", # Excel Formula: =calc_position(F62,E63)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg3_ch4_result_mask => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_ch4_result_mask",
      RegMem => "RegField",
      Description => "Register per configuration set.
mask value of ch4 result in the cascade logic.
Value is in nibble resolution.
For example, If this register value is 40'hfffffffffd, channel 4 result after masking will have 0 in bits 4-8",
      Width => "16",
      Position => "102:87", # Excel Formula: =calc_position(F63,E64)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg3_selected_ch_right_shift => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_selected_ch_right_shift",
      RegMem => "RegField",
      Description => "Register per configuration set.
right shift value of selected ch (3 or 4) key in the cascade logic.
Value is in nibble resolution.",
      Width => "6",
      Position => "108:103", # Excel Formula: =calc_position(F64,E65)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
    ring1_cascade_cfg3_selected_ch_mask => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
      Name => "ring1_cascade_cfg[n]_selected_ch_mask",
      RegMem => "RegField",
      Description => "mask value of selected ch (3 or 4) key in the cascade logic.
Value is in nibble resolution. 
This mask is used after the right shioft of the key.
For example, If this register value is 40'hfffffffffd, the shifted 2nd  key after masking will have 0 in bits 4-8.",
      Width => "40",
      Position => "148:109", # Excel Formula: =calc_position(F65,E66)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ring1_shared_tcam0_size_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
    Name => "ring1_shared_tcam[4]_size_reg",
    RegMem => "Reg",
    Address => "1DB", # Excel Formula: =calc_reg_address(C59,A59,G59)
    Description => "Register  per  ACL TCAM bank that supports multiple key sizes.
There are 6 TCAMs of that kind, each one is built using 2 LPM TCAMS.
indicates which ACL size is supported.",
    Width => "2", # Excel Formula: =calc_reg_width(E68:E68,F68)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "0",
    ring1_shared_tcam0_size => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "ring1_shared_tcam[n]_size",
      RegMem => "RegField",
      Description => "00 : 40b ACL
01 : 80b ACL
10: 160b ACL
11: 320b ACL",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F67,E68,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h2",
    },
  },
  ring1_shared_tcam1_size_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
    Name => "ring1_shared_tcam[4]_size_reg",
    RegMem => "Reg",
    Address => "1DC",
    Description => "Register  per  ACL TCAM bank that supports multiple key sizes.
There are 6 TCAMs of that kind, each one is built using 2 LPM TCAMS.
indicates which ACL size is supported.",
    Width => "2", # Excel Formula: =calc_reg_width(E68:E68,F68)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "1",
    ring1_shared_tcam1_size => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "ring1_shared_tcam[n]_size",
      RegMem => "RegField",
      Description => "00 : 40b ACL
01 : 80b ACL
10: 160b ACL
11: 320b ACL",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F67,E68,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h2",
    },
  },
  ring1_shared_tcam2_size_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
    Name => "ring1_shared_tcam[4]_size_reg",
    RegMem => "Reg",
    Address => "1DD",
    Description => "Register  per  ACL TCAM bank that supports multiple key sizes.
There are 6 TCAMs of that kind, each one is built using 2 LPM TCAMS.
indicates which ACL size is supported.",
    Width => "2", # Excel Formula: =calc_reg_width(E68:E68,F68)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "2",
    ring1_shared_tcam2_size => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 18;
      Name => "ring1_shared_tcam[n]_size",
      RegMem => "RegField",
      Description => "00 : 40b ACL
01 : 80b ACL
10: 160b ACL
11: 320b ACL",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F67,E68,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h2",
    },
  },
  ring1_shared_tcam3_size_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
    Name => "ring1_shared_tcam[4]_size_reg",
    RegMem => "Reg",
    Address => "1DE",
    Description => "Register  per  ACL TCAM bank that supports multiple key sizes.
There are 6 TCAMs of that kind, each one is built using 2 LPM TCAMS.
indicates which ACL size is supported.",
    Width => "2", # Excel Formula: =calc_reg_width(E68:E68,F68)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "3",
    ring1_shared_tcam3_size => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 18;
      Name => "ring1_shared_tcam[n]_size",
      RegMem => "RegField",
      Description => "00 : 40b ACL
01 : 80b ACL
10: 160b ACL
11: 320b ACL",
      Width => "2",
      Position => "1:0", # Excel Formula: =calc_position(F67,E68,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h2",
    },
  },
  ring1_acl_tcam0_is_320_reg => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 15;
    Name => "ring1_acl_tcam[8]_is_320_reg",
    RegMem => "Reg",
    Address => "1DF", # Excel Formula: =calc_reg_address(C67,A67,G67)
    Description => "Register  per  ACL TCAM bank that supports  key sizes of 160b only.
There are 8 TCAMs of that kind",
    Width => "1", # Excel Formula: =calc_reg_width(E70:E70,F70)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "0",
    ring1_acl_tcam0_is_320 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_is_320",
      RegMem => "RegField",
      Description => "0 : 160b ACL
1 : 320b ACL",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F69,E70,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ring1_acl_tcam1_is_320_reg => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 15;
    Name => "ring1_acl_tcam[8]_is_320_reg",
    RegMem => "Reg",
    Address => "1E0",
    Description => "Register  per  ACL TCAM bank that supports  key sizes of 160b only.
There are 8 TCAMs of that kind",
    Width => "1", # Excel Formula: =calc_reg_width(E70:E70,F70)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "1",
    ring1_acl_tcam1_is_320 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_is_320",
      RegMem => "RegField",
      Description => "0 : 160b ACL
1 : 320b ACL",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F69,E70,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ring1_acl_tcam2_is_320_reg => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 15;
    Name => "ring1_acl_tcam[8]_is_320_reg",
    RegMem => "Reg",
    Address => "1E1",
    Description => "Register  per  ACL TCAM bank that supports  key sizes of 160b only.
There are 8 TCAMs of that kind",
    Width => "1", # Excel Formula: =calc_reg_width(E70:E70,F70)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "2",
    ring1_acl_tcam2_is_320 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_is_320",
      RegMem => "RegField",
      Description => "0 : 160b ACL
1 : 320b ACL",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F69,E70,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ring1_acl_tcam3_is_320_reg => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 15;
    Name => "ring1_acl_tcam[8]_is_320_reg",
    RegMem => "Reg",
    Address => "1E2",
    Description => "Register  per  ACL TCAM bank that supports  key sizes of 160b only.
There are 8 TCAMs of that kind",
    Width => "1", # Excel Formula: =calc_reg_width(E70:E70,F70)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "3",
    ring1_acl_tcam3_is_320 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_is_320",
      RegMem => "RegField",
      Description => "0 : 160b ACL
1 : 320b ACL",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F69,E70,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ring1_acl_tcam4_is_320_reg => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 15;
    Name => "ring1_acl_tcam[8]_is_320_reg",
    RegMem => "Reg",
    Address => "1E3",
    Description => "Register  per  ACL TCAM bank that supports  key sizes of 160b only.
There are 8 TCAMs of that kind",
    Width => "1", # Excel Formula: =calc_reg_width(E70:E70,F70)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "4",
    ring1_acl_tcam4_is_320 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_is_320",
      RegMem => "RegField",
      Description => "0 : 160b ACL
1 : 320b ACL",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F69,E70,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ring1_acl_tcam5_is_320_reg => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 15;
    Name => "ring1_acl_tcam[8]_is_320_reg",
    RegMem => "Reg",
    Address => "1E4",
    Description => "Register  per  ACL TCAM bank that supports  key sizes of 160b only.
There are 8 TCAMs of that kind",
    Width => "1", # Excel Formula: =calc_reg_width(E70:E70,F70)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "5",
    ring1_acl_tcam5_is_320 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_is_320",
      RegMem => "RegField",
      Description => "0 : 160b ACL
1 : 320b ACL",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F69,E70,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ring1_acl_tcam6_is_320_reg => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 15;
    Name => "ring1_acl_tcam[8]_is_320_reg",
    RegMem => "Reg",
    Address => "1E5",
    Description => "Register  per  ACL TCAM bank that supports  key sizes of 160b only.
There are 8 TCAMs of that kind",
    Width => "1", # Excel Formula: =calc_reg_width(E70:E70,F70)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "6",
    ring1_acl_tcam6_is_320 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_is_320",
      RegMem => "RegField",
      Description => "0 : 160b ACL
1 : 320b ACL",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F69,E70,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ring1_acl_tcam7_is_320_reg => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 15;
    Name => "ring1_acl_tcam[8]_is_320_reg",
    RegMem => "Reg",
    Address => "1E6",
    Description => "Register  per  ACL TCAM bank that supports  key sizes of 160b only.
There are 8 TCAMs of that kind",
    Width => "1", # Excel Formula: =calc_reg_width(E70:E70,F70)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "7",
    ring1_acl_tcam7_is_320 => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_is_320",
      RegMem => "RegField",
      Description => "0 : 160b ACL
1 : 320b ACL",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F69,E70,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_key_ch0_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 0; ArrayLocationInName: 17;
    Name => "ctm_ring1_key_ch[5]_sel",
    RegMem => "Reg",
    Address => "1E7", # Excel Formula: =calc_reg_address(C69,A69,G69)
    Description => "selecets which key will be connected to the ting key-channels",
    Width => "3", # Excel Formula: =calc_reg_width(E72:E72,F72)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "0",
    ring1_key_ch0_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 0; ArrayLocationInName: 13;
      Name => "ring1_key_ch[n]_sel",
      RegMem => "RegField",
      Description => "selectes the key to be connected to each ring key channel.
For ring key-chnnel0 :
0: in-key0
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel1:
0: in-key1
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel2: 
0: in-key2
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel3:
0: in-key3
1: in-key1
2 & 3: illegal
For ring key-chnnel4:
0: in-key4
1: in-key2
2 & 3 : illegal",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F71,E72,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_key_ch1_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 1; ArrayLocationInName: 17;
    Name => "ctm_ring1_key_ch[5]_sel",
    RegMem => "Reg",
    Address => "1E8",
    Description => "selecets which key will be connected to the ting key-channels",
    Width => "3", # Excel Formula: =calc_reg_width(E72:E72,F72)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "1",
    ring1_key_ch1_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 1; ArrayLocationInName: 13;
      Name => "ring1_key_ch[n]_sel",
      RegMem => "RegField",
      Description => "selectes the key to be connected to each ring key channel.
For ring key-chnnel0 :
0: in-key0
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel1:
0: in-key1
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel2: 
0: in-key2
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel3:
0: in-key3
1: in-key1
2 & 3: illegal
For ring key-chnnel4:
0: in-key4
1: in-key2
2 & 3 : illegal",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F71,E72,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_key_ch2_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 2; ArrayLocationInName: 17;
    Name => "ctm_ring1_key_ch[5]_sel",
    RegMem => "Reg",
    Address => "1E9",
    Description => "selecets which key will be connected to the ting key-channels",
    Width => "3", # Excel Formula: =calc_reg_width(E72:E72,F72)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "2",
    ring1_key_ch2_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 2; ArrayLocationInName: 13;
      Name => "ring1_key_ch[n]_sel",
      RegMem => "RegField",
      Description => "selectes the key to be connected to each ring key channel.
For ring key-chnnel0 :
0: in-key0
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel1:
0: in-key1
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel2: 
0: in-key2
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel3:
0: in-key3
1: in-key1
2 & 3: illegal
For ring key-chnnel4:
0: in-key4
1: in-key2
2 & 3 : illegal",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F71,E72,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_key_ch3_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 3; ArrayLocationInName: 17;
    Name => "ctm_ring1_key_ch[5]_sel",
    RegMem => "Reg",
    Address => "1EA",
    Description => "selecets which key will be connected to the ting key-channels",
    Width => "3", # Excel Formula: =calc_reg_width(E72:E72,F72)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "3",
    ring1_key_ch3_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 3; ArrayLocationInName: 13;
      Name => "ring1_key_ch[n]_sel",
      RegMem => "RegField",
      Description => "selectes the key to be connected to each ring key channel.
For ring key-chnnel0 :
0: in-key0
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel1:
0: in-key1
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel2: 
0: in-key2
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel3:
0: in-key3
1: in-key1
2 & 3: illegal
For ring key-chnnel4:
0: in-key4
1: in-key2
2 & 3 : illegal",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F71,E72,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  ctm_ring1_key_ch4_sel => { #Structure Type: Reg; ArrayLength: 5; ArrayIndex: 4; ArrayLocationInName: 17;
    Name => "ctm_ring1_key_ch[5]_sel",
    RegMem => "Reg",
    Address => "1EB",
    Description => "selecets which key will be connected to the ting key-channels",
    Width => "3", # Excel Formula: =calc_reg_width(E72:E72,F72)
    Type => "Config",
    ArrayLength => "5",
    ArrayIndex => "4",
    ring1_key_ch4_sel => { #Structure Type: RegField; ArrayLength: 5; ArrayIndex: 4; ArrayLocationInName: 13;
      Name => "ring1_key_ch[n]_sel",
      RegMem => "RegField",
      Description => "selectes the key to be connected to each ring key channel.
For ring key-chnnel0 :
0: in-key0
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel1:
0: in-key1
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel2: 
0: in-key2
1: ring 0 cascade first lookup result
2: ring 1 cascade first lookup result
3: illegal
For ring key-chnnel3:
0: in-key3
1: in-key1
2 & 3: illegal
For ring key-chnnel4:
0: in-key4
1: in-key2
2 & 3 : illegal",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F71,E72,TRUE)
      Type => "Config",
      UsedBy => "ring1",
      DefaultValue => "h0",
    },
  },
  LPM1_TCAM0_for_CTM => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 10;
    Name => "LPM1_TCAM[8]_for_CTM",
    RegMem => "Reg",
    Address => "1EC", # Excel Formula: =calc_reg_address(C71,A71,G71)
    Description => "Register  per  LPM's TCAM .
TCAM 0-7 are used by LPM.
indicates which LPM TCAM belongs to CTM. ",
    Width => "1", # Excel Formula: =calc_reg_width(E74:E74,F74)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "0",
    lpm1_tcam0_in_use_of_ctm => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_in_use_of_ctm",
      RegMem => "RegField",
      Description => "1- in use of ctm, has flexiable key size ( 40b/80b/160b/320b), but only one key size for the entire TCAM.
0 - in use of LPM, has flexiable key size per TCAM entry.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F73,E74,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h0",
    },
  },
  LPM1_TCAM1_for_CTM => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 10;
    Name => "LPM1_TCAM[8]_for_CTM",
    RegMem => "Reg",
    Address => "1ED",
    Description => "Register  per  LPM's TCAM .
TCAM 0-7 are used by LPM.
indicates which LPM TCAM belongs to CTM. ",
    Width => "1", # Excel Formula: =calc_reg_width(E74:E74,F74)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "1",
    lpm1_tcam1_in_use_of_ctm => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_in_use_of_ctm",
      RegMem => "RegField",
      Description => "1- in use of ctm, has flexiable key size ( 40b/80b/160b/320b), but only one key size for the entire TCAM.
0 - in use of LPM, has flexiable key size per TCAM entry.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F73,E74,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h0",
    },
  },
  LPM1_TCAM2_for_CTM => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 10;
    Name => "LPM1_TCAM[8]_for_CTM",
    RegMem => "Reg",
    Address => "1EE",
    Description => "Register  per  LPM's TCAM .
TCAM 0-7 are used by LPM.
indicates which LPM TCAM belongs to CTM. ",
    Width => "1", # Excel Formula: =calc_reg_width(E74:E74,F74)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "2",
    lpm1_tcam2_in_use_of_ctm => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_in_use_of_ctm",
      RegMem => "RegField",
      Description => "1- in use of ctm, has flexiable key size ( 40b/80b/160b/320b), but only one key size for the entire TCAM.
0 - in use of LPM, has flexiable key size per TCAM entry.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F73,E74,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h0",
    },
  },
  LPM1_TCAM3_for_CTM => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 10;
    Name => "LPM1_TCAM[8]_for_CTM",
    RegMem => "Reg",
    Address => "1EF",
    Description => "Register  per  LPM's TCAM .
TCAM 0-7 are used by LPM.
indicates which LPM TCAM belongs to CTM. ",
    Width => "1", # Excel Formula: =calc_reg_width(E74:E74,F74)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "3",
    lpm1_tcam3_in_use_of_ctm => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_in_use_of_ctm",
      RegMem => "RegField",
      Description => "1- in use of ctm, has flexiable key size ( 40b/80b/160b/320b), but only one key size for the entire TCAM.
0 - in use of LPM, has flexiable key size per TCAM entry.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F73,E74,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h0",
    },
  },
  LPM1_TCAM4_for_CTM => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 10;
    Name => "LPM1_TCAM[8]_for_CTM",
    RegMem => "Reg",
    Address => "1F0",
    Description => "Register  per  LPM's TCAM .
TCAM 0-7 are used by LPM.
indicates which LPM TCAM belongs to CTM. ",
    Width => "1", # Excel Formula: =calc_reg_width(E74:E74,F74)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "4",
    lpm1_tcam4_in_use_of_ctm => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_in_use_of_ctm",
      RegMem => "RegField",
      Description => "1- in use of ctm, has flexiable key size ( 40b/80b/160b/320b), but only one key size for the entire TCAM.
0 - in use of LPM, has flexiable key size per TCAM entry.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F73,E74,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h0",
    },
  },
  LPM1_TCAM5_for_CTM => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 10;
    Name => "LPM1_TCAM[8]_for_CTM",
    RegMem => "Reg",
    Address => "1F1",
    Description => "Register  per  LPM's TCAM .
TCAM 0-7 are used by LPM.
indicates which LPM TCAM belongs to CTM. ",
    Width => "1", # Excel Formula: =calc_reg_width(E74:E74,F74)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "5",
    lpm1_tcam5_in_use_of_ctm => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_in_use_of_ctm",
      RegMem => "RegField",
      Description => "1- in use of ctm, has flexiable key size ( 40b/80b/160b/320b), but only one key size for the entire TCAM.
0 - in use of LPM, has flexiable key size per TCAM entry.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F73,E74,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h0",
    },
  },
  LPM1_TCAM6_for_CTM => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 10;
    Name => "LPM1_TCAM[8]_for_CTM",
    RegMem => "Reg",
    Address => "1F2",
    Description => "Register  per  LPM's TCAM .
TCAM 0-7 are used by LPM.
indicates which LPM TCAM belongs to CTM. ",
    Width => "1", # Excel Formula: =calc_reg_width(E74:E74,F74)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "6",
    lpm1_tcam6_in_use_of_ctm => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_in_use_of_ctm",
      RegMem => "RegField",
      Description => "1- in use of ctm, has flexiable key size ( 40b/80b/160b/320b), but only one key size for the entire TCAM.
0 - in use of LPM, has flexiable key size per TCAM entry.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F73,E74,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h0",
    },
  },
  LPM1_TCAM7_for_CTM => { #Structure Type: Reg; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 10;
    Name => "LPM1_TCAM[8]_for_CTM",
    RegMem => "Reg",
    Address => "1F3",
    Description => "Register  per  LPM's TCAM .
TCAM 0-7 are used by LPM.
indicates which LPM TCAM belongs to CTM. ",
    Width => "1", # Excel Formula: =calc_reg_width(E74:E74,F74)
    Type => "Config",
    ArrayLength => "8",
    ArrayIndex => "7",
    lpm1_tcam7_in_use_of_ctm => { #Structure Type: RegField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_in_use_of_ctm",
      RegMem => "RegField",
      Description => "1- in use of ctm, has flexiable key size ( 40b/80b/160b/320b), but only one key size for the entire TCAM.
0 - in use of LPM, has flexiable key size per TCAM entry.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F73,E74,TRUE)
      Type => "Config",
      UsedBy => "tcam_mux",
      DefaultValue => "h0",
    },
  },
  lpm_cache_mode => { #Structure Type: Reg;
    Name => "lpm_cache_mode",
    RegMem => "Reg",
    Address => "1F4", # Excel Formula: =calc_reg_address(C73,A73,G73)
    Description => "Register  for both LPMs",
    Width => "1", # Excel Formula: =calc_reg_width(E76:E76,F76)
    Type => "Config",
    cache_mode => { #Structure Type: RegField;
      Name => "cache_mode",
      RegMem => "RegField",
      Description => "1 - lpm is in cache mode.
In this mode,  search is first done in the inner LPM.
if result is default lookup goes to HBM.

Inner search is typically 
TCAM0(6)-->subtrie_mem0(1)-->sram_groups0(1) for lpm0(1).

HBM search is typically 
TCAM1,2,3,4,5(7,87,910,11)-->extnd_subtrie_mem0(1)-->HBM for lpm0(1).

0- search is done in parallel:
TCAMs0,1,2,3,4,5(6,7,8,9,10,11)-->
accoring to poinetr, extnd_subtrie_mem0(1) or subtrie_mem0(1)-->
accroding to pointer sram_group0(1) or HBM,
for lpm0(1).",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F75,E76,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm_ecc_mode => { #Structure Type: Reg;
    Name => "lpm_ecc_mode",
    RegMem => "Reg",
    Address => "1F5", # Excel Formula: =calc_reg_address(C75,A75,G75)
    Description => "Register  for both LPMs.",
    Width => "3", # Excel Formula: =calc_reg_width(E78:E78,F78)
    Type => "Config",
    disable_ecc_decode => { #Structure Type: RegField;
      Name => "disable_ecc_decode",
      RegMem => "RegField",
      Description => "disables ecc correction on returned data from shared SRAMs.
Since the data line is quite long (1715 bits), ecc calculation is broken to 3 parallel calculation.",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F77,E78,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b0",
    },
  },
  lpm_ipv6_on_chip => { #Structure Type: Reg;
    Name => "lpm_ipv6_on_chip",
    RegMem => "Reg",
    Address => "1F6", # Excel Formula: =calc_reg_address(C77,A77,G77)
    Description => "Register  for both LPMs.",
    Width => "1", # Excel Formula: =calc_reg_width(E80:E80,F80)
    Type => "Config",
    tcam1_is_for_on_chip_ipv6 => { #Structure Type: RegField;
      Name => "tcam1_is_for_on_chip_ipv6",
      RegMem => "RegField",
      Description => "use Shared tcam1(which is LPM_TCAM1 for lpm0, and LPM_TCAM4 for lpm) 
as on_chip entries in addition to lpm_tcam0. ",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F79,E80,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_num_of_ipv6_over_80b_tcam0_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 31;
    Name => "lpm0_num_of_ipv6_over_80b_tcam[4]_reg",
    RegMem => "Reg",
    Address => "1F7", # Excel Formula: =calc_reg_address(C79,A79,G79)
    Description => "Register for a pair of LPM TCAMs (0 & 1, 2 &3 etc.)",
    Width => "5", # Excel Formula: =calc_reg_width(E82:E82,F82)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "0",
    lpm0_num_of_ipv6_over_80b_tcam0 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 31;
      Name => "lpm0_num_of_ipv6_over_80b_tcam[n]",
      RegMem => "RegField",
      Description => "per TCAM pair- number of ipv6 entries which are more than 78b. 
Number is in 32 resolution(i.e. 1=32,2=64 etc)",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F81,E82,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_num_of_ipv6_over_80b_tcam1_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 31;
    Name => "lpm0_num_of_ipv6_over_80b_tcam[4]_reg",
    RegMem => "Reg",
    Address => "1F8",
    Description => "Register for a pair of LPM TCAMs (0 & 1, 2 &3 etc.)",
    Width => "5", # Excel Formula: =calc_reg_width(E82:E82,F82)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "1",
    lpm0_num_of_ipv6_over_80b_tcam1 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 31;
      Name => "lpm0_num_of_ipv6_over_80b_tcam[n]",
      RegMem => "RegField",
      Description => "per TCAM pair- number of ipv6 entries which are more than 78b. 
Number is in 32 resolution(i.e. 1=32,2=64 etc)",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F81,E82,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_num_of_ipv6_over_80b_tcam2_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 31;
    Name => "lpm0_num_of_ipv6_over_80b_tcam[4]_reg",
    RegMem => "Reg",
    Address => "1F9",
    Description => "Register for a pair of LPM TCAMs (0 & 1, 2 &3 etc.)",
    Width => "5", # Excel Formula: =calc_reg_width(E82:E82,F82)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "2",
    lpm0_num_of_ipv6_over_80b_tcam2 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 31;
      Name => "lpm0_num_of_ipv6_over_80b_tcam[n]",
      RegMem => "RegField",
      Description => "per TCAM pair- number of ipv6 entries which are more than 78b. 
Number is in 32 resolution(i.e. 1=32,2=64 etc)",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F81,E82,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_num_of_ipv6_over_80b_tcam3_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 31;
    Name => "lpm0_num_of_ipv6_over_80b_tcam[4]_reg",
    RegMem => "Reg",
    Address => "1FA",
    Description => "Register for a pair of LPM TCAMs (0 & 1, 2 &3 etc.)",
    Width => "5", # Excel Formula: =calc_reg_width(E82:E82,F82)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "3",
    lpm0_num_of_ipv6_over_80b_tcam3 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 31;
      Name => "lpm0_num_of_ipv6_over_80b_tcam[n]",
      RegMem => "RegField",
      Description => "per TCAM pair- number of ipv6 entries which are more than 78b. 
Number is in 32 resolution(i.e. 1=32,2=64 etc)",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F81,E82,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_num_of_ipv6_over_80b_tcam0_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 31;
    Name => "lpm1_num_of_ipv6_over_80b_tcam[4]_reg",
    RegMem => "Reg",
    Address => "1FB", # Excel Formula: =calc_reg_address(C81,A81,G81)
    Description => "Register for a pair of LPM TCAMs (0 & 1, 2 &3 etc.)",
    Width => "5", # Excel Formula: =calc_reg_width(E84:E84,F84)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "0",
    lpm1_num_of_ipv6_over_80b_tcam0 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 31;
      Name => "lpm1_num_of_ipv6_over_80b_tcam[n]",
      RegMem => "RegField",
      Description => "per TCAM pair- number of ipv6 entries which are more than 78b. 
Number is in 32 resolution(i.e. 1=32,2=64 etc)",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F83,E84,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_num_of_ipv6_over_80b_tcam1_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 31;
    Name => "lpm1_num_of_ipv6_over_80b_tcam[4]_reg",
    RegMem => "Reg",
    Address => "1FC",
    Description => "Register for a pair of LPM TCAMs (0 & 1, 2 &3 etc.)",
    Width => "5", # Excel Formula: =calc_reg_width(E84:E84,F84)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "1",
    lpm1_num_of_ipv6_over_80b_tcam1 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 31;
      Name => "lpm1_num_of_ipv6_over_80b_tcam[n]",
      RegMem => "RegField",
      Description => "per TCAM pair- number of ipv6 entries which are more than 78b. 
Number is in 32 resolution(i.e. 1=32,2=64 etc)",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F83,E84,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_num_of_ipv6_over_80b_tcam2_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 31;
    Name => "lpm1_num_of_ipv6_over_80b_tcam[4]_reg",
    RegMem => "Reg",
    Address => "1FD",
    Description => "Register for a pair of LPM TCAMs (0 & 1, 2 &3 etc.)",
    Width => "5", # Excel Formula: =calc_reg_width(E84:E84,F84)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "2",
    lpm1_num_of_ipv6_over_80b_tcam2 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 31;
      Name => "lpm1_num_of_ipv6_over_80b_tcam[n]",
      RegMem => "RegField",
      Description => "per TCAM pair- number of ipv6 entries which are more than 78b. 
Number is in 32 resolution(i.e. 1=32,2=64 etc)",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F83,E84,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_num_of_ipv6_over_80b_tcam3_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 31;
    Name => "lpm1_num_of_ipv6_over_80b_tcam[4]_reg",
    RegMem => "Reg",
    Address => "1FE",
    Description => "Register for a pair of LPM TCAMs (0 & 1, 2 &3 etc.)",
    Width => "5", # Excel Formula: =calc_reg_width(E84:E84,F84)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "3",
    lpm1_num_of_ipv6_over_80b_tcam3 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 31;
      Name => "lpm1_num_of_ipv6_over_80b_tcam[n]",
      RegMem => "RegField",
      Description => "per TCAM pair- number of ipv6 entries which are more than 78b. 
Number is in 32 resolution(i.e. 1=32,2=64 etc)",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F83,E84,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_ipv6_over_80b_supported_tcam0_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 34;
    Name => "lpm0_ipv6_over_80b_supported_tcam[4]_reg",
    RegMem => "Reg",
    Address => "1FF", # Excel Formula: =calc_reg_address(C83,A83,G83)
    Description => "Register for a pair of LPM TCAMs (0 & 1, 2 &3 etc.)",
    Width => "1", # Excel Formula: =calc_reg_width(E86:E86,F86)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "0",
    lpm0_ipv6_over_80b_supported_in_tcam0 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 37;
      Name => "lpm0_ipv6_over_80b_supported_in_tcam[n]",
      RegMem => "RegField",
      Description => "indicates if this tcam supports ipv6 entries with more than 78b.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F85,E86,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_ipv6_over_80b_supported_tcam1_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 34;
    Name => "lpm0_ipv6_over_80b_supported_tcam[4]_reg",
    RegMem => "Reg",
    Address => "200",
    Description => "Register for a pair of LPM TCAMs (0 & 1, 2 &3 etc.)",
    Width => "1", # Excel Formula: =calc_reg_width(E86:E86,F86)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "1",
    lpm0_ipv6_over_80b_supported_in_tcam1 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 37;
      Name => "lpm0_ipv6_over_80b_supported_in_tcam[n]",
      RegMem => "RegField",
      Description => "indicates if this tcam supports ipv6 entries with more than 78b.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F85,E86,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_ipv6_over_80b_supported_tcam2_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 34;
    Name => "lpm0_ipv6_over_80b_supported_tcam[4]_reg",
    RegMem => "Reg",
    Address => "201",
    Description => "Register for a pair of LPM TCAMs (0 & 1, 2 &3 etc.)",
    Width => "1", # Excel Formula: =calc_reg_width(E86:E86,F86)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "2",
    lpm0_ipv6_over_80b_supported_in_tcam2 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 37;
      Name => "lpm0_ipv6_over_80b_supported_in_tcam[n]",
      RegMem => "RegField",
      Description => "indicates if this tcam supports ipv6 entries with more than 78b.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F85,E86,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_ipv6_over_80b_supported_tcam3_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 34;
    Name => "lpm0_ipv6_over_80b_supported_tcam[4]_reg",
    RegMem => "Reg",
    Address => "202",
    Description => "Register for a pair of LPM TCAMs (0 & 1, 2 &3 etc.)",
    Width => "1", # Excel Formula: =calc_reg_width(E86:E86,F86)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "3",
    lpm0_ipv6_over_80b_supported_in_tcam3 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 37;
      Name => "lpm0_ipv6_over_80b_supported_in_tcam[n]",
      RegMem => "RegField",
      Description => "indicates if this tcam supports ipv6 entries with more than 78b.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F85,E86,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_ipv6_over_80b_supported_tcam0_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 34;
    Name => "lpm1_ipv6_over_80b_supported_tcam[4]_reg",
    RegMem => "Reg",
    Address => "203", # Excel Formula: =calc_reg_address(C85,A85,G85)
    Description => "Register for a pair of LPM TCAMs (0 & 1, 2 &3 etc.)",
    Width => "1", # Excel Formula: =calc_reg_width(E88:E88,F88)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "0",
    lpm1_ipv6_over_80b_supported_in_tcam0 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 37;
      Name => "lpm1_ipv6_over_80b_supported_in_tcam[n]",
      RegMem => "RegField",
      Description => "indicates if this tcam supports ipv6 entries with more than 78b.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F87,E88,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_ipv6_over_80b_supported_tcam1_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 34;
    Name => "lpm1_ipv6_over_80b_supported_tcam[4]_reg",
    RegMem => "Reg",
    Address => "204",
    Description => "Register for a pair of LPM TCAMs (0 & 1, 2 &3 etc.)",
    Width => "1", # Excel Formula: =calc_reg_width(E88:E88,F88)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "1",
    lpm1_ipv6_over_80b_supported_in_tcam1 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 37;
      Name => "lpm1_ipv6_over_80b_supported_in_tcam[n]",
      RegMem => "RegField",
      Description => "indicates if this tcam supports ipv6 entries with more than 78b.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F87,E88,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_ipv6_over_80b_supported_tcam2_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 34;
    Name => "lpm1_ipv6_over_80b_supported_tcam[4]_reg",
    RegMem => "Reg",
    Address => "205",
    Description => "Register for a pair of LPM TCAMs (0 & 1, 2 &3 etc.)",
    Width => "1", # Excel Formula: =calc_reg_width(E88:E88,F88)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "2",
    lpm1_ipv6_over_80b_supported_in_tcam2 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 37;
      Name => "lpm1_ipv6_over_80b_supported_in_tcam[n]",
      RegMem => "RegField",
      Description => "indicates if this tcam supports ipv6 entries with more than 78b.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F87,E88,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_ipv6_over_80b_supported_tcam3_reg => { #Structure Type: Reg; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 34;
    Name => "lpm1_ipv6_over_80b_supported_tcam[4]_reg",
    RegMem => "Reg",
    Address => "206",
    Description => "Register for a pair of LPM TCAMs (0 & 1, 2 &3 etc.)",
    Width => "1", # Excel Formula: =calc_reg_width(E88:E88,F88)
    Type => "Config",
    ArrayLength => "4",
    ArrayIndex => "3",
    lpm1_ipv6_over_80b_supported_in_tcam3 => { #Structure Type: RegField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 37;
      Name => "lpm1_ipv6_over_80b_supported_in_tcam[n]",
      RegMem => "RegField",
      Description => "indicates if this tcam supports ipv6 entries with more than 78b.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F87,E88,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_tcam_bypass => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
    Name => "lpm[2]_tcam_bypass",
    RegMem => "Reg",
    Address => "207", # Excel Formula: =calc_reg_address(C87,A87,G87)
    Description => "Register per LPM.",
    Width => "317", # Excel Formula: =calc_reg_width(E90:E94,F94)
    Type => "Config",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_tcam_bypass_index => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_tcam_bypass_index",
      RegMem => "RegField",
      Description => "There are 6k TCAM entries in the LPM TCAMs, if returned
hit index  >= from this value, and there's a match  to the given key after maksing, the subtrie pointer+hit length are taken from this register, and not from the associated data SRAM",
      Width => "13",
      Position => "12:0", # Excel Formula: =calc_position(F89,E90,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "h1fff",
    },
    lpm0_tcam_bypass_key => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_tcam_bypass_key",
      RegMem => "RegField",
      Description => "key for bypass",
      Width => "142",
      Position => "154:13", # Excel Formula: =calc_position(F90,E91)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "d0000",
    },
    lpm0_tcam_bypass_mask_n => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_tcam_bypass_mask_n",
      RegMem => "RegField",
      Description => "mask for bypass
0 - bit is masked on the key (i.e wont be accounted for when matching).
1 - bit is not masked on the key (i.e will be accounted for when matching).",
      Width => "142",
      Position => "296:155", # Excel Formula: =calc_position(F91,E92)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "h0000",
    },
    lpm0_tcam_bypass_subtrie_id => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_tcam_bypass_subtrie_id",
      RegMem => "RegField",
      Description => "pointer to level 1 SRAM, or subtrie_mem",
      Width => "13",
      Position => "309:297", # Excel Formula: =calc_position(F92,E93)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
    lpm0_tcam_bypass_subtrie_len => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_tcam_bypass_subtrie_len",
      RegMem => "RegField",
      Description => "hit length, detemenis key shift size for next comparsions ",
      Width => "7",
      Position => "316:310", # Excel Formula: =calc_position(F93,E94)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_tcam_bypass => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
    Name => "lpm[2]_tcam_bypass",
    RegMem => "Reg",
    Address => "208",
    Description => "Register per LPM.",
    Width => "317", # Excel Formula: =calc_reg_width(E90:E94,F94)
    Type => "Config",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_tcam_bypass_index => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_tcam_bypass_index",
      RegMem => "RegField",
      Description => "There are 6k TCAM entries in the LPM TCAMs, if returned
hit index  >= from this value, and there's a match  to the given key after maksing, the subtrie pointer+hit length are taken from this register, and not from the associated data SRAM",
      Width => "13",
      Position => "12:0", # Excel Formula: =calc_position(F89,E90,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "h1fff",
    },
    lpm1_tcam_bypass_key => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_tcam_bypass_key",
      RegMem => "RegField",
      Description => "key for bypass",
      Width => "142",
      Position => "154:13", # Excel Formula: =calc_position(F90,E91)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "d0000",
    },
    lpm1_tcam_bypass_mask_n => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_tcam_bypass_mask_n",
      RegMem => "RegField",
      Description => "mask for bypass
0 - bit is masked on the key (i.e wont be accounted for when matching).
1 - bit is not masked on the key (i.e will be accounted for when matching).",
      Width => "142",
      Position => "296:155", # Excel Formula: =calc_position(F91,E92)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "h0000",
    },
    lpm1_tcam_bypass_subtrie_id => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_tcam_bypass_subtrie_id",
      RegMem => "RegField",
      Description => "pointer to level 1 SRAM, or subtrie_mem",
      Width => "13",
      Position => "309:297", # Excel Formula: =calc_position(F92,E93)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
    lpm1_tcam_bypass_subtrie_len => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_tcam_bypass_subtrie_len",
      RegMem => "RegField",
      Description => "hit length, detemenis key shift size for next comparsions ",
      Width => "7",
      Position => "316:310", # Excel Formula: =calc_position(F93,E94)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  em_configurations => { #Structure Type: Reg;
    Name => "em_configurations",
    RegMem => "Reg",
    Address => "209", # Excel Formula: =calc_reg_address(C89,A89,G89)
    Description => "Configurations for the EM",
    Width => "17", # Excel Formula: =calc_reg_width(E96:E97,F97)
    Type => "Config",
    auto_bubble_req_en => { #Structure Type: RegField;
      Name => "auto_bubble_req_en",
      RegMem => "RegField",
      Description => "Automatically request bubble for management use, every configurable cycles",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F95,E96,TRUE)
      Type => "Config",
      UsedBy => "CEM",
      DefaultValue => "b0",
    },
    bubble_req_threshold => { #Structure Type: RegField;
      Name => "bubble_req_threshold",
      RegMem => "RegField",
      Description => "Automatically request bubble for management use, every configurable cycles",
      Width => "16",
      Position => "16:1", # Excel Formula: =calc_position(F96,E97)
      Type => "Config",
      UsedBy => "CEM",
      DefaultValue => "b0",
    },
  },
  lpm0_rd_mod_wr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
    Name => "lpm[2]_rd_mod_wr",
    RegMem => "Reg",
    Address => "20A", # Excel Formula: =calc_reg_address(C95,A95,G95)
    Description => "Register per LPM.",
    Width => "1", # Excel Formula: =calc_reg_width(E99:E99,F99)
    Type => "External",
    UsedBy => "lpm",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_rd_mod_wr_valid => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_rd_mod_wr_valid",
      RegMem => "RegField",
      Description => "when set lpm will start rd_mod_wr operation on the bucket sram - 2k entries x 1716 b",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F98,E99,TRUE)
      Type => "External",
    },
  },
  lpm1_rd_mod_wr => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
    Name => "lpm[2]_rd_mod_wr",
    RegMem => "Reg",
    Address => "20B",
    Description => "Register per LPM.",
    Width => "1", # Excel Formula: =calc_reg_width(E99:E99,F99)
    Type => "External",
    UsedBy => "lpm",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_rd_mod_wr_valid => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_rd_mod_wr_valid",
      RegMem => "RegField",
      Description => "when set lpm will start rd_mod_wr operation on the bucket sram - 2k entries x 1716 b",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F98,E99,TRUE)
      Type => "External",
    },
  },
  lpm0_rd_mod_wr_address_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
    Name => "lpm[2]_rd_mod_wr_address_reg",
    RegMem => "Reg",
    Address => "20C", # Excel Formula: =calc_reg_address(C98,A98,G98)
    Description => "Register per LPM.",
    Width => "11", # Excel Formula: =calc_reg_width(E101:E101,F101)
    Type => "Config",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_rd_mod_wr_ad => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_rd_mod_wr_ad",
      RegMem => "RegField",
      Description => "which address out of the 2k lines to perform the rd_mod_wr",
      Width => "11",
      Position => "10:0", # Excel Formula: =calc_position(F100,E101,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_address_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
    Name => "lpm[2]_rd_mod_wr_address_reg",
    RegMem => "Reg",
    Address => "20D",
    Description => "Register per LPM.",
    Width => "11", # Excel Formula: =calc_reg_width(E101:E101,F101)
    Type => "Config",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_rd_mod_wr_ad => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_rd_mod_wr_ad",
      RegMem => "RegField",
      Description => "which address out of the 2k lines to perform the rd_mod_wr",
      Width => "11",
      Position => "10:0", # Excel Formula: =calc_position(F100,E101,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_id_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
    Name => "lpm[2]_rd_mod_wr_id_reg",
    RegMem => "Reg",
    Address => "20E", # Excel Formula: =calc_reg_address(C100,A100,G100)
    Description => "Register per LPM.",
    Width => "6", # Excel Formula: =calc_reg_width(E103:E104,F104)
    Type => "Config",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_rd_mod_wr_group_id => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_rd_mod_wr_group_id",
      RegMem => "RegField",
      Description => "offset in prefix-groups (each group is 93 bits). 
Groups 0-11 are shared, groups 12-31 are fixed per bucket.
When group number is between 12 and 21, bucket id is used.
21<group-id<31 - non entry data is written. 
Group-id ==31 -  the entire line is written",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F102,E103,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
    lpm0_rd_mod_wr_bucket_id => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_rd_mod_wr_bucket_id",
      RegMem => "RegField",
      Description => "there are 2 buckets per line.
incase there is a single group update and group id >6, this register indicates which bucket is being updated.",
      Width => "1",
      Position => "5", # Excel Formula: =calc_position(F103,E104)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_id_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
    Name => "lpm[2]_rd_mod_wr_id_reg",
    RegMem => "Reg",
    Address => "20F",
    Description => "Register per LPM.",
    Width => "6", # Excel Formula: =calc_reg_width(E103:E104,F104)
    Type => "Config",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_rd_mod_wr_group_id => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_rd_mod_wr_group_id",
      RegMem => "RegField",
      Description => "offset in prefix-groups (each group is 93 bits). 
Groups 0-11 are shared, groups 12-31 are fixed per bucket.
When group number is between 12 and 21, bucket id is used.
21<group-id<31 - non entry data is written. 
Group-id ==31 -  the entire line is written",
      Width => "5",
      Position => "4:0", # Excel Formula: =calc_position(F102,E103,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
    lpm1_rd_mod_wr_bucket_id => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_rd_mod_wr_bucket_id",
      RegMem => "RegField",
      Description => "there are 2 buckets per line.
incase there is a single group update and group id >6, this register indicates which bucket is being updated.",
      Width => "1",
      Position => "5", # Excel Formula: =calc_position(F103,E104)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_non_entry_data_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
    Name => "lpm[2]_rd_mod_wr_non_entry_data_reg",
    RegMem => "Reg",
    Address => "210", # Excel Formula: =calc_reg_address(C102,A102,G102)
    Description => "Register per LPM.",
    Width => "63", # Excel Formula: =calc_reg_width(E106:E106,F106)
    Type => "Config",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_rd_mod_wr_non_entry_data => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_rd_mod_wr_non_entry_data",
      RegMem => "RegField",
      Description => "{bucket 1 default, bucket0 default, number of groups belong to bucket1, line foramt} that is written to the SRAM line (used only in case of writing entire line).",
      Width => "63",
      Position => "62:0", # Excel Formula: =calc_position(F105,E106,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_non_entry_data_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
    Name => "lpm[2]_rd_mod_wr_non_entry_data_reg",
    RegMem => "Reg",
    Address => "211",
    Description => "Register per LPM.",
    Width => "63", # Excel Formula: =calc_reg_width(E106:E106,F106)
    Type => "Config",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_rd_mod_wr_non_entry_data => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_rd_mod_wr_non_entry_data",
      RegMem => "RegField",
      Description => "{bucket 1 default, bucket0 default, number of groups belong to bucket1, line foramt} that is written to the SRAM line (used only in case of writing entire line).",
      Width => "63",
      Position => "62:0", # Excel Formula: =calc_position(F105,E106,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group0_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 0; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "212", # Excel Formula: =calc_reg_address(C105,A105,G105)
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "0",
    lpm0_rd_mod_wr_group0_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 0; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group1_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 1; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "213",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "1",
    lpm0_rd_mod_wr_group1_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 1; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group2_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 2; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "214",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "2",
    lpm0_rd_mod_wr_group2_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 2; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group3_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 3; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "215",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "3",
    lpm0_rd_mod_wr_group3_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 3; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group4_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 4; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "216",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "4",
    lpm0_rd_mod_wr_group4_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 4; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group5_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 5; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "217",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "5",
    lpm0_rd_mod_wr_group5_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 5; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group6_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 6; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "218",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "6",
    lpm0_rd_mod_wr_group6_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 6; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group7_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 7; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "219",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "7",
    lpm0_rd_mod_wr_group7_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 7; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group8_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 8; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "21A",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "8",
    lpm0_rd_mod_wr_group8_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 8; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group9_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 9; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "21B",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "9",
    lpm0_rd_mod_wr_group9_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 9; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group10_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 10; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "21C",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "10",
    lpm0_rd_mod_wr_group10_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 10; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group11_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 11; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "21D",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "11",
    lpm0_rd_mod_wr_group11_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 11; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group12_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 12; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "21E",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "12",
    lpm0_rd_mod_wr_group12_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 12; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group13_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 13; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "21F",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "13",
    lpm0_rd_mod_wr_group13_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 13; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group14_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 14; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "220",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "14",
    lpm0_rd_mod_wr_group14_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 14; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group15_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 15; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "221",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "15",
    lpm0_rd_mod_wr_group15_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 15; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group16_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 16; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "222",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "16",
    lpm0_rd_mod_wr_group16_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 16; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group17_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 17; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "223",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "17",
    lpm0_rd_mod_wr_group17_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 17; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group18_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 18; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "224",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "18",
    lpm0_rd_mod_wr_group18_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 18; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group19_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 19; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "225",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "19",
    lpm0_rd_mod_wr_group19_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 19; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group20_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 20; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "226",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "20",
    lpm0_rd_mod_wr_group20_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 20; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group21_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 21; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "227",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "21",
    lpm0_rd_mod_wr_group21_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 21; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group22_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 22; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "228",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "22",
    lpm0_rd_mod_wr_group22_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 22; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group23_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 23; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "229",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "23",
    lpm0_rd_mod_wr_group23_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 23; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group24_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 24; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "22A",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "24",
    lpm0_rd_mod_wr_group24_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 24; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group25_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 25; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "22B",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "25",
    lpm0_rd_mod_wr_group25_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 25; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group26_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 26; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "22C",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "26",
    lpm0_rd_mod_wr_group26_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 26; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group27_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 27; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "22D",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "27",
    lpm0_rd_mod_wr_group27_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 27; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group28_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 28; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "22E",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "28",
    lpm0_rd_mod_wr_group28_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 28; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group29_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 29; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "22F",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "29",
    lpm0_rd_mod_wr_group29_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 29; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group30_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 30; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "230",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "30",
    lpm0_rd_mod_wr_group30_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 30; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm0_rd_mod_wr_group31_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 31; ArrayLocationInName: 21;
    Name => "lpm0_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "231",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E108:E108,F108)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "31",
    lpm0_rd_mod_wr_group31_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 31; ArrayLocationInName: 21;
      Name => "lpm0_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F107,E108,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group0_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 0; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "232", # Excel Formula: =calc_reg_address(C107,A107,G107)
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "0",
    lpm1_rd_mod_wr_group0_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 0; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group1_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 1; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "233",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "1",
    lpm1_rd_mod_wr_group1_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 1; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group2_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 2; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "234",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "2",
    lpm1_rd_mod_wr_group2_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 2; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group3_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 3; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "235",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "3",
    lpm1_rd_mod_wr_group3_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 3; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group4_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 4; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "236",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "4",
    lpm1_rd_mod_wr_group4_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 4; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group5_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 5; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "237",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "5",
    lpm1_rd_mod_wr_group5_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 5; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group6_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 6; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "238",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "6",
    lpm1_rd_mod_wr_group6_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 6; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group7_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 7; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "239",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "7",
    lpm1_rd_mod_wr_group7_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 7; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group8_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 8; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "23A",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "8",
    lpm1_rd_mod_wr_group8_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 8; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group9_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 9; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "23B",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "9",
    lpm1_rd_mod_wr_group9_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 9; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group10_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 10; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "23C",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "10",
    lpm1_rd_mod_wr_group10_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 10; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group11_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 11; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "23D",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "11",
    lpm1_rd_mod_wr_group11_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 11; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group12_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 12; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "23E",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "12",
    lpm1_rd_mod_wr_group12_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 12; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group13_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 13; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "23F",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "13",
    lpm1_rd_mod_wr_group13_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 13; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group14_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 14; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "240",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "14",
    lpm1_rd_mod_wr_group14_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 14; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group15_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 15; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "241",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "15",
    lpm1_rd_mod_wr_group15_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 15; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group16_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 16; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "242",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "16",
    lpm1_rd_mod_wr_group16_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 16; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group17_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 17; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "243",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "17",
    lpm1_rd_mod_wr_group17_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 17; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group18_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 18; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "244",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "18",
    lpm1_rd_mod_wr_group18_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 18; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group19_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 19; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "245",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "19",
    lpm1_rd_mod_wr_group19_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 19; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group20_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 20; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "246",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "20",
    lpm1_rd_mod_wr_group20_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 20; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group21_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 21; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "247",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "21",
    lpm1_rd_mod_wr_group21_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 21; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group22_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 22; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "248",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "22",
    lpm1_rd_mod_wr_group22_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 22; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group23_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 23; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "249",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "23",
    lpm1_rd_mod_wr_group23_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 23; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group24_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 24; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "24A",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "24",
    lpm1_rd_mod_wr_group24_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 24; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group25_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 25; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "24B",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "25",
    lpm1_rd_mod_wr_group25_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 25; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group26_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 26; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "24C",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "26",
    lpm1_rd_mod_wr_group26_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 26; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group27_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 27; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "24D",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "27",
    lpm1_rd_mod_wr_group27_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 27; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group28_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 28; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "24E",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "28",
    lpm1_rd_mod_wr_group28_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 28; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group29_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 29; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "24F",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "29",
    lpm1_rd_mod_wr_group29_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 29; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group30_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 30; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "250",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "30",
    lpm1_rd_mod_wr_group30_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 30; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm1_rd_mod_wr_group31_data_reg => { #Structure Type: Reg; ArrayLength: 32; ArrayIndex: 31; ArrayLocationInName: 21;
    Name => "lpm1_rd_mod_wr_group[32]_data_reg",
    RegMem => "Reg",
    Address => "251",
    Description => "Register per LPM.",
    Width => "93", # Excel Formula: =calc_reg_width(E110:E110,F110)
    Type => "Config",
    ArrayLength => "32",
    ArrayIndex => "31",
    lpm1_rd_mod_wr_group31_data => { #Structure Type: RegField; ArrayLength: 32; ArrayIndex: 31; ArrayLocationInName: 21;
      Name => "lpm1_rd_mod_wr_group[n]_data",
      RegMem => "RegField",
      Description => "group data to be written to the SRAM",
      Width => "93",
      Position => "92:0", # Excel Formula: =calc_position(F109,E110,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "b1",
    },
  },
  lpm_L2_accessed_buckets_wr => { #Structure Type: Reg;
    Name => "lpm_L2_accessed_buckets_wr",
    RegMem => "Reg",
    Address => "252", # Excel Formula: =calc_reg_address(C109,A109,G109)
    Description => "Register for both  LPM-s.",
    Width => "1", # Excel Formula: =calc_reg_width(E112:E112,F112)
    Type => "External",
    UsedBy => "lpm",
    lpm_L2_accessed_buckets_wr_reg => { #Structure Type: RegField;
      Name => "lpm_L2_accessed_buckets_wr_reg",
      RegMem => "RegField",
      Description => "writing to this register will update the L2_accessed_buckets_status0 & 1  registers, and will reset the inner LPM core register.
1 - lpm core 1 is accessed.
0 - lpm core 0 is accessed.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F111,E112,TRUE)
      Type => "External",
    },
  },
  lpm_L2_accessed_buckets_status_reg0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 35;
    Name => "lpm_L2_accessed_buckets_status_reg[2]",
    RegMem => "Reg",
    Address => "253", # Excel Formula: =calc_reg_address(C111,A111,G111)
    Description => "Register for both  LPM-s.",
    Width => "2048", # Excel Formula: =calc_reg_width(E114:E114,F114)
    Type => "ReadOnly",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm_L2_accessed_buckets_status0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 31;
      Name => "lpm_L2_accessed_buckets_status[n]",
      RegMem => "RegField",
      Description => "Bitmap, Bit per L2 bucket. 
Each LPM core holds 4k bits bitmap, a bit is  set when the bucket is accessed by the LPM.
When the cpu writes to L2_accessed_buckets_wr register, the chosen LPM core will copy its register content to this register, and will reset the internal register.
Since the cif chain doesnt support staus register of 4k - it is spllitted to 2 regs, 0 & 1.",
      Width => "2048", # Excel Formula: =2*1024
      Position => "2047:0", # Excel Formula: =calc_position(F113,E114,TRUE)
      Type => "Capture",
      UsedBy => "lpm",
    },
  },
  lpm_L2_accessed_buckets_status_reg1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 35;
    Name => "lpm_L2_accessed_buckets_status_reg[2]",
    RegMem => "Reg",
    Address => "254",
    Description => "Register for both  LPM-s.",
    Width => "2048", # Excel Formula: =calc_reg_width(E114:E114,F114)
    Type => "ReadOnly",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm_L2_accessed_buckets_status1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 31;
      Name => "lpm_L2_accessed_buckets_status[n]",
      RegMem => "RegField",
      Description => "Bitmap, Bit per L2 bucket. 
Each LPM core holds 4k bits bitmap, a bit is  set when the bucket is accessed by the LPM.
When the cpu writes to L2_accessed_buckets_wr register, the chosen LPM core will copy its register content to this register, and will reset the internal register.
Since the cif chain doesnt support staus register of 4k - it is spllitted to 2 regs, 0 & 1.",
      Width => "2048", # Excel Formula: =2*1024
      Position => "2047:0", # Excel Formula: =calc_position(F113,E114,TRUE)
      Type => "Capture",
      UsedBy => "lpm",
    },
  },
  lpm0_rd_mod_wr_bubble_timer_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
    Name => "lpm[2]_rd_mod_wr_bubble_timer_reg",
    RegMem => "Reg",
    Address => "255", # Excel Formula: =calc_reg_address(C113,A113,G113)
    Description => "Number of clocks the LPM rd-mod-wr should send bubble request in order to guarntee a single bubble.",
    Width => "32", # Excel Formula: =calc_reg_width(E116:E116,F116)
    Type => "Config",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_rd_mod_wr_bubble_timer => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_rd_mod_wr_bubble_timer",
      RegMem => "RegField",
      Description => "After this amount  of clocks of lpm-rd-mod-wr bubble req, bubble is guarnteed",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F115,E116,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "hffff",
    },
  },
  lpm1_rd_mod_wr_bubble_timer_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
    Name => "lpm[2]_rd_mod_wr_bubble_timer_reg",
    RegMem => "Reg",
    Address => "256",
    Description => "Number of clocks the LPM rd-mod-wr should send bubble request in order to guarntee a single bubble.",
    Width => "32", # Excel Formula: =calc_reg_width(E116:E116,F116)
    Type => "Config",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_rd_mod_wr_bubble_timer => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_rd_mod_wr_bubble_timer",
      RegMem => "RegField",
      Description => "After this amount  of clocks of lpm-rd-mod-wr bubble req, bubble is guarnteed",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F115,E116,TRUE)
      Type => "Config",
      UsedBy => "lpm",
      DefaultValue => "hffff",
    },
  },
  lpm0_shared_sram_1b_err_int_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
    Name => "lpm[2]_shared_sram_1b_err_int_reg",
    RegMem => "Reg",
    Address => "257", # Excel Formula: =calc_reg_address(C115,A115,G115)
    Description => "Register per LPM.",
    Width => "1", # Excel Formula: =calc_reg_width(E118:E118,F118)
    Type => "Interrupt",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_shared_sram_1b_err_interrupt => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_shared_sram_1b_err_interrupt",
      RegMem => "RegField",
      Description => "shared srams of LPM  had 1b error  ",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F117,E118,TRUE)
      Type => "Interrupt",
      UsedBy => "lpm",
    },
  },
  lpm1_shared_sram_1b_err_int_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
    Name => "lpm[2]_shared_sram_1b_err_int_reg",
    RegMem => "Reg",
    Address => "258",
    Description => "Register per LPM.",
    Width => "1", # Excel Formula: =calc_reg_width(E118:E118,F118)
    Type => "Interrupt",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_shared_sram_1b_err_interrupt => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_shared_sram_1b_err_interrupt",
      RegMem => "RegField",
      Description => "shared srams of LPM  had 1b error  ",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F117,E118,TRUE)
      Type => "Interrupt",
      UsedBy => "lpm",
    },
  },
  lpm0_shared_sram_1b_err_int_regMask => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4; Skip Register;
    Name => "lpm[2]_shared_sram_1b_err_int_regMask",
    RegMem => "Reg",
    Address => "259",
    Description => "This register masks lpm[2]_shared_sram_1b_err_int_reg interrupt register",
    Width => "1", # Excel Formula: =calc_reg_width(E118:E118,F118)
    Type => "InterruptMask",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_shared_sram_1b_err_interruptMask => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_shared_sram_1b_err_interruptMask",
      RegMem => "RegField",
      Description => "This field masks lpm[n]_shared_sram_1b_err_interrupt interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F117,E118,TRUE)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
  },
  lpm1_shared_sram_1b_err_int_regMask => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4; Skip Register;
    Name => "lpm[2]_shared_sram_1b_err_int_regMask",
    RegMem => "Reg",
    Address => "25A",
    Description => "This register masks lpm[2]_shared_sram_1b_err_int_reg interrupt register",
    Width => "1", # Excel Formula: =calc_reg_width(E118:E118,F118)
    Type => "InterruptMask",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_shared_sram_1b_err_interruptMask => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_shared_sram_1b_err_interruptMask",
      RegMem => "RegField",
      Description => "This field masks lpm[n]_shared_sram_1b_err_interrupt interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F117,E118,TRUE)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
  },
  lpm0_shared_sram_1b_err_int_regTest => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4; Skip Register;
    Name => "lpm[2]_shared_sram_1b_err_int_regTest",
    RegMem => "Reg",
    Address => "25B",
    Description => "This register tests lpm[2]_shared_sram_1b_err_int_reg interrupt register",
    Width => "1", # Excel Formula: =calc_reg_width(E118:E118,F118)
    Type => "InterruptTest",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_shared_sram_1b_err_interruptTest => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_shared_sram_1b_err_interruptTest",
      RegMem => "RegField",
      Description => "This field tests lpm[n]_shared_sram_1b_err_interrupt interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F117,E118,TRUE)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
  },
  lpm1_shared_sram_1b_err_int_regTest => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4; Skip Register;
    Name => "lpm[2]_shared_sram_1b_err_int_regTest",
    RegMem => "Reg",
    Address => "25C",
    Description => "This register tests lpm[2]_shared_sram_1b_err_int_reg interrupt register",
    Width => "1", # Excel Formula: =calc_reg_width(E118:E118,F118)
    Type => "InterruptTest",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_shared_sram_1b_err_interruptTest => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_shared_sram_1b_err_interruptTest",
      RegMem => "RegField",
      Description => "This field tests lpm[n]_shared_sram_1b_err_interrupt interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F117,E118,TRUE)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
  },
  lpm0_shared_sram_2b_err_int_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
    Name => "lpm[2]_shared_sram_2b_err_int_reg",
    RegMem => "Reg",
    Address => "25D", # Excel Formula: =calc_reg_address(C117,A117,G117)
    Description => "Register per LPM.",
    Width => "1", # Excel Formula: =calc_reg_width(E120:E120,F120)
    Type => "Interrupt",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_shared_sram_2b_err_interrupt => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_shared_sram_2b_err_interrupt",
      RegMem => "RegField",
      Description => "shared srams of LPM had 2b error",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F119,E120,TRUE)
      Type => "Interrupt",
      UsedBy => "lpm",
    },
  },
  lpm1_shared_sram_2b_err_int_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
    Name => "lpm[2]_shared_sram_2b_err_int_reg",
    RegMem => "Reg",
    Address => "25E",
    Description => "Register per LPM.",
    Width => "1", # Excel Formula: =calc_reg_width(E120:E120,F120)
    Type => "Interrupt",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_shared_sram_2b_err_interrupt => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_shared_sram_2b_err_interrupt",
      RegMem => "RegField",
      Description => "shared srams of LPM had 2b error",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F119,E120,TRUE)
      Type => "Interrupt",
      UsedBy => "lpm",
    },
  },
  lpm0_shared_sram_2b_err_int_regMask => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4; Skip Register;
    Name => "lpm[2]_shared_sram_2b_err_int_regMask",
    RegMem => "Reg",
    Address => "25F",
    Description => "This register masks lpm[2]_shared_sram_2b_err_int_reg interrupt register",
    Width => "1", # Excel Formula: =calc_reg_width(E120:E120,F120)
    Type => "InterruptMask",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_shared_sram_2b_err_interruptMask => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_shared_sram_2b_err_interruptMask",
      RegMem => "RegField",
      Description => "This field masks lpm[n]_shared_sram_2b_err_interrupt interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F119,E120,TRUE)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
  },
  lpm1_shared_sram_2b_err_int_regMask => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4; Skip Register;
    Name => "lpm[2]_shared_sram_2b_err_int_regMask",
    RegMem => "Reg",
    Address => "260",
    Description => "This register masks lpm[2]_shared_sram_2b_err_int_reg interrupt register",
    Width => "1", # Excel Formula: =calc_reg_width(E120:E120,F120)
    Type => "InterruptMask",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_shared_sram_2b_err_interruptMask => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_shared_sram_2b_err_interruptMask",
      RegMem => "RegField",
      Description => "This field masks lpm[n]_shared_sram_2b_err_interrupt interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F119,E120,TRUE)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
  },
  lpm0_shared_sram_2b_err_int_regTest => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4; Skip Register;
    Name => "lpm[2]_shared_sram_2b_err_int_regTest",
    RegMem => "Reg",
    Address => "261",
    Description => "This register tests lpm[2]_shared_sram_2b_err_int_reg interrupt register",
    Width => "1", # Excel Formula: =calc_reg_width(E120:E120,F120)
    Type => "InterruptTest",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_shared_sram_2b_err_interruptTest => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_shared_sram_2b_err_interruptTest",
      RegMem => "RegField",
      Description => "This field tests lpm[n]_shared_sram_2b_err_interrupt interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F119,E120,TRUE)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
  },
  lpm1_shared_sram_2b_err_int_regTest => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4; Skip Register;
    Name => "lpm[2]_shared_sram_2b_err_int_regTest",
    RegMem => "Reg",
    Address => "262",
    Description => "This register tests lpm[2]_shared_sram_2b_err_int_reg interrupt register",
    Width => "1", # Excel Formula: =calc_reg_width(E120:E120,F120)
    Type => "InterruptTest",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_shared_sram_2b_err_interruptTest => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_shared_sram_2b_err_interruptTest",
      RegMem => "RegField",
      Description => "This field tests lpm[n]_shared_sram_2b_err_interrupt interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F119,E120,TRUE)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
  },
  lpm0_shared_sram_err_add_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
    Name => "lpm[2]_shared_sram_err_add_reg",
    RegMem => "Reg",
    Address => "263", # Excel Formula: =calc_reg_address(C119,A119,G119)
    Description => "Register per LPM.",
    Width => "11", # Excel Formula: =calc_reg_width(E122:E122,F122)
    Type => "ReadOnly",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_shared_sram_err_addr => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_shared_sram_err_addr",
      RegMem => "RegField",
      Description => "shared srams of LPM had error on this addres ",
      Width => "11",
      Position => "10:0", # Excel Formula: =calc_position(F121,E122,TRUE)
      Type => "Status",
      UsedBy => "lpm",
    },
  },
  lpm1_shared_sram_err_add_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
    Name => "lpm[2]_shared_sram_err_add_reg",
    RegMem => "Reg",
    Address => "264",
    Description => "Register per LPM.",
    Width => "11", # Excel Formula: =calc_reg_width(E122:E122,F122)
    Type => "ReadOnly",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_shared_sram_err_addr => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_shared_sram_err_addr",
      RegMem => "RegField",
      Description => "shared srams of LPM had error on this addres ",
      Width => "11",
      Position => "10:0", # Excel Formula: =calc_position(F121,E122,TRUE)
      Type => "Status",
      UsedBy => "lpm",
    },
  },
  hash_key_em00 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 0; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "265", # Excel Formula: =calc_reg_address(C121,A121,G121)
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "0",
    hash_key00 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 0; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em01 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 1; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "266",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "1",
    hash_key01 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 1; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em02 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 2; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "267",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "2",
    hash_key02 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 2; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em03 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 3; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "268",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "3",
    hash_key03 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 3; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em04 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 4; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "269",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "4",
    hash_key04 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 4; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em05 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 5; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "26A",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "5",
    hash_key05 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 5; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em06 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 6; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "26B",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "6",
    hash_key06 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 6; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em07 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 7; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "26C",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "7",
    hash_key07 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 7; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em08 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 8; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "26D",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "8",
    hash_key08 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 8; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em09 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 9; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "26E",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "9",
    hash_key09 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 9; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em010 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 10; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "26F",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "10",
    hash_key010 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 10; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em011 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 11; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "270",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "11",
    hash_key011 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 11; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em012 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 12; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "271",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "12",
    hash_key012 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 12; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em013 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 13; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "272",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "13",
    hash_key013 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 13; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em014 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 14; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "273",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "14",
    hash_key014 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 14; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em015 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 15; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "274",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "15",
    hash_key015 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 15; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em016 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 16; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "275",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "16",
    hash_key016 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 16; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em017 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 17; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "276",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "17",
    hash_key017 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 17; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em018 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 18; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "277",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "18",
    hash_key018 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 18; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em019 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 19; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "278",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "19",
    hash_key019 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 19; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em020 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 20; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "279",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "20",
    hash_key020 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 20; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em021 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 21; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "27A",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "21",
    hash_key021 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 21; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em022 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 22; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "27B",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "22",
    hash_key022 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 22; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em023 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 23; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "27C",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "23",
    hash_key023 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 23; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em024 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 24; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "27D",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "24",
    hash_key024 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 24; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em025 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 25; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "27E",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "25",
    hash_key025 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 25; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em026 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 26; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "27F",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "26",
    hash_key026 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 26; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em027 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 27; ArrayLocationInName: 13;
    Name => "hash_key_em0[28]",
    RegMem => "Reg",
    Address => "280",
    Description => "Configurations for the EM0",
    Width => "284", # Excel Formula: =calc_reg_width(E124:E124,F124)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "27",
    hash_key027 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 27; ArrayLocationInName: 10;
      Name => "hash_key0[n]",
      RegMem => "RegField",
      Description => "The key used by  EM0. ",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F123,E124,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em10 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 0; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "281", # Excel Formula: =calc_reg_address(C123,A123,G123)
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "0",
    hash_key10 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 0; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em11 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 1; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "282",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "1",
    hash_key11 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 1; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em12 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 2; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "283",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "2",
    hash_key12 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 2; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em13 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 3; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "284",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "3",
    hash_key13 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 3; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em14 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 4; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "285",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "4",
    hash_key14 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 4; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em15 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 5; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "286",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "5",
    hash_key15 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 5; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em16 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 6; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "287",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "6",
    hash_key16 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 6; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em17 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 7; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "288",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "7",
    hash_key17 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 7; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em18 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 8; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "289",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "8",
    hash_key18 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 8; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em19 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 9; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "28A",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "9",
    hash_key19 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 9; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em110 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 10; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "28B",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "10",
    hash_key110 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 10; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em111 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 11; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "28C",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "11",
    hash_key111 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 11; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em112 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 12; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "28D",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "12",
    hash_key112 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 12; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em113 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 13; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "28E",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "13",
    hash_key113 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 13; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em114 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 14; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "28F",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "14",
    hash_key114 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 14; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em115 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 15; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "290",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "15",
    hash_key115 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 15; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em116 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 16; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "291",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "16",
    hash_key116 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 16; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em117 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 17; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "292",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "17",
    hash_key117 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 17; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em118 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 18; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "293",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "18",
    hash_key118 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 18; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em119 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 19; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "294",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "19",
    hash_key119 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 19; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em120 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 20; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "295",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "20",
    hash_key120 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 20; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em121 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 21; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "296",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "21",
    hash_key121 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 21; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em122 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 22; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "297",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "22",
    hash_key122 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 22; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em123 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 23; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "298",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "23",
    hash_key123 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 23; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em124 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 24; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "299",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "24",
    hash_key124 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 24; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em125 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 25; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "29A",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "25",
    hash_key125 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 25; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em126 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 26; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "29B",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "26",
    hash_key126 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 26; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  hash_key_em127 => { #Structure Type: Reg; ArrayLength: 28; ArrayIndex: 27; ArrayLocationInName: 13;
    Name => "hash_key_em1[28]",
    RegMem => "Reg",
    Address => "29C",
    Description => "Configurations for the EM1",
    Width => "284", # Excel Formula: =calc_reg_width(E126:E126,F126)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "28",
    ArrayIndex => "27",
    hash_key127 => { #Structure Type: RegField; ArrayLength: 28; ArrayIndex: 27; ArrayLocationInName: 10;
      Name => "hash_key1[n]",
      RegMem => "RegField",
      Description => "The key used by the EM1.",
      Width => "284", # Excel Formula: =2*142
      Position => "283:0", # Excel Formula: =calc_position(F125,E126,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  em_key_width => { #Structure Type: Reg;
    Name => "em_key_width",
    RegMem => "Reg",
    Address => "29D", # Excel Formula: =calc_reg_address(C125,A125,G125)
    Description => "Register for both EM cores.",
    Width => "32", # Excel Formula: =calc_reg_width(E128:E128,F128)
    Type => "Config",
    key_width => { #Structure Type: RegField;
      Name => "key_width",
      RegMem => "RegField",
      Description => "The key size used by the EM.  
0 - 80b.
1 - 30b.",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F127,E128,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "d0",
    },
  },
  per_em_configurations0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 22;
    Name => "per_em_configurations[2]",
    RegMem => "Reg",
    Address => "29E", # Excel Formula: =calc_reg_address(C127,A127,G127)
    Description => "Configurations for the EM",
    Width => "56", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    ArrayLength => "2",
    ArrayIndex => "0",
    active_banks0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 13;
      Name => "active_banks[n]",
      RegMem => "RegField",
      Description => "There are 16 SRAM banks, which can be used with LPM or the EM, but not both.
1 - bank will be used by the EM.
0 - bank will be used by the LPM.",
      Width => "28",
      Position => "27:0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "hfffffff",
    },
    use_primit_poly0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 16;
      Name => "use_primit_poly[n]",
      RegMem => "RegField",
      Description => "internal register - Set whether the CRC perfomed after the RC5 has a primitive polynom or not.",
      Width => "28",
      Position => "55:28", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "h0",
    },
  },
  per_em_configurations1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 22;
    Name => "per_em_configurations[2]",
    RegMem => "Reg",
    Address => "29F",
    Description => "Configurations for the EM",
    Width => "56", # Excel Formula: =calc_reg_width(E130:E131,F131)
    Type => "Config",
    ArrayLength => "2",
    ArrayIndex => "1",
    active_banks1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 13;
      Name => "active_banks[n]",
      RegMem => "RegField",
      Description => "There are 16 SRAM banks, which can be used with LPM or the EM, but not both.
1 - bank will be used by the EM.
0 - bank will be used by the LPM.",
      Width => "28",
      Position => "27:0", # Excel Formula: =calc_position(F129,E130,TRUE)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "hfffffff",
    },
    use_primit_poly1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 16;
      Name => "use_primit_poly[n]",
      RegMem => "RegField",
      Description => "internal register - Set whether the CRC perfomed after the RC5 has a primitive polynom or not.",
      Width => "28",
      Position => "55:28", # Excel Formula: =calc_position(F130,E131)
      Type => "Config",
      UsedBy => "EM",
      DefaultValue => "h0",
    },
  },
  em0_shared_sram_err_int_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 3;
    Name => "em[2]_shared_sram_err_int_reg",
    RegMem => "Reg",
    Address => "2A0", # Excel Formula: =calc_reg_address(C129,A129,G129)
    Width => "1", # Excel Formula: =calc_reg_width(E133:E133,F133)
    Type => "Interrupt",
    ArrayLength => "2",
    ArrayIndex => "0",
    em0_shared_sram_err_interrupt => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 3;
      Name => "em[n]_shared_sram_err_interrupt",
      RegMem => "RegField",
      Description => "shared srams of EM had error",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F132,E133,TRUE)
      Type => "Interrupt",
      UsedBy => "EM",
    },
  },
  em1_shared_sram_err_int_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 3;
    Name => "em[2]_shared_sram_err_int_reg",
    RegMem => "Reg",
    Address => "2A1",
    Width => "1", # Excel Formula: =calc_reg_width(E133:E133,F133)
    Type => "Interrupt",
    ArrayLength => "2",
    ArrayIndex => "1",
    em1_shared_sram_err_interrupt => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 3;
      Name => "em[n]_shared_sram_err_interrupt",
      RegMem => "RegField",
      Description => "shared srams of EM had error",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F132,E133,TRUE)
      Type => "Interrupt",
      UsedBy => "EM",
    },
  },
  em0_shared_sram_err_int_regMask => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 3; Skip Register;
    Name => "em[2]_shared_sram_err_int_regMask",
    RegMem => "Reg",
    Address => "2A2",
    Width => "1", # Excel Formula: =calc_reg_width(E133:E133,F133)
    Type => "InterruptMask",
    ArrayLength => "2",
    ArrayIndex => "0",
    em0_shared_sram_err_interruptMask => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 3;
      Name => "em[n]_shared_sram_err_interruptMask",
      RegMem => "RegField",
      Description => "This field masks em[n]_shared_sram_err_interrupt interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F132,E133,TRUE)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
  },
  em1_shared_sram_err_int_regMask => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 3; Skip Register;
    Name => "em[2]_shared_sram_err_int_regMask",
    RegMem => "Reg",
    Address => "2A3",
    Width => "1", # Excel Formula: =calc_reg_width(E133:E133,F133)
    Type => "InterruptMask",
    ArrayLength => "2",
    ArrayIndex => "1",
    em1_shared_sram_err_interruptMask => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 3;
      Name => "em[n]_shared_sram_err_interruptMask",
      RegMem => "RegField",
      Description => "This field masks em[n]_shared_sram_err_interrupt interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F132,E133,TRUE)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
  },
  em0_shared_sram_err_int_regTest => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 3; Skip Register;
    Name => "em[2]_shared_sram_err_int_regTest",
    RegMem => "Reg",
    Address => "2A4",
    Width => "1", # Excel Formula: =calc_reg_width(E133:E133,F133)
    Type => "InterruptTest",
    ArrayLength => "2",
    ArrayIndex => "0",
    em0_shared_sram_err_interruptTest => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 3;
      Name => "em[n]_shared_sram_err_interruptTest",
      RegMem => "RegField",
      Description => "This field tests em[n]_shared_sram_err_interrupt interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F132,E133,TRUE)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
  },
  em1_shared_sram_err_int_regTest => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 3; Skip Register;
    Name => "em[2]_shared_sram_err_int_regTest",
    RegMem => "Reg",
    Address => "2A5",
    Width => "1", # Excel Formula: =calc_reg_width(E133:E133,F133)
    Type => "InterruptTest",
    ArrayLength => "2",
    ArrayIndex => "1",
    em1_shared_sram_err_interruptTest => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 3;
      Name => "em[n]_shared_sram_err_interruptTest",
      RegMem => "RegField",
      Description => "This field tests em[n]_shared_sram_err_interrupt interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F132,E133,TRUE)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
  },
  em0_shared_sram_err_add_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 3;
    Name => "em[2]_shared_sram_err_add_reg",
    RegMem => "Reg",
    Address => "2A6", # Excel Formula: =calc_reg_address(C132,A132,G132)
    Width => "11", # Excel Formula: =calc_reg_width(E135:E135,F135)
    Type => "ReadOnly",
    ArrayLength => "2",
    ArrayIndex => "0",
    em0_shared_sram_err_addr => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 3;
      Name => "em[n]_shared_sram_err_addr",
      RegMem => "RegField",
      Description => "shared srams of EM had error on this addres ",
      Width => "11",
      Position => "10:0", # Excel Formula: =calc_position(F134,E135,TRUE)
      Type => "Status",
      UsedBy => "EM",
    },
  },
  em1_shared_sram_err_add_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 3;
    Name => "em[2]_shared_sram_err_add_reg",
    RegMem => "Reg",
    Address => "2A7",
    Width => "11", # Excel Formula: =calc_reg_width(E135:E135,F135)
    Type => "ReadOnly",
    ArrayLength => "2",
    ArrayIndex => "1",
    em1_shared_sram_err_addr => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 3;
      Name => "em[n]_shared_sram_err_addr",
      RegMem => "RegField",
      Description => "shared srams of EM had error on this addres ",
      Width => "11",
      Position => "10:0", # Excel Formula: =calc_position(F134,E135,TRUE)
      Type => "Status",
      UsedBy => "EM",
    },
  },
  per_em_wm0 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 10;
    Name => "per_em_wm[2]",
    RegMem => "Reg",
    Address => "2A8", # Excel Formula: =calc_reg_address(C134,A134,G134)
    Description => "Configurations for the EM",
    Width => "8", # Excel Formula: =calc_reg_width(E137:E137,F137)
    Type => "ReadOnly",
    ArrayLength => "2",
    ArrayIndex => "0",
    emdb_cam_occup_wm_max0 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 22;
      Name => "emdb_cam_occup_wm_max[n]",
      RegMem => "RegField",
      Description => "maximum number of entries that was reached in the cam of the EM.",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F136,E137,TRUE)
      Type => "MaxWmk",
      UsedBy => "EM",
    },
  },
  per_em_wm1 => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 10;
    Name => "per_em_wm[2]",
    RegMem => "Reg",
    Address => "2A9",
    Description => "Configurations for the EM",
    Width => "8", # Excel Formula: =calc_reg_width(E137:E137,F137)
    Type => "ReadOnly",
    ArrayLength => "2",
    ArrayIndex => "1",
    emdb_cam_occup_wm_max1 => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 22;
      Name => "emdb_cam_occup_wm_max[n]",
      RegMem => "RegField",
      Description => "maximum number of entries that was reached in the cam of the EM.",
      Width => "8",
      Position => "7:0", # Excel Formula: =calc_position(F136,E137,TRUE)
      Type => "MaxWmk",
      UsedBy => "EM",
    },
  },
  em0_cam_hit_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 3;
    Name => "em[2]_cam_hit_reg",
    RegMem => "Reg",
    Address => "2AA", # Excel Formula: =calc_reg_address(C136,A136,G136)
    Description => "Hit indication per em cam entry.
32 entries hit inidication.",
    Width => "32", # Excel Formula: =calc_reg_width(E139:E139,F139)
    Type => "External",
    UsedBy => "EM",
    ArrayLength => "2",
    ArrayIndex => "0",
    em0_cam_hit => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 3;
      Name => "em[n]_cam_hit",
      RegMem => "RegField",
      Description => "bit per em cam entry",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F138,E139,TRUE)
      Type => "External",
    },
  },
  em1_cam_hit_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 3;
    Name => "em[2]_cam_hit_reg",
    RegMem => "Reg",
    Address => "2AB",
    Description => "Hit indication per em cam entry.
32 entries hit inidication.",
    Width => "32", # Excel Formula: =calc_reg_width(E139:E139,F139)
    Type => "External",
    UsedBy => "EM",
    ArrayLength => "2",
    ArrayIndex => "1",
    em1_cam_hit => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 3;
      Name => "em[n]_cam_hit",
      RegMem => "RegField",
      Description => "bit per em cam entry",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F138,E139,TRUE)
      Type => "External",
    },
  },
  lpm0_no_hbm_crd_event_cnt => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
    Name => "lpm[2]_no_hbm_crd_event_cnt",
    RegMem => "Reg",
    Address => "2AC", # Excel Formula: =calc_reg_address(C138,A138,G138)
    Description => "countes the number of clocks where lpm core didnt have credits to send to the lookup to the  HBM",
    Width => "64", # Excel Formula: =calc_reg_width(E141:E141,F141)
    Type => "ReadOnly",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_no_hbm_crd_cnt => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_no_hbm_crd_cnt",
      RegMem => "RegField",
      Description => "counter per lpm, in clock cycles.",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Counter",
      UsedBy => "lpm",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  lpm1_no_hbm_crd_event_cnt => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
    Name => "lpm[2]_no_hbm_crd_event_cnt",
    RegMem => "Reg",
    Address => "2AD",
    Description => "countes the number of clocks where lpm core didnt have credits to send to the lookup to the  HBM",
    Width => "64", # Excel Formula: =calc_reg_width(E141:E141,F141)
    Type => "ReadOnly",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_no_hbm_crd_cnt => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_no_hbm_crd_cnt",
      RegMem => "RegField",
      Description => "counter per lpm, in clock cycles.",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F140,E141,TRUE)
      Type => "Counter",
      UsedBy => "lpm",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  lpm0_hbm_access_cnt_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
    Name => "lpm[2]_hbm_access_cnt_reg",
    RegMem => "Reg",
    Address => "2AE", # Excel Formula: =calc_reg_address(C140,A140,G140)
    Description => "number of times the lpm core accessed the hbm",
    Width => "64", # Excel Formula: =calc_reg_width(E143:E143,F143)
    Type => "ReadOnly",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_hbm_access_cnt => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_hbm_access_cnt",
      RegMem => "RegField",
      Description => "counter per lpm, in clock cycles.",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F142,E143,TRUE)
      Type => "Counter",
      UsedBy => "lpm",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  lpm1_hbm_access_cnt_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
    Name => "lpm[2]_hbm_access_cnt_reg",
    RegMem => "Reg",
    Address => "2AF",
    Description => "number of times the lpm core accessed the hbm",
    Width => "64", # Excel Formula: =calc_reg_width(E143:E143,F143)
    Type => "ReadOnly",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_hbm_access_cnt => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_hbm_access_cnt",
      RegMem => "RegField",
      Description => "counter per lpm, in clock cycles.",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F142,E143,TRUE)
      Type => "Counter",
      UsedBy => "lpm",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  lpm0_hbm_denied_no_crd_cnt_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
    Name => "lpm[2]_hbm_denied_no_crd_cnt_reg",
    RegMem => "Reg",
    Address => "2B0", # Excel Formula: =calc_reg_address(C142,A142,G142)
    Description => "number of times the lpm core accessed the hbmand got denied due to no cbt credits",
    Width => "64", # Excel Formula: =calc_reg_width(E145:E145,F145)
    Type => "ReadOnly",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_hbm_denied_no_crd_cnt => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_hbm_denied_no_crd_cnt",
      RegMem => "RegField",
      Description => "counter per lpm, in clock cycles.",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F144,E145,TRUE)
      Type => "Counter",
      UsedBy => "lpm",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  lpm1_hbm_denied_no_crd_cnt_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
    Name => "lpm[2]_hbm_denied_no_crd_cnt_reg",
    RegMem => "Reg",
    Address => "2B1",
    Description => "number of times the lpm core accessed the hbmand got denied due to no cbt credits",
    Width => "64", # Excel Formula: =calc_reg_width(E145:E145,F145)
    Type => "ReadOnly",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_hbm_denied_no_crd_cnt => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_hbm_denied_no_crd_cnt",
      RegMem => "RegField",
      Description => "counter per lpm, in clock cycles.",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F144,E145,TRUE)
      Type => "Counter",
      UsedBy => "lpm",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  lpm0_hbm_denied_not_eligible_cnt_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
    Name => "lpm[2]_hbm_denied_not_eligible_cnt_reg",
    RegMem => "Reg",
    Address => "2B2", # Excel Formula: =calc_reg_address(C144,A144,G144)
    Description => "number of times the lpm core accessed the hbm and got denied due totoo many lpm lookups(hbm+on-chip) in the air",
    Width => "64", # Excel Formula: =calc_reg_width(E147:E147,F147)
    Type => "ReadOnly",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_hbm_denied_not_eligible_cnt => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_hbm_denied_not_eligible_cnt",
      RegMem => "RegField",
      Description => "counter per lpm, in clock cycles.",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F146,E147,TRUE)
      Type => "Counter",
      UsedBy => "lpm",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  lpm1_hbm_denied_not_eligible_cnt_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
    Name => "lpm[2]_hbm_denied_not_eligible_cnt_reg",
    RegMem => "Reg",
    Address => "2B3",
    Description => "number of times the lpm core accessed the hbm and got denied due totoo many lpm lookups(hbm+on-chip) in the air",
    Width => "64", # Excel Formula: =calc_reg_width(E147:E147,F147)
    Type => "ReadOnly",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_hbm_denied_not_eligible_cnt => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_hbm_denied_not_eligible_cnt",
      RegMem => "RegField",
      Description => "counter per lpm, in clock cycles.",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F146,E147,TRUE)
      Type => "Counter",
      UsedBy => "lpm",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  lpm0_no_tcam_hit_int_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
    Name => "lpm[2]_no_tcam_hit_int_reg",
    RegMem => "Reg",
    Address => "2B4", # Excel Formula: =calc_reg_address(C146,A146,G146)
    Description => "intterrupt for TCAM trie table miss - inidcates wromg configuration",
    Width => "1", # Excel Formula: =calc_reg_width(E149:E149,F149)
    Type => "Interrupt",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_no_tcam_hit_int => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_no_tcam_hit_int",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F148,E149,TRUE)
      Type => "Interrupt",
      UsedBy => "lpm",
    },
  },
  lpm1_no_tcam_hit_int_reg => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
    Name => "lpm[2]_no_tcam_hit_int_reg",
    RegMem => "Reg",
    Address => "2B5",
    Description => "intterrupt for TCAM trie table miss - inidcates wromg configuration",
    Width => "1", # Excel Formula: =calc_reg_width(E149:E149,F149)
    Type => "Interrupt",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_no_tcam_hit_int => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_no_tcam_hit_int",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F148,E149,TRUE)
      Type => "Interrupt",
      UsedBy => "lpm",
    },
  },
  lpm0_no_tcam_hit_int_regMask => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4; Skip Register;
    Name => "lpm[2]_no_tcam_hit_int_regMask",
    RegMem => "Reg",
    Address => "2B6",
    Description => "This register masks lpm[2]_no_tcam_hit_int_reg interrupt register",
    Width => "1", # Excel Formula: =calc_reg_width(E149:E149,F149)
    Type => "InterruptMask",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_no_tcam_hit_intMask => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_no_tcam_hit_intMask",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F148,E149,TRUE)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
  },
  lpm1_no_tcam_hit_int_regMask => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4; Skip Register;
    Name => "lpm[2]_no_tcam_hit_int_regMask",
    RegMem => "Reg",
    Address => "2B7",
    Description => "This register masks lpm[2]_no_tcam_hit_int_reg interrupt register",
    Width => "1", # Excel Formula: =calc_reg_width(E149:E149,F149)
    Type => "InterruptMask",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_no_tcam_hit_intMask => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_no_tcam_hit_intMask",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F148,E149,TRUE)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
  },
  lpm0_no_tcam_hit_int_regTest => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4; Skip Register;
    Name => "lpm[2]_no_tcam_hit_int_regTest",
    RegMem => "Reg",
    Address => "2B8",
    Description => "This register tests lpm[2]_no_tcam_hit_int_reg interrupt register",
    Width => "1", # Excel Formula: =calc_reg_width(E149:E149,F149)
    Type => "InterruptTest",
    ArrayLength => "2",
    ArrayIndex => "0",
    lpm0_no_tcam_hit_intTest => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 4;
      Name => "lpm[n]_no_tcam_hit_intTest",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F148,E149,TRUE)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
  },
  lpm1_no_tcam_hit_int_regTest => { #Structure Type: Reg; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4; Skip Register;
    Name => "lpm[2]_no_tcam_hit_int_regTest",
    RegMem => "Reg",
    Address => "2B9",
    Description => "This register tests lpm[2]_no_tcam_hit_int_reg interrupt register",
    Width => "1", # Excel Formula: =calc_reg_width(E149:E149,F149)
    Type => "InterruptTest",
    ArrayLength => "2",
    ArrayIndex => "1",
    lpm1_no_tcam_hit_intTest => { #Structure Type: RegField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 4;
      Name => "lpm[n]_no_tcam_hit_intTest",
      RegMem => "RegField",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F148,E149,TRUE)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
  },
  ring0_associated_data_mem0 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 26;
    Name => "ring0_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "100000",
    Description => "Ring0 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E151:E151,M150,F151,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "0",
    MemLogicalWidth => "32",
    ring_mem0Field0 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F150,E151,TRUE)
    },
  },
  ring0_associated_data_mem1 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 26;
    Name => "ring0_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "200000",
    Description => "Ring0 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E151:E151,M150,F151,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "1",
    MemLogicalWidth => "32",
    ring_mem0Field1 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F150,E151,TRUE)
    },
  },
  ring0_associated_data_mem2 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 26;
    Name => "ring0_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "300000",
    Description => "Ring0 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E151:E151,M150,F151,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "2",
    MemLogicalWidth => "32",
    ring_mem0Field2 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F150,E151,TRUE)
    },
  },
  ring0_associated_data_mem3 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 26;
    Name => "ring0_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "400000",
    Description => "Ring0 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E151:E151,M150,F151,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "3",
    MemLogicalWidth => "32",
    ring_mem0Field3 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F150,E151,TRUE)
    },
  },
  ring0_associated_data_mem4 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 26;
    Name => "ring0_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "500000",
    Description => "Ring0 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E151:E151,M150,F151,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "4",
    MemLogicalWidth => "32",
    ring_mem0Field4 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F150,E151,TRUE)
    },
  },
  ring0_associated_data_mem5 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 26;
    Name => "ring0_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "600000",
    Description => "Ring0 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E151:E151,M150,F151,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "5",
    MemLogicalWidth => "32",
    ring_mem0Field5 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F150,E151,TRUE)
    },
  },
  ring0_associated_data_mem6 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 26;
    Name => "ring0_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "700000",
    Description => "Ring0 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E151:E151,M150,F151,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "6",
    MemLogicalWidth => "32",
    ring_mem0Field6 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F150,E151,TRUE)
    },
  },
  ring0_associated_data_mem7 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 26;
    Name => "ring0_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "800000",
    Description => "Ring0 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E151:E151,M150,F151,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "7",
    MemLogicalWidth => "32",
    ring_mem0Field7 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F150,E151,TRUE)
    },
  },
  ring0_associated_data_mem8 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 26;
    Name => "ring0_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "900000",
    Description => "Ring0 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E151:E151,M150,F151,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "8",
    MemLogicalWidth => "32",
    ring_mem0Field8 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F150,E151,TRUE)
    },
  },
  ring0_associated_data_mem9 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 26;
    Name => "ring0_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "A00000",
    Description => "Ring0 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E151:E151,M150,F151,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "9",
    MemLogicalWidth => "32",
    ring_mem0Field9 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F150,E151,TRUE)
    },
  },
  ring0_associated_data_mem10 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 26;
    Name => "ring0_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "B00000",
    Description => "Ring0 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E151:E151,M150,F151,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "10",
    MemLogicalWidth => "32",
    ring_mem0Field10 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F150,E151,TRUE)
    },
  },
  ring0_associated_data_mem11 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 26;
    Name => "ring0_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "C00000",
    Description => "Ring0 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E151:E151,M150,F151,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "11",
    MemLogicalWidth => "32",
    ring_mem0Field11 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F150,E151,TRUE)
    },
  },
  ring0_ACL_TCAM_HIT_INDICATION0 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 30;
    Name => "ring0_ACL_TCAM_HIT_INDICATION[8]",
    RegMem => "Mem",
    Address => "D00000", # Excel Formula: =calc_mem_address(C150,A150,G152,L152)
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E153:E153,M152,F153,-1)
    Type => "Dynamic",
    UsedBy => "ring0",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "8",
    ArrayIndex => "0",
    MemLogicalWidth => "1",
    ring0_acl_tcam_hit_indication0 => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 30;
      Name => "ring0_acl_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F152,E153,TRUE)
    },
  },
  ring0_ACL_TCAM_HIT_INDICATION1 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 30;
    Name => "ring0_ACL_TCAM_HIT_INDICATION[8]",
    RegMem => "Mem",
    Address => "E00000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E153:E153,M152,F153,-1)
    Type => "Dynamic",
    UsedBy => "ring0",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "8",
    ArrayIndex => "1",
    MemLogicalWidth => "1",
    ring0_acl_tcam_hit_indication1 => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 30;
      Name => "ring0_acl_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F152,E153,TRUE)
    },
  },
  ring0_ACL_TCAM_HIT_INDICATION2 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 30;
    Name => "ring0_ACL_TCAM_HIT_INDICATION[8]",
    RegMem => "Mem",
    Address => "F00000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E153:E153,M152,F153,-1)
    Type => "Dynamic",
    UsedBy => "ring0",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "8",
    ArrayIndex => "2",
    MemLogicalWidth => "1",
    ring0_acl_tcam_hit_indication2 => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 30;
      Name => "ring0_acl_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F152,E153,TRUE)
    },
  },
  ring0_ACL_TCAM_HIT_INDICATION3 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 30;
    Name => "ring0_ACL_TCAM_HIT_INDICATION[8]",
    RegMem => "Mem",
    Address => "1000000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E153:E153,M152,F153,-1)
    Type => "Dynamic",
    UsedBy => "ring0",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "8",
    ArrayIndex => "3",
    MemLogicalWidth => "1",
    ring0_acl_tcam_hit_indication3 => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 30;
      Name => "ring0_acl_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F152,E153,TRUE)
    },
  },
  ring0_ACL_TCAM_HIT_INDICATION4 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 30;
    Name => "ring0_ACL_TCAM_HIT_INDICATION[8]",
    RegMem => "Mem",
    Address => "1100000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E153:E153,M152,F153,-1)
    Type => "Dynamic",
    UsedBy => "ring0",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "8",
    ArrayIndex => "4",
    MemLogicalWidth => "1",
    ring0_acl_tcam_hit_indication4 => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 30;
      Name => "ring0_acl_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F152,E153,TRUE)
    },
  },
  ring0_ACL_TCAM_HIT_INDICATION5 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 30;
    Name => "ring0_ACL_TCAM_HIT_INDICATION[8]",
    RegMem => "Mem",
    Address => "1200000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E153:E153,M152,F153,-1)
    Type => "Dynamic",
    UsedBy => "ring0",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "8",
    ArrayIndex => "5",
    MemLogicalWidth => "1",
    ring0_acl_tcam_hit_indication5 => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 30;
      Name => "ring0_acl_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F152,E153,TRUE)
    },
  },
  ring0_ACL_TCAM_HIT_INDICATION6 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 30;
    Name => "ring0_ACL_TCAM_HIT_INDICATION[8]",
    RegMem => "Mem",
    Address => "1300000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E153:E153,M152,F153,-1)
    Type => "Dynamic",
    UsedBy => "ring0",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "8",
    ArrayIndex => "6",
    MemLogicalWidth => "1",
    ring0_acl_tcam_hit_indication6 => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 30;
      Name => "ring0_acl_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F152,E153,TRUE)
    },
  },
  ring0_ACL_TCAM_HIT_INDICATION7 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 30;
    Name => "ring0_ACL_TCAM_HIT_INDICATION[8]",
    RegMem => "Mem",
    Address => "1400000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E153:E153,M152,F153,-1)
    Type => "Dynamic",
    UsedBy => "ring0",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "8",
    ArrayIndex => "7",
    MemLogicalWidth => "1",
    ring0_acl_tcam_hit_indication7 => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 30;
      Name => "ring0_acl_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F152,E153,TRUE)
    },
  },
  ring0_TCAM_HIT_INDICATION0 => { #Structure Type: Mem; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 26;
    Name => "ring0_TCAM_HIT_INDICATION[4]",
    RegMem => "Mem",
    Address => "1500000", # Excel Formula: =calc_mem_address(C152,A152,G154,L154)
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E155:E155,M154,F155,-1)
    Type => "Dynamic",
    UsedBy => "ring0",
    MemEntries => "2048", # Excel Formula: =2*1024
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "4",
    ArrayIndex => "0",
    MemLogicalWidth => "1",
    ring0_tcam_hit_indication0 => { #Structure Type: MemField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 26;
      Name => "ring0_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F154,E155,TRUE)
    },
  },
  ring0_TCAM_HIT_INDICATION1 => { #Structure Type: Mem; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 26;
    Name => "ring0_TCAM_HIT_INDICATION[4]",
    RegMem => "Mem",
    Address => "1600000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E155:E155,M154,F155,-1)
    Type => "Dynamic",
    UsedBy => "ring0",
    MemEntries => "2048", # Excel Formula: =2*1024
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "4",
    ArrayIndex => "1",
    MemLogicalWidth => "1",
    ring0_tcam_hit_indication1 => { #Structure Type: MemField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 26;
      Name => "ring0_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F154,E155,TRUE)
    },
  },
  ring0_TCAM_HIT_INDICATION2 => { #Structure Type: Mem; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 26;
    Name => "ring0_TCAM_HIT_INDICATION[4]",
    RegMem => "Mem",
    Address => "1700000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E155:E155,M154,F155,-1)
    Type => "Dynamic",
    UsedBy => "ring0",
    MemEntries => "2048", # Excel Formula: =2*1024
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "4",
    ArrayIndex => "2",
    MemLogicalWidth => "1",
    ring0_tcam_hit_indication2 => { #Structure Type: MemField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 26;
      Name => "ring0_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F154,E155,TRUE)
    },
  },
  ring0_TCAM_HIT_INDICATION3 => { #Structure Type: Mem; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 26;
    Name => "ring0_TCAM_HIT_INDICATION[4]",
    RegMem => "Mem",
    Address => "1800000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E155:E155,M154,F155,-1)
    Type => "Dynamic",
    UsedBy => "ring0",
    MemEntries => "2048", # Excel Formula: =2*1024
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "4",
    ArrayIndex => "3",
    MemLogicalWidth => "1",
    ring0_tcam_hit_indication3 => { #Structure Type: MemField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 26;
      Name => "ring0_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F154,E155,TRUE)
    },
  },
  ring1_associated_data_mem0 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 26;
    Name => "ring1_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "1900000", # Excel Formula: =calc_mem_address(C154,A154,G156,L156)
    Description => "ring1 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E157:E157,M156,F157,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "0",
    MemLogicalWidth => "32",
    ring_mem0Field0 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 0; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F156,E157,TRUE)
    },
  },
  ring1_associated_data_mem1 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 26;
    Name => "ring1_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "1A00000",
    Description => "ring1 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E157:E157,M156,F157,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "1",
    MemLogicalWidth => "32",
    ring_mem0Field1 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 1; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F156,E157,TRUE)
    },
  },
  ring1_associated_data_mem2 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 26;
    Name => "ring1_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "1B00000",
    Description => "ring1 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E157:E157,M156,F157,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "2",
    MemLogicalWidth => "32",
    ring_mem0Field2 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 2; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F156,E157,TRUE)
    },
  },
  ring1_associated_data_mem3 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 26;
    Name => "ring1_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "1C00000",
    Description => "ring1 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E157:E157,M156,F157,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "3",
    MemLogicalWidth => "32",
    ring_mem0Field3 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 3; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F156,E157,TRUE)
    },
  },
  ring1_associated_data_mem4 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 26;
    Name => "ring1_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "1D00000",
    Description => "ring1 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E157:E157,M156,F157,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "4",
    MemLogicalWidth => "32",
    ring_mem0Field4 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 4; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F156,E157,TRUE)
    },
  },
  ring1_associated_data_mem5 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 26;
    Name => "ring1_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "1E00000",
    Description => "ring1 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E157:E157,M156,F157,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "5",
    MemLogicalWidth => "32",
    ring_mem0Field5 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 5; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F156,E157,TRUE)
    },
  },
  ring1_associated_data_mem6 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 26;
    Name => "ring1_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "1F00000",
    Description => "ring1 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E157:E157,M156,F157,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "6",
    MemLogicalWidth => "32",
    ring_mem0Field6 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 6; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F156,E157,TRUE)
    },
  },
  ring1_associated_data_mem7 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 26;
    Name => "ring1_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "2000000",
    Description => "ring1 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E157:E157,M156,F157,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "7",
    MemLogicalWidth => "32",
    ring_mem0Field7 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 7; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F156,E157,TRUE)
    },
  },
  ring1_associated_data_mem8 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 26;
    Name => "ring1_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "2100000",
    Description => "ring1 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E157:E157,M156,F157,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "8",
    MemLogicalWidth => "32",
    ring_mem0Field8 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 8; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F156,E157,TRUE)
    },
  },
  ring1_associated_data_mem9 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 26;
    Name => "ring1_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "2200000",
    Description => "ring1 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E157:E157,M156,F157,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "9",
    MemLogicalWidth => "32",
    ring_mem0Field9 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 9; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F156,E157,TRUE)
    },
  },
  ring1_associated_data_mem10 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 26;
    Name => "ring1_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "2300000",
    Description => "ring1 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E157:E157,M156,F157,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "10",
    MemLogicalWidth => "32",
    ring_mem0Field10 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 10; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F156,E157,TRUE)
    },
  },
  ring1_associated_data_mem11 => { #Structure Type: Mem; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 26;
    Name => "ring1_associated_data_mem[12]",
    RegMem => "Mem",
    Address => "2400000",
    Description => "ring1 memories. Total of 24 srams each srams is for assiciated data of 32/64 bits",
    Width => "39", # Excel Formula: =calc_mem_width(E157:E157,M156,F157,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "12",
    ArrayIndex => "11",
    MemLogicalWidth => "32",
    ring_mem0Field11 => { #Structure Type: MemField; ArrayLength: 12; ArrayIndex: 11; ArrayLocationInName: 15;
      Name => "ring_mem0Field[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F156,E157,TRUE)
    },
  },
  ring1_ACL_TCAM_HIT_INDICATION0 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 30;
    Name => "ring1_ACL_TCAM_HIT_INDICATION[8]",
    RegMem => "Mem",
    Address => "2500000", # Excel Formula: =calc_mem_address(C156,A156,G158,L158)
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E159:E159,M158,F159,-1)
    Type => "Dynamic",
    UsedBy => "ring1",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "8",
    ArrayIndex => "0",
    MemLogicalWidth => "1",
    ring1_acl_tcam_hit_indication0 => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 30;
      Name => "ring1_acl_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F158,E159,TRUE)
    },
  },
  ring1_ACL_TCAM_HIT_INDICATION1 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 30;
    Name => "ring1_ACL_TCAM_HIT_INDICATION[8]",
    RegMem => "Mem",
    Address => "2600000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E159:E159,M158,F159,-1)
    Type => "Dynamic",
    UsedBy => "ring1",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "8",
    ArrayIndex => "1",
    MemLogicalWidth => "1",
    ring1_acl_tcam_hit_indication1 => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 30;
      Name => "ring1_acl_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F158,E159,TRUE)
    },
  },
  ring1_ACL_TCAM_HIT_INDICATION2 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 30;
    Name => "ring1_ACL_TCAM_HIT_INDICATION[8]",
    RegMem => "Mem",
    Address => "2700000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E159:E159,M158,F159,-1)
    Type => "Dynamic",
    UsedBy => "ring1",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "8",
    ArrayIndex => "2",
    MemLogicalWidth => "1",
    ring1_acl_tcam_hit_indication2 => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 30;
      Name => "ring1_acl_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F158,E159,TRUE)
    },
  },
  ring1_ACL_TCAM_HIT_INDICATION3 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 30;
    Name => "ring1_ACL_TCAM_HIT_INDICATION[8]",
    RegMem => "Mem",
    Address => "2800000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E159:E159,M158,F159,-1)
    Type => "Dynamic",
    UsedBy => "ring1",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "8",
    ArrayIndex => "3",
    MemLogicalWidth => "1",
    ring1_acl_tcam_hit_indication3 => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 30;
      Name => "ring1_acl_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F158,E159,TRUE)
    },
  },
  ring1_ACL_TCAM_HIT_INDICATION4 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 30;
    Name => "ring1_ACL_TCAM_HIT_INDICATION[8]",
    RegMem => "Mem",
    Address => "2900000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E159:E159,M158,F159,-1)
    Type => "Dynamic",
    UsedBy => "ring1",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "8",
    ArrayIndex => "4",
    MemLogicalWidth => "1",
    ring1_acl_tcam_hit_indication4 => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 30;
      Name => "ring1_acl_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F158,E159,TRUE)
    },
  },
  ring1_ACL_TCAM_HIT_INDICATION5 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 30;
    Name => "ring1_ACL_TCAM_HIT_INDICATION[8]",
    RegMem => "Mem",
    Address => "2A00000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E159:E159,M158,F159,-1)
    Type => "Dynamic",
    UsedBy => "ring1",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "8",
    ArrayIndex => "5",
    MemLogicalWidth => "1",
    ring1_acl_tcam_hit_indication5 => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 30;
      Name => "ring1_acl_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F158,E159,TRUE)
    },
  },
  ring1_ACL_TCAM_HIT_INDICATION6 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 30;
    Name => "ring1_ACL_TCAM_HIT_INDICATION[8]",
    RegMem => "Mem",
    Address => "2B00000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E159:E159,M158,F159,-1)
    Type => "Dynamic",
    UsedBy => "ring1",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "8",
    ArrayIndex => "6",
    MemLogicalWidth => "1",
    ring1_acl_tcam_hit_indication6 => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 30;
      Name => "ring1_acl_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F158,E159,TRUE)
    },
  },
  ring1_ACL_TCAM_HIT_INDICATION7 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 30;
    Name => "ring1_ACL_TCAM_HIT_INDICATION[8]",
    RegMem => "Mem",
    Address => "2C00000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E159:E159,M158,F159,-1)
    Type => "Dynamic",
    UsedBy => "ring1",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "8",
    ArrayIndex => "7",
    MemLogicalWidth => "1",
    ring1_acl_tcam_hit_indication7 => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 30;
      Name => "ring1_acl_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F158,E159,TRUE)
    },
  },
  ring1_TCAM_HIT_INDICATION0 => { #Structure Type: Mem; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 26;
    Name => "ring1_TCAM_HIT_INDICATION[4]",
    RegMem => "Mem",
    Address => "2D00000", # Excel Formula: =calc_mem_address(C158,A158,G160,L160)
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E161:E161,M160,F161,-1)
    Type => "Dynamic",
    UsedBy => "ring1",
    MemEntries => "2048", # Excel Formula: =2*1024
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "4",
    ArrayIndex => "0",
    MemLogicalWidth => "1",
    ring1_tcam_hit_indication0 => { #Structure Type: MemField; ArrayLength: 4; ArrayIndex: 0; ArrayLocationInName: 26;
      Name => "ring1_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F160,E161,TRUE)
    },
  },
  ring1_TCAM_HIT_INDICATION1 => { #Structure Type: Mem; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 26;
    Name => "ring1_TCAM_HIT_INDICATION[4]",
    RegMem => "Mem",
    Address => "2E00000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E161:E161,M160,F161,-1)
    Type => "Dynamic",
    UsedBy => "ring1",
    MemEntries => "2048", # Excel Formula: =2*1024
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "4",
    ArrayIndex => "1",
    MemLogicalWidth => "1",
    ring1_tcam_hit_indication1 => { #Structure Type: MemField; ArrayLength: 4; ArrayIndex: 1; ArrayLocationInName: 26;
      Name => "ring1_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F160,E161,TRUE)
    },
  },
  ring1_TCAM_HIT_INDICATION2 => { #Structure Type: Mem; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 26;
    Name => "ring1_TCAM_HIT_INDICATION[4]",
    RegMem => "Mem",
    Address => "2F00000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E161:E161,M160,F161,-1)
    Type => "Dynamic",
    UsedBy => "ring1",
    MemEntries => "2048", # Excel Formula: =2*1024
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "4",
    ArrayIndex => "2",
    MemLogicalWidth => "1",
    ring1_tcam_hit_indication2 => { #Structure Type: MemField; ArrayLength: 4; ArrayIndex: 2; ArrayLocationInName: 26;
      Name => "ring1_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F160,E161,TRUE)
    },
  },
  ring1_TCAM_HIT_INDICATION3 => { #Structure Type: Mem; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 26;
    Name => "ring1_TCAM_HIT_INDICATION[4]",
    RegMem => "Mem",
    Address => "3000000",
    Description => "Some desc for mem0",
    Width => "1", # Excel Formula: =calc_mem_width(E161:E161,M160,F161,-1)
    Type => "Dynamic",
    UsedBy => "ring1",
    MemEntries => "2048", # Excel Formula: =2*1024
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "4",
    ArrayIndex => "3",
    MemLogicalWidth => "1",
    ring1_tcam_hit_indication3 => { #Structure Type: MemField; ArrayLength: 4; ArrayIndex: 3; ArrayLocationInName: 26;
      Name => "ring1_tcam_hit_indication[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F160,E161,TRUE)
    },
  },
  trie_mem0 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 9;
    Name => "trie_mem[2]",
    RegMem => "Mem",
    Address => "3100000", # Excel Formula: =calc_mem_address(C160,A160,G162,L162)
    Description => "Some desc for mem0",
    Width => "26", # Excel Formula: =calc_mem_width(E163:E163,M162,F163,-1)
    Type => "Config",
    UsedBy => "lpm",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SamplePhysicalMem=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "20",
    entry0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "entry[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "20",
      Position => "19:0", # Excel Formula: =calc_position(F162,E163,TRUE)
    },
  },
  trie_mem1 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 9;
    Name => "trie_mem[2]",
    RegMem => "Mem",
    Address => "3200000",
    Description => "Some desc for mem0",
    Width => "26", # Excel Formula: =calc_mem_width(E163:E163,M162,F163,-1)
    Type => "Config",
    UsedBy => "lpm",
    MemEntries => "1024",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SamplePhysicalMem=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "20",
    entry1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "entry[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "20",
      Position => "19:0", # Excel Formula: =calc_position(F162,E163,TRUE)
    },
  },
  extnd_trie_mem0 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 15;
    Name => "extnd_trie_mem[2]",
    RegMem => "Mem",
    Address => "3300000", # Excel Formula: =calc_mem_address(C162,A162,G164,L164)
    Description => "Some desc for mem0",
    Width => "26", # Excel Formula: =calc_mem_width(E165:E165,M164,F165,-1)
    Type => "Config",
    UsedBy => "lpm",
    MemEntries => "7168", # Excel Formula: =7*1024
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SamplePhysicalMem=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "20",
    entry0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "entry[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "20",
      Position => "19:0", # Excel Formula: =calc_position(F164,E165,TRUE)
    },
  },
  extnd_trie_mem1 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 15;
    Name => "extnd_trie_mem[2]",
    RegMem => "Mem",
    Address => "3400000",
    Description => "Some desc for mem0",
    Width => "26", # Excel Formula: =calc_mem_width(E165:E165,M164,F165,-1)
    Type => "Config",
    UsedBy => "lpm",
    MemEntries => "7168", # Excel Formula: =7*1024
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SamplePhysicalMem=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "20",
    entry1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "entry[n]",
      RegMem => "MemField",
      Description => "Some desc for mem0 field0",
      Width => "20",
      Position => "19:0", # Excel Formula: =calc_position(F164,E165,TRUE)
    },
  },
  subtrie_mem0 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 12;
    Name => "subtrie_mem[2]",
    RegMem => "Mem",
    Address => "3500000", # Excel Formula: =calc_mem_address(C164,A164,G166,L166)
    Description => "Some desc for mem2",
    Width => "325", # Excel Formula: =calc_mem_width(E167:E167,M166,F167,-1)
    Type => "Config",
    UsedBy => "lpm",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SamplePhysicalMem=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "315",
    entry0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "entry[n]",
      RegMem => "MemField",
      Description => "Some desc for mem2 field0",
      Width => "315",
      Position => "314:0", # Excel Formula: =calc_position(F166,E167,TRUE)
    },
  },
  subtrie_mem1 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 12;
    Name => "subtrie_mem[2]",
    RegMem => "Mem",
    Address => "3600000",
    Description => "Some desc for mem2",
    Width => "325", # Excel Formula: =calc_mem_width(E167:E167,M166,F167,-1)
    Type => "Config",
    UsedBy => "lpm",
    MemEntries => "512",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SamplePhysicalMem=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "315",
    entry1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "entry[n]",
      RegMem => "MemField",
      Description => "Some desc for mem2 field0",
      Width => "315",
      Position => "314:0", # Excel Formula: =calc_position(F166,E167,TRUE)
    },
  },
  extnd_subtrie_mem0 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 18;
    Name => "extnd_subtrie_mem[2]",
    RegMem => "Mem",
    Address => "3700000", # Excel Formula: =calc_mem_address(C166,A166,G168,L168)
    Description => "Some desc for mem2",
    Width => "325", # Excel Formula: =calc_mem_width(E169:E169,M168,F169,-1)
    Type => "Config",
    UsedBy => "lpm",
    MemEntries => "3584", # Excel Formula: =1024*7/2
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SamplePhysicalMem=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "315",
    entry0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "entry[n]",
      RegMem => "MemField",
      Description => "Some desc for mem2 field0",
      Width => "315",
      Position => "314:0", # Excel Formula: =calc_position(F168,E169,TRUE)
    },
  },
  extnd_subtrie_mem1 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 18;
    Name => "extnd_subtrie_mem[2]",
    RegMem => "Mem",
    Address => "3800000",
    Description => "Some desc for mem2",
    Width => "325", # Excel Formula: =calc_mem_width(E169:E169,M168,F169,-1)
    Type => "Config",
    UsedBy => "lpm",
    MemEntries => "3584", # Excel Formula: =1024*7/2
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=2,SamplePhysicalMem=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "315",
    entry1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "entry[n]",
      RegMem => "MemField",
      Description => "Some desc for mem2 field0",
      Width => "315",
      Position => "314:0", # Excel Formula: =calc_position(F168,E169,TRUE)
    },
  },
  srams_group00 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 0; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "3900000", # Excel Formula: =calc_mem_address(C168,A168,G170,L170)
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "0",
    MemLogicalWidth => "110",
    srams00 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 0; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group01 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 1; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "3A00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "1",
    MemLogicalWidth => "110",
    srams01 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 1; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group02 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 2; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "3B00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "2",
    MemLogicalWidth => "110",
    srams02 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 2; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group03 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 3; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "3C00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "3",
    MemLogicalWidth => "110",
    srams03 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 3; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group04 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 4; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "3D00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "4",
    MemLogicalWidth => "110",
    srams04 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 4; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group05 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 5; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "3E00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "5",
    MemLogicalWidth => "110",
    srams05 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 5; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group06 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 6; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "3F00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "6",
    MemLogicalWidth => "110",
    srams06 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 6; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group07 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 7; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "4000000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "7",
    MemLogicalWidth => "110",
    srams07 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 7; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group08 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 8; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "4100000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "8",
    MemLogicalWidth => "110",
    srams08 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 8; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group09 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 9; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "4200000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "9",
    MemLogicalWidth => "110",
    srams09 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 9; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group010 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 10; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "4300000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "10",
    MemLogicalWidth => "110",
    srams010 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 10; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group011 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 11; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "4400000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "11",
    MemLogicalWidth => "110",
    srams011 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 11; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group012 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 12; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "4500000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "12",
    MemLogicalWidth => "110",
    srams012 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 12; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group013 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 13; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "4600000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "13",
    MemLogicalWidth => "110",
    srams013 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 13; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group014 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 14; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "4700000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "14",
    MemLogicalWidth => "110",
    srams014 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 14; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group015 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 15; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "4800000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "15",
    MemLogicalWidth => "110",
    srams015 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 15; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group016 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 16; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "4900000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "16",
    MemLogicalWidth => "110",
    srams016 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 16; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group017 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 17; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "4A00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "17",
    MemLogicalWidth => "110",
    srams017 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 17; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group018 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 18; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "4B00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "18",
    MemLogicalWidth => "110",
    srams018 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 18; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group019 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 19; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "4C00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "19",
    MemLogicalWidth => "110",
    srams019 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 19; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group020 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 20; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "4D00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "20",
    MemLogicalWidth => "110",
    srams020 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 20; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group021 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 21; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "4E00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "21",
    MemLogicalWidth => "110",
    srams021 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 21; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group022 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 22; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "4F00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "22",
    MemLogicalWidth => "110",
    srams022 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 22; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group023 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 23; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "5000000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "23",
    MemLogicalWidth => "110",
    srams023 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 23; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group024 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 24; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "5100000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "24",
    MemLogicalWidth => "110",
    srams024 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 24; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group025 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 25; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "5200000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "25",
    MemLogicalWidth => "110",
    srams025 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 25; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group026 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 26; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "5300000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "26",
    MemLogicalWidth => "110",
    srams026 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 26; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group027 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 27; ArrayLocationInName: 13;
    Name => "srams_group0[28]",
    RegMem => "Mem",
    Address => "5400000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E171:E171,M170,F171,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "27",
    MemLogicalWidth => "110",
    srams027 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 27; ArrayLocationInName: 7;
      Name => "srams0[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F170,E171,TRUE)
    },
  },
  srams_group10 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 0; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "5500000", # Excel Formula: =calc_mem_address(C170,A170,G172,L172)
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "0",
    MemLogicalWidth => "110",
    srams10 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 0; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group11 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 1; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "5600000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "1",
    MemLogicalWidth => "110",
    srams11 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 1; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group12 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 2; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "5700000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "2",
    MemLogicalWidth => "110",
    srams12 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 2; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group13 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 3; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "5800000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "3",
    MemLogicalWidth => "110",
    srams13 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 3; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group14 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 4; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "5900000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "4",
    MemLogicalWidth => "110",
    srams14 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 4; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group15 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 5; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "5A00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "5",
    MemLogicalWidth => "110",
    srams15 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 5; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group16 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 6; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "5B00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "6",
    MemLogicalWidth => "110",
    srams16 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 6; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group17 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 7; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "5C00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "7",
    MemLogicalWidth => "110",
    srams17 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 7; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group18 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 8; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "5D00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "8",
    MemLogicalWidth => "110",
    srams18 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 8; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group19 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 9; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "5E00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "9",
    MemLogicalWidth => "110",
    srams19 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 9; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group110 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 10; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "5F00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "10",
    MemLogicalWidth => "110",
    srams110 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 10; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group111 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 11; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "6000000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "11",
    MemLogicalWidth => "110",
    srams111 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 11; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group112 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 12; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "6100000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "12",
    MemLogicalWidth => "110",
    srams112 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 12; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group113 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 13; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "6200000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "13",
    MemLogicalWidth => "110",
    srams113 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 13; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group114 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 14; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "6300000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "14",
    MemLogicalWidth => "110",
    srams114 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 14; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group115 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 15; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "6400000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "15",
    MemLogicalWidth => "110",
    srams115 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 15; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group116 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 16; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "6500000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "16",
    MemLogicalWidth => "110",
    srams116 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 16; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group117 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 17; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "6600000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "17",
    MemLogicalWidth => "110",
    srams117 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 17; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group118 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 18; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "6700000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "18",
    MemLogicalWidth => "110",
    srams118 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 18; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group119 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 19; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "6800000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "19",
    MemLogicalWidth => "110",
    srams119 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 19; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group120 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 20; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "6900000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "20",
    MemLogicalWidth => "110",
    srams120 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 20; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group121 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 21; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "6A00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "21",
    MemLogicalWidth => "110",
    srams121 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 21; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group122 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 22; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "6B00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "22",
    MemLogicalWidth => "110",
    srams122 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 22; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group123 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 23; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "6C00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "23",
    MemLogicalWidth => "110",
    srams123 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 23; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group124 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 24; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "6D00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "24",
    MemLogicalWidth => "110",
    srams124 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 24; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group125 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 25; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "6E00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "25",
    MemLogicalWidth => "110",
    srams125 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 25; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group126 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 26; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "6F00000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "26",
    MemLogicalWidth => "110",
    srams126 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 26; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  srams_group127 => { #Structure Type: Mem; ArrayLength: 28; ArrayIndex: 27; ArrayLocationInName: 13;
    Name => "srams_group1[28]",
    RegMem => "Mem",
    Address => "7000000",
    Description => "Some desc for mem1",
    Width => "110", # Excel Formula: =calc_mem_width(E173:E173,M172,F173,-1)
    Type => "Dynamic",
    UsedBy => "cdb_core",
    MemEntries => "2048",
    MemWrapper => "1P",
    MemProtect => "ExtECC",
    AdditionalInfo => "SampleReadBeforeProt=2,CpuReadAccess=Enabled,UseHardReset=1,CpuWriteAccess=Enabled,PackArrayToBus=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "28",
    ArrayIndex => "27",
    MemLogicalWidth => "110",
    srams127 => { #Structure Type: MemField; ArrayLength: 28; ArrayIndex: 27; ArrayLocationInName: 7;
      Name => "srams1[n]",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "110",
      Position => "109:0", # Excel Formula: =calc_position(F172,E173,TRUE)
    },
  },
  ring0_acl_tcam0 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 15;
    Name => "ring0_acl_tcam[8]",
    RegMem => "Mem",
    Address => "7100000", # Excel Formula: =calc_mem_address(C172,A172,G174,L174)
    Description => "Some desc for mem1",
    Width => "161", # Excel Formula: =calc_mem_width(E175:E176,"None",F176,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "512",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "0",
    MemLogicalWidth => "161",
    ring0_acl_tcam0_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "160",
      Position => "159:0", # Excel Formula: =calc_position(F174,E175,TRUE)
    },
    ring0_acl_tcam0_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "160", # Excel Formula: =calc_position(F175,E176)
    },
  },
  ring0_acl_tcam1 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 15;
    Name => "ring0_acl_tcam[8]",
    RegMem => "Mem",
    Address => "7200000",
    Description => "Some desc for mem1",
    Width => "161", # Excel Formula: =calc_mem_width(E175:E176,"None",F176,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "512",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "1",
    MemLogicalWidth => "161",
    ring0_acl_tcam1_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "160",
      Position => "159:0", # Excel Formula: =calc_position(F174,E175,TRUE)
    },
    ring0_acl_tcam1_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "160", # Excel Formula: =calc_position(F175,E176)
    },
  },
  ring0_acl_tcam2 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 15;
    Name => "ring0_acl_tcam[8]",
    RegMem => "Mem",
    Address => "7300000",
    Description => "Some desc for mem1",
    Width => "161", # Excel Formula: =calc_mem_width(E175:E176,"None",F176,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "512",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "2",
    MemLogicalWidth => "161",
    ring0_acl_tcam2_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "160",
      Position => "159:0", # Excel Formula: =calc_position(F174,E175,TRUE)
    },
    ring0_acl_tcam2_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "160", # Excel Formula: =calc_position(F175,E176)
    },
  },
  ring0_acl_tcam3 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 15;
    Name => "ring0_acl_tcam[8]",
    RegMem => "Mem",
    Address => "7400000",
    Description => "Some desc for mem1",
    Width => "161", # Excel Formula: =calc_mem_width(E175:E176,"None",F176,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "512",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "3",
    MemLogicalWidth => "161",
    ring0_acl_tcam3_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "160",
      Position => "159:0", # Excel Formula: =calc_position(F174,E175,TRUE)
    },
    ring0_acl_tcam3_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "160", # Excel Formula: =calc_position(F175,E176)
    },
  },
  ring0_acl_tcam4 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 15;
    Name => "ring0_acl_tcam[8]",
    RegMem => "Mem",
    Address => "7500000",
    Description => "Some desc for mem1",
    Width => "161", # Excel Formula: =calc_mem_width(E175:E176,"None",F176,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "512",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "4",
    MemLogicalWidth => "161",
    ring0_acl_tcam4_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "160",
      Position => "159:0", # Excel Formula: =calc_position(F174,E175,TRUE)
    },
    ring0_acl_tcam4_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "160", # Excel Formula: =calc_position(F175,E176)
    },
  },
  ring0_acl_tcam5 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 15;
    Name => "ring0_acl_tcam[8]",
    RegMem => "Mem",
    Address => "7600000",
    Description => "Some desc for mem1",
    Width => "161", # Excel Formula: =calc_mem_width(E175:E176,"None",F176,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "512",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "5",
    MemLogicalWidth => "161",
    ring0_acl_tcam5_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "160",
      Position => "159:0", # Excel Formula: =calc_position(F174,E175,TRUE)
    },
    ring0_acl_tcam5_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "160", # Excel Formula: =calc_position(F175,E176)
    },
  },
  ring0_acl_tcam6 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 15;
    Name => "ring0_acl_tcam[8]",
    RegMem => "Mem",
    Address => "7700000",
    Description => "Some desc for mem1",
    Width => "161", # Excel Formula: =calc_mem_width(E175:E176,"None",F176,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "512",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "6",
    MemLogicalWidth => "161",
    ring0_acl_tcam6_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "160",
      Position => "159:0", # Excel Formula: =calc_position(F174,E175,TRUE)
    },
    ring0_acl_tcam6_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "160", # Excel Formula: =calc_position(F175,E176)
    },
  },
  ring0_acl_tcam7 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 15;
    Name => "ring0_acl_tcam[8]",
    RegMem => "Mem",
    Address => "7800000",
    Description => "Some desc for mem1",
    Width => "161", # Excel Formula: =calc_mem_width(E175:E176,"None",F176,-1)
    Type => "Config",
    UsedBy => "ring0",
    MemEntries => "512",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "7",
    MemLogicalWidth => "161",
    ring0_acl_tcam7_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "160",
      Position => "159:0", # Excel Formula: =calc_position(F174,E175,TRUE)
    },
    ring0_acl_tcam7_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 15;
      Name => "ring0_acl_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "160", # Excel Formula: =calc_position(F175,E176)
    },
  },
  ring1_acl_tcam0 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 15;
    Name => "ring1_acl_tcam[8]",
    RegMem => "Mem",
    Address => "7900000", # Excel Formula: =calc_mem_address(C174,A174,G177,L177)
    Description => "Some desc for mem1",
    Width => "161", # Excel Formula: =calc_mem_width(E178:E179,"None",F179,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "512",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "0",
    MemLogicalWidth => "161",
    ring1_acl_tcam0_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "160",
      Position => "159:0", # Excel Formula: =calc_position(F177,E178,TRUE)
    },
    ring1_acl_tcam0_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "160", # Excel Formula: =calc_position(F178,E179)
    },
  },
  ring1_acl_tcam1 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 15;
    Name => "ring1_acl_tcam[8]",
    RegMem => "Mem",
    Address => "7A00000",
    Description => "Some desc for mem1",
    Width => "161", # Excel Formula: =calc_mem_width(E178:E179,"None",F179,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "512",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "1",
    MemLogicalWidth => "161",
    ring1_acl_tcam1_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "160",
      Position => "159:0", # Excel Formula: =calc_position(F177,E178,TRUE)
    },
    ring1_acl_tcam1_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "160", # Excel Formula: =calc_position(F178,E179)
    },
  },
  ring1_acl_tcam2 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 15;
    Name => "ring1_acl_tcam[8]",
    RegMem => "Mem",
    Address => "7B00000",
    Description => "Some desc for mem1",
    Width => "161", # Excel Formula: =calc_mem_width(E178:E179,"None",F179,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "512",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "2",
    MemLogicalWidth => "161",
    ring1_acl_tcam2_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "160",
      Position => "159:0", # Excel Formula: =calc_position(F177,E178,TRUE)
    },
    ring1_acl_tcam2_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "160", # Excel Formula: =calc_position(F178,E179)
    },
  },
  ring1_acl_tcam3 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 15;
    Name => "ring1_acl_tcam[8]",
    RegMem => "Mem",
    Address => "7C00000",
    Description => "Some desc for mem1",
    Width => "161", # Excel Formula: =calc_mem_width(E178:E179,"None",F179,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "512",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "3",
    MemLogicalWidth => "161",
    ring1_acl_tcam3_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "160",
      Position => "159:0", # Excel Formula: =calc_position(F177,E178,TRUE)
    },
    ring1_acl_tcam3_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "160", # Excel Formula: =calc_position(F178,E179)
    },
  },
  ring1_acl_tcam4 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 15;
    Name => "ring1_acl_tcam[8]",
    RegMem => "Mem",
    Address => "7D00000",
    Description => "Some desc for mem1",
    Width => "161", # Excel Formula: =calc_mem_width(E178:E179,"None",F179,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "512",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "4",
    MemLogicalWidth => "161",
    ring1_acl_tcam4_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "160",
      Position => "159:0", # Excel Formula: =calc_position(F177,E178,TRUE)
    },
    ring1_acl_tcam4_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "160", # Excel Formula: =calc_position(F178,E179)
    },
  },
  ring1_acl_tcam5 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 15;
    Name => "ring1_acl_tcam[8]",
    RegMem => "Mem",
    Address => "7E00000",
    Description => "Some desc for mem1",
    Width => "161", # Excel Formula: =calc_mem_width(E178:E179,"None",F179,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "512",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "5",
    MemLogicalWidth => "161",
    ring1_acl_tcam5_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "160",
      Position => "159:0", # Excel Formula: =calc_position(F177,E178,TRUE)
    },
    ring1_acl_tcam5_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "160", # Excel Formula: =calc_position(F178,E179)
    },
  },
  ring1_acl_tcam6 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 15;
    Name => "ring1_acl_tcam[8]",
    RegMem => "Mem",
    Address => "7F00000",
    Description => "Some desc for mem1",
    Width => "161", # Excel Formula: =calc_mem_width(E178:E179,"None",F179,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "512",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "6",
    MemLogicalWidth => "161",
    ring1_acl_tcam6_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "160",
      Position => "159:0", # Excel Formula: =calc_position(F177,E178,TRUE)
    },
    ring1_acl_tcam6_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "160", # Excel Formula: =calc_position(F178,E179)
    },
  },
  ring1_acl_tcam7 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 15;
    Name => "ring1_acl_tcam[8]",
    RegMem => "Mem",
    Address => "8000000",
    Description => "Some desc for mem1",
    Width => "161", # Excel Formula: =calc_mem_width(E178:E179,"None",F179,-1)
    Type => "Config",
    UsedBy => "ring1",
    MemEntries => "512",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=1,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "7",
    MemLogicalWidth => "161",
    ring1_acl_tcam7_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "160",
      Position => "159:0", # Excel Formula: =calc_position(F177,E178,TRUE)
    },
    ring1_acl_tcam7_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 15;
      Name => "ring1_acl_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "160", # Excel Formula: =calc_position(F178,E179)
    },
  },
  lpm0_tcam0 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 10;
    Name => "lpm0_tcam[8]",
    RegMem => "Mem",
    Address => "8100000", # Excel Formula: =calc_mem_address(C177,A177,G180,L180)
    Description => "Some desc for mem1",
    Width => "41", # Excel Formula: =calc_mem_width(E181:E182,"None",F182,-1)
    Type => "Config",
    UsedBy => "cdb_core",
    MemEntries => "1024",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=2,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "0",
    MemLogicalWidth => "41",
    lpm0_tcam0_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F180,E181,TRUE)
    },
    lpm0_tcam0_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F181,E182)
    },
  },
  lpm0_tcam1 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 10;
    Name => "lpm0_tcam[8]",
    RegMem => "Mem",
    Address => "8200000",
    Description => "Some desc for mem1",
    Width => "41", # Excel Formula: =calc_mem_width(E181:E182,"None",F182,-1)
    Type => "Config",
    UsedBy => "cdb_core",
    MemEntries => "1024",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=2,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "1",
    MemLogicalWidth => "41",
    lpm0_tcam1_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F180,E181,TRUE)
    },
    lpm0_tcam1_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F181,E182)
    },
  },
  lpm0_tcam2 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 10;
    Name => "lpm0_tcam[8]",
    RegMem => "Mem",
    Address => "8300000",
    Description => "Some desc for mem1",
    Width => "41", # Excel Formula: =calc_mem_width(E181:E182,"None",F182,-1)
    Type => "Config",
    UsedBy => "cdb_core",
    MemEntries => "1024",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=2,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "2",
    MemLogicalWidth => "41",
    lpm0_tcam2_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F180,E181,TRUE)
    },
    lpm0_tcam2_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F181,E182)
    },
  },
  lpm0_tcam3 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 10;
    Name => "lpm0_tcam[8]",
    RegMem => "Mem",
    Address => "8400000",
    Description => "Some desc for mem1",
    Width => "41", # Excel Formula: =calc_mem_width(E181:E182,"None",F182,-1)
    Type => "Config",
    UsedBy => "cdb_core",
    MemEntries => "1024",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=2,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "3",
    MemLogicalWidth => "41",
    lpm0_tcam3_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F180,E181,TRUE)
    },
    lpm0_tcam3_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F181,E182)
    },
  },
  lpm0_tcam4 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 10;
    Name => "lpm0_tcam[8]",
    RegMem => "Mem",
    Address => "8500000",
    Description => "Some desc for mem1",
    Width => "41", # Excel Formula: =calc_mem_width(E181:E182,"None",F182,-1)
    Type => "Config",
    UsedBy => "cdb_core",
    MemEntries => "1024",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=2,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "4",
    MemLogicalWidth => "41",
    lpm0_tcam4_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F180,E181,TRUE)
    },
    lpm0_tcam4_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F181,E182)
    },
  },
  lpm0_tcam5 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 10;
    Name => "lpm0_tcam[8]",
    RegMem => "Mem",
    Address => "8600000",
    Description => "Some desc for mem1",
    Width => "41", # Excel Formula: =calc_mem_width(E181:E182,"None",F182,-1)
    Type => "Config",
    UsedBy => "cdb_core",
    MemEntries => "1024",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=2,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "5",
    MemLogicalWidth => "41",
    lpm0_tcam5_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F180,E181,TRUE)
    },
    lpm0_tcam5_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F181,E182)
    },
  },
  lpm0_tcam6 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 10;
    Name => "lpm0_tcam[8]",
    RegMem => "Mem",
    Address => "8700000",
    Description => "Some desc for mem1",
    Width => "41", # Excel Formula: =calc_mem_width(E181:E182,"None",F182,-1)
    Type => "Config",
    UsedBy => "cdb_core",
    MemEntries => "1024",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=2,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "6",
    MemLogicalWidth => "41",
    lpm0_tcam6_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F180,E181,TRUE)
    },
    lpm0_tcam6_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F181,E182)
    },
  },
  lpm0_tcam7 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 10;
    Name => "lpm0_tcam[8]",
    RegMem => "Mem",
    Address => "8800000",
    Description => "Some desc for mem1",
    Width => "41", # Excel Formula: =calc_mem_width(E181:E182,"None",F182,-1)
    Type => "Config",
    UsedBy => "cdb_core",
    MemEntries => "1024",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=2,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "7",
    MemLogicalWidth => "41",
    lpm0_tcam7_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F180,E181,TRUE)
    },
    lpm0_tcam7_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 10;
      Name => "lpm0_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F181,E182)
    },
  },
  lpm1_tcam0 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 10;
    Name => "lpm1_tcam[8]",
    RegMem => "Mem",
    Address => "8900000", # Excel Formula: =calc_mem_address(C180,A180,G183,L183)
    Description => "Some desc for mem1",
    Width => "41", # Excel Formula: =calc_mem_width(E184:E185,"None",F185,-1)
    Type => "Config",
    UsedBy => "cdb_core",
    MemEntries => "1024",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=2,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "0",
    MemLogicalWidth => "41",
    lpm1_tcam0_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F183,E184,TRUE)
    },
    lpm1_tcam0_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 0; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F184,E185)
    },
  },
  lpm1_tcam1 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 10;
    Name => "lpm1_tcam[8]",
    RegMem => "Mem",
    Address => "8A00000",
    Description => "Some desc for mem1",
    Width => "41", # Excel Formula: =calc_mem_width(E184:E185,"None",F185,-1)
    Type => "Config",
    UsedBy => "cdb_core",
    MemEntries => "1024",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=2,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "1",
    MemLogicalWidth => "41",
    lpm1_tcam1_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F183,E184,TRUE)
    },
    lpm1_tcam1_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 1; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F184,E185)
    },
  },
  lpm1_tcam2 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 10;
    Name => "lpm1_tcam[8]",
    RegMem => "Mem",
    Address => "8B00000",
    Description => "Some desc for mem1",
    Width => "41", # Excel Formula: =calc_mem_width(E184:E185,"None",F185,-1)
    Type => "Config",
    UsedBy => "cdb_core",
    MemEntries => "1024",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=2,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "2",
    MemLogicalWidth => "41",
    lpm1_tcam2_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F183,E184,TRUE)
    },
    lpm1_tcam2_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 2; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F184,E185)
    },
  },
  lpm1_tcam3 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 10;
    Name => "lpm1_tcam[8]",
    RegMem => "Mem",
    Address => "8C00000",
    Description => "Some desc for mem1",
    Width => "41", # Excel Formula: =calc_mem_width(E184:E185,"None",F185,-1)
    Type => "Config",
    UsedBy => "cdb_core",
    MemEntries => "1024",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=2,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "3",
    MemLogicalWidth => "41",
    lpm1_tcam3_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F183,E184,TRUE)
    },
    lpm1_tcam3_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 3; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F184,E185)
    },
  },
  lpm1_tcam4 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 10;
    Name => "lpm1_tcam[8]",
    RegMem => "Mem",
    Address => "8D00000",
    Description => "Some desc for mem1",
    Width => "41", # Excel Formula: =calc_mem_width(E184:E185,"None",F185,-1)
    Type => "Config",
    UsedBy => "cdb_core",
    MemEntries => "1024",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=2,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "4",
    MemLogicalWidth => "41",
    lpm1_tcam4_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F183,E184,TRUE)
    },
    lpm1_tcam4_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 4; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F184,E185)
    },
  },
  lpm1_tcam5 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 10;
    Name => "lpm1_tcam[8]",
    RegMem => "Mem",
    Address => "8E00000",
    Description => "Some desc for mem1",
    Width => "41", # Excel Formula: =calc_mem_width(E184:E185,"None",F185,-1)
    Type => "Config",
    UsedBy => "cdb_core",
    MemEntries => "1024",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=2,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "5",
    MemLogicalWidth => "41",
    lpm1_tcam5_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F183,E184,TRUE)
    },
    lpm1_tcam5_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 5; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F184,E185)
    },
  },
  lpm1_tcam6 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 10;
    Name => "lpm1_tcam[8]",
    RegMem => "Mem",
    Address => "8F00000",
    Description => "Some desc for mem1",
    Width => "41", # Excel Formula: =calc_mem_width(E184:E185,"None",F185,-1)
    Type => "Config",
    UsedBy => "cdb_core",
    MemEntries => "1024",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=2,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "6",
    MemLogicalWidth => "41",
    lpm1_tcam6_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F183,E184,TRUE)
    },
    lpm1_tcam6_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 6; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F184,E185)
    },
  },
  lpm1_tcam7 => { #Structure Type: Mem; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 10;
    Name => "lpm1_tcam[8]",
    RegMem => "Mem",
    Address => "9000000",
    Description => "Some desc for mem1",
    Width => "41", # Excel Formula: =calc_mem_width(E184:E185,"None",F185,-1)
    Type => "Config",
    UsedBy => "cdb_core",
    MemEntries => "1024",
    MemWrapper => "TCAM",
    MemProtect => "Parity",
    AdditionalInfo => "NumOfKeys=2,OutputHitIndex=Enabled,NumAccessSamples=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "8",
    ArrayIndex => "7",
    MemLogicalWidth => "41",
    lpm1_tcam7_key => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_key",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "40",
      Position => "39:0", # Excel Formula: =calc_position(F183,E184,TRUE)
    },
    lpm1_tcam7_delete => { #Structure Type: MemField; ArrayLength: 8; ArrayIndex: 7; ArrayLocationInName: 10;
      Name => "lpm1_tcam[n]_delete",
      RegMem => "MemField",
      Description => "Some desc for mem1 field0",
      Width => "1",
      Position => "40", # Excel Formula: =calc_position(F184,E185)
    },
  },
  em_rule_table_tcam0 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 19;
    Name => "em_rule_table_tcam[2]",
    RegMem => "Mem",
    Address => "9100000", # Excel Formula: =calc_mem_address(C183,A183,G186,L186)
    Description => "Large Encapsulation EM database",
    Width => "349", # Excel Formula: =calc_mem_width(E187:E189,"None",F189,-1)
    Type => "Config",
    UsedBy => "em",
    MemEntries => "16",
    MemWrapper => "TCAM",
    MemProtect => "None",
    AdditionalInfo => "RegTcam=Enabled,NumOfKeys=1,RegTcamPayloadWidth=66,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "349",
    em_rule_table_tcam0_key_mask => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 19;
      Name => "em_rule_table_tcam[n]_key_mask",
      RegMem => "MemField",
      Description => "width of key to be searched",
      Width => "174", # Excel Formula: =142+32
      Position => "173:0", # Excel Formula: =calc_position(F186,E187,TRUE)
    },
    em_rule_table_tcam0_key => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 19;
      Name => "em_rule_table_tcam[n]_key",
      RegMem => "MemField",
      Description => "width of key to be searched",
      Width => "174", # Excel Formula: =142+32
      Position => "347:174", # Excel Formula: =calc_position(F187,E188)
    },
    em_rule_table_tcam0_delete => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 19;
      Name => "em_rule_table_tcam[n]_delete",
      RegMem => "MemField",
      Description => "width of key to be searched",
      Width => "1",
      Position => "348", # Excel Formula: =calc_position(F188,E189)
    },
  },
  em_rule_table_tcam1 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 19;
    Name => "em_rule_table_tcam[2]",
    RegMem => "Mem",
    Address => "9200000",
    Description => "Large Encapsulation EM database",
    Width => "349", # Excel Formula: =calc_mem_width(E187:E189,"None",F189,-1)
    Type => "Config",
    UsedBy => "em",
    MemEntries => "16",
    MemWrapper => "TCAM",
    MemProtect => "None",
    AdditionalInfo => "RegTcam=Enabled,NumOfKeys=1,RegTcamPayloadWidth=66,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "349",
    em_rule_table_tcam1_key_mask => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 19;
      Name => "em_rule_table_tcam[n]_key_mask",
      RegMem => "MemField",
      Description => "width of key to be searched",
      Width => "174", # Excel Formula: =142+32
      Position => "173:0", # Excel Formula: =calc_position(F186,E187,TRUE)
    },
    em_rule_table_tcam1_key => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 19;
      Name => "em_rule_table_tcam[n]_key",
      RegMem => "MemField",
      Description => "width of key to be searched",
      Width => "174", # Excel Formula: =142+32
      Position => "347:174", # Excel Formula: =calc_position(F187,E188)
    },
    em_rule_table_tcam1_delete => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 19;
      Name => "em_rule_table_tcam[n]_delete",
      RegMem => "MemField",
      Description => "width of key to be searched",
      Width => "1",
      Position => "348", # Excel Formula: =calc_position(F188,E189)
    },
  },
  em_rule_table_tcam0_mem => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 19;
    Name => "em_rule_table_tcam[2]_mem",
    RegMem => "Mem",
    Address => "9300000", # Excel Formula: =calc_mem_address(C186,A186,G190,L190)
    Description => "Large Encapsulation EM database",
    Width => "66", # Excel Formula: =calc_mem_width(E191:E191,M190,F191,-1)
    Type => "Config",
    UsedBy => "em",
    MemEntries => "16",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "66",
    field0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 6;
      Name => "field[n]",
      RegMem => "MemField",
      Description => "payload",
      Width => "66",
      Position => "65:0", # Excel Formula: =calc_position(F190,E191,TRUE)
    },
  },
  em_rule_table_tcam1_mem => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 19;
    Name => "em_rule_table_tcam[2]_mem",
    RegMem => "Mem",
    Address => "9400000",
    Description => "Large Encapsulation EM database",
    Width => "66", # Excel Formula: =calc_mem_width(E191:E191,M190,F191,-1)
    Type => "Config",
    UsedBy => "em",
    MemEntries => "16",
    MemWrapper => "1P",
    MemProtect => "None",
    AdditionalInfo => "CpuReadAccess=Enabled,CpuWriteAccess=Enabled,FfBased=Enabled,WriteActivityFactor=0,ReadActivityFactor=100,PortErrPropagate=Disabled",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "66",
    field1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 6;
      Name => "field[n]",
      RegMem => "MemField",
      Description => "payload",
      Width => "66",
      Position => "65:0", # Excel Formula: =calc_position(F190,E191,TRUE)
    },
  },
  em_cam0 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 7;
    Name => "em_cam[2]",
    RegMem => "Mem",
    Address => "9500000", # Excel Formula: =calc_mem_address(C190,A190,G192,L192)
    Description => "Large Encapsulation EM database",
    Width => "207", # Excel Formula: =calc_mem_width(E193:E195,"None",F195,-1)
    Type => "Config",
    UsedBy => "em",
    MemEntries => "32",
    MemWrapper => "TCAM",
    MemProtect => "None",
    AdditionalInfo => "RegTcam=Enabled,NumOfKeys=1,RegTcamPayloadWidth=64,CAM=Enabled,NumCamWriteClients=1,NumCamLookupClients=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "207",
    em_cam0_key => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 7;
      Name => "em_cam[n]_key",
      RegMem => "MemField",
      Description => "payload",
      Width => "142",
      Position => "141:0", # Excel Formula: =calc_position(F192,E193,TRUE)
    },
    em_cam0_payload => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 7;
      Name => "em_cam[n]_payload",
      RegMem => "MemField",
      Description => "payload",
      Width => "64",
      Position => "205:142", # Excel Formula: =calc_position(F193,E194)
    },
    em_cam0_valid => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 7;
      Name => "em_cam[n]_valid",
      RegMem => "MemField",
      Description => "payload",
      Width => "1",
      Position => "206", # Excel Formula: =calc_position(F194,E195)
    },
  },
  em_cam1 => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 7;
    Name => "em_cam[2]",
    RegMem => "Mem",
    Address => "9600000",
    Description => "Large Encapsulation EM database",
    Width => "207", # Excel Formula: =calc_mem_width(E193:E195,"None",F195,-1)
    Type => "Config",
    UsedBy => "em",
    MemEntries => "32",
    MemWrapper => "TCAM",
    MemProtect => "None",
    AdditionalInfo => "RegTcam=Enabled,NumOfKeys=1,RegTcamPayloadWidth=64,CAM=Enabled,NumCamWriteClients=1,NumCamLookupClients=1,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,WriteActivityFactor=0,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "207",
    em_cam1_key => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 7;
      Name => "em_cam[n]_key",
      RegMem => "MemField",
      Description => "payload",
      Width => "142",
      Position => "141:0", # Excel Formula: =calc_position(F192,E193,TRUE)
    },
    em_cam1_payload => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 7;
      Name => "em_cam[n]_payload",
      RegMem => "MemField",
      Description => "payload",
      Width => "64",
      Position => "205:142", # Excel Formula: =calc_position(F193,E194)
    },
    em_cam1_valid => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 7;
      Name => "em_cam[n]_valid",
      RegMem => "MemField",
      Description => "payload",
      Width => "1",
      Position => "206", # Excel Formula: =calc_position(F194,E195)
    },
  },
  em0_hit => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 3;
    Name => "em[2]_hit",
    RegMem => "Mem",
    Address => "9700000", # Excel Formula: =calc_mem_address(C192,A192,G196,L196)
    Description => "Hit indication per em entry.
Each memory line holds 64 entries hit inidication",
    Width => "72", # Excel Formula: =calc_mem_width(E197:E197,M196,F197,-1)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "896",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,MirrorCpuAccess=Enabled,DisableSameAddressErr=Enabled,WriteActivityFactor=100,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "0",
    MemLogicalWidth => "64",
    em_hit_indication0 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 0; ArrayLocationInName: 18;
      Name => "em_hit_indication[n]",
      RegMem => "MemField",
      Description => "payload",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F196,E197,TRUE)
    },
  },
  em1_hit => { #Structure Type: Mem; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 3;
    Name => "em[2]_hit",
    RegMem => "Mem",
    Address => "9800000",
    Description => "Hit indication per em entry.
Each memory line holds 64 entries hit inidication",
    Width => "72", # Excel Formula: =calc_mem_width(E197:E197,M196,F197,-1)
    Type => "Dynamic",
    UsedBy => "em",
    MemEntries => "896",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadBeforeProt=1,SampleReadAfterProt=1,PortErrPropagate=Enabled,CpuReadAccess=Enabled,CpuWriteAccess=Enabled,MirrorCpuAccess=Enabled,DisableSameAddressErr=Enabled,WriteActivityFactor=100,ReadActivityFactor=100",
    ArrayLength => "2",
    ArrayIndex => "1",
    MemLogicalWidth => "64",
    em_hit_indication1 => { #Structure Type: MemField; ArrayLength: 2; ArrayIndex: 1; ArrayLocationInName: 18;
      Name => "em_hit_indication[n]",
      RegMem => "MemField",
      Description => "payload",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F196,E197,TRUE)
    },
  },
};
