// Generated by CIRCT unknown git version
module full_adder(	// file.cleaned.mlir:2:3
  input  x,	// file.cleaned.mlir:2:28
         y,	// file.cleaned.mlir:2:40
         carry_in,	// file.cleaned.mlir:2:52
  output z,	// file.cleaned.mlir:2:72
         carry_out	// file.cleaned.mlir:2:84
);

  wire [1:0] _GEN = {1'h0, x} + {1'h0, y} + {1'h0, carry_in};	// file.cleaned.mlir:3:14, :4:10, :5:10, :6:10, :7:10
  assign z = _GEN[0];	// file.cleaned.mlir:7:10, :9:10, :10:5
  assign carry_out = _GEN[1];	// file.cleaned.mlir:7:10, :8:10, :10:5
endmodule

