Checking out license 'RTL_Compiler_RD'......   (1 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's5378_bench' from file '../rtl/s5378.v'.
  Done elaborating 's5378_bench'.
Mapping s5378_bench to gates.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'n2309gat_reg'.
        : This optimization was enabled by the root attribute 'optimize_constant_1_flops'
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map      62909   -1025  n1899gat_reg/CK --> n1871gat_reg/D
 area_map        61305   -1015  n1899gat_reg/CK --> n1871gat_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      61305   -1015         0 n1899gat_reg/CK --> n1871gat_reg/D
 incr_delay      61911    -940         0 n1899gat_reg/CK --> n1871gat_reg/D
 incr_delay      61942    -923         0 n1899gat_reg/CK --> n1871gat_reg/D

  Done mapping s5378_bench
  Synthesis succeeded.
  Incrementally optimizing s5378_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      61942    -923         0 n1899gat_reg/CK --> n1871gat_reg/D
 incr_delay      63673    -860         0 n398gat_reg/CK --> n2454gat_reg/D
 incr_delay      64200    -848         0 n2061gat_reg/CK --> n1433gat_reg/D
 incr_delay      64248    -846         0 n398gat_reg/CK --> n699gat_reg/D
 incr_delay      64305    -845         0 n398gat_reg/CK --> n659gat_reg/D
 incr_delay      64420    -844         0 n1880gat_reg/CK --> n2454gat_reg/D
 incr_delay      64514    -842         0 n1880gat_reg/CK --> n2490gat_reg/D
 incr_delay      65136    -837         0 n398gat_reg/CK --> n838gat_reg/D
 incr_delay      65816    -830         0 n398gat_reg/CK --> n561gat_reg/D
 incr_delay      65899    -826         0 n398gat_reg/CK --> n1456gat_reg/D
 init_drc        65899    -826         0 n398gat_reg/CK --> n1456gat_reg/D
 init_area       65899    -826         0 n398gat_reg/CK --> n1456gat_reg/D
 rem_buf         64070    -826         0 n398gat_reg/CK --> n1456gat_reg/D
 rem_inv         62010    -826         0 n398gat_reg/CK --> n1456gat_reg/D
 merge_bi        61095    -826         0 n398gat_reg/CK --> n1456gat_reg/D
 glob_area       60928    -826         0 n398gat_reg/CK --> n1456gat_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      60928    -826         0 n398gat_reg/CK --> n1456gat_reg/D
 incr_delay      60928    -825         0 n398gat_reg/CK --> n1456gat_reg/D
 init_drc        60928    -825         0 n398gat_reg/CK --> n1456gat_reg/D
 init_area       60928    -825         0 n398gat_reg/CK --> n1456gat_reg/D
 rem_buf         60850    -825         0 n398gat_reg/CK --> n1456gat_reg/D
 rem_inv         60787    -825         0 n398gat_reg/CK --> n1456gat_reg/D
 merge_bi        60750    -825         0 n398gat_reg/CK --> n1456gat_reg/D
 glob_area       60740    -825         0 n398gat_reg/CK --> n1456gat_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      60740    -825         0 n398gat_reg/CK --> n1456gat_reg/D
 init_area       60740    -825         0 n398gat_reg/CK --> n1456gat_reg/D

  Done mapping s5378_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:37 PM
  Module:                 s5378_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin                    Type      Fanout  Load  Slew   Delay   Arrival
                                             (fF)  (ps)    (ps)    (ps)
-----------------------------------------------------------------------------
(clock clock)              launch                                      0 R
n1880gat_reg/CK                                        0               0 R
n1880gat_reg/Q             DFFSRX1        1   12.6    46     +95      95 F
g8844/A                                                       +0      95  
g8844/Y                    INVX2          3   28.4    42     +40     135 R
g8843/A                                                       +0     135  
g8843/Y                    NAND2X2        2   21.3    49     +48     184 F
g8868/A                                                       +0     184  
g8868/Y                    NAND2X2        2   22.0    46     +38     222 R
g9073/A                                                       +0     222  
g9073/Y                    CLKBUFX3       3   25.2    32     +58     279 R
g9072/A                                                       +0     279  
g9072/Y                    INVX2          2   17.7    25     +28     307 F
g9071/A                                                       +0     307  
g9071/Y                    CLKBUFX3       7   52.5    48     +75     383 F
g9070/A                                                       +0     383  
g9070/Y                    CLKBUFX3       2   33.0    35     +70     453 F
g9069/A                                                       +0     453  
g9069/Y                    INVX4          7   51.6    38     +35     488 R
g7343/A                                                       +0     488  
g7343/Y                    AND2X1         3   23.0    59     +85     573 R
g7275/A1                                                      +0     573  
g7275/Y                    AOI21X1        1    8.0    61     +63     636 F
g8503/B                                                       +0     636  
g8503/Y                    NOR2X1         1    8.0    50     +45     680 R
g9144/B                                                       +0     680  
g9144/Y                    NOR2X1         1    8.1    38     +34     714 F
g9137/C                                                       +0     714  
g9137/Y                    NAND3X1        2   12.2    65     +60     774 R
g6945/A                                                       +0     774  
g6945/Y                    OR2X1          1    0.0    12     +51     826 R
s5378_bench/n3144gat       out port                           +0     826 R
(ou_del_1)                 ext delay                          +0     826 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)              capture                                     0 R
-----------------------------------------------------------------------------
Timing slack :    -826ps (TIMING VIOLATION)
Start-point  : n1880gat_reg/CK
End-point    : n3144gat

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:37 PM
  Module:                 s5378_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                              
  Gate   Instances    Area     Library  
----------------------------------------
AND2X1          80   2509.040    gsclib 
AOI21X1         52   1630.876    gsclib 
AOI22X1         46   1923.628    gsclib 
BUFX3            1     31.363    gsclib 
CLKBUFX1        22    574.992    gsclib 
CLKBUFX2         2     62.726    gsclib 
CLKBUFX3         6    188.178    gsclib 
DFFSRX1        163  26413.009    gsclib 
INVX1          233   4871.797    gsclib 
INVX2           27    705.672    gsclib 
INVX4            5    156.815    gsclib 
MX2X1           20   1254.520    gsclib 
NAND2X1        247   6455.592    gsclib 
NAND2X2         16    585.440    gsclib 
NAND3X1         61   2231.990    gsclib 
NAND4X1         28   1170.904    gsclib 
NOR2X1         144   3763.584    gsclib 
OAI21X1         42   1756.356    gsclib 
OAI22X1          2    125.452    gsclib 
OAI33X1          1     83.635    gsclib 
OR2X1           50   1568.150    gsclib 
OR4X1            2    146.362    gsclib 
XOR2X1          44   2529.956    gsclib 
----------------------------------------
total         1294  60740.037           

                                      
   Type    Instances    Area   Area % 
--------------------------------------
sequential       163 26413.009   43.5 
inverter         265  5734.284    9.4 
buffer            31   857.259    1.4 
logic            835 27735.485   45.7 
--------------------------------------
total           1294 60740.037  100.0 

Normal exit.
