// Seed: 587311128
module module_0 (
    input id_0,
    input reg id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output id_5,
    input logic id_6,
    input id_7
);
  always @(*) id_5 <= id_2 / id_0;
  assign id_5 = id_1;
  wand id_8;
  type_16 id_9 (
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(id_4),
      .id_4(id_0),
      .id_5(1),
      .id_6(1)
  );
  logic id_10;
  assign id_5 = id_7[SystemTFIdentifier(1, 1, 1-1)];
  integer id_11;
  assign id_11   = id_6;
  assign id_10   = 1'b0;
  assign id_8[1] = id_3;
  initial begin
    id_10 = 1;
  end
  assign id_11 = 1;
endmodule
