
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032636                       # Number of seconds simulated
sim_ticks                                 32635756485                       # Number of ticks simulated
final_tick                               604138679604                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 276197                       # Simulator instruction rate (inst/s)
host_op_rate                                   353842                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1946083                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922708                       # Number of bytes of host memory used
host_seconds                                 16769.97                       # Real time elapsed on the host
sim_insts                                  4631813954                       # Number of instructions simulated
sim_ops                                    5933914181                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1786112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2000640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       798592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1166080                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5758464                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1981824                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1981824                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13954                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15630                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6239                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9110                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 44988                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15483                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15483                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54728684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     61302088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     24469848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        50987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     35730135                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               176446469                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58831                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50987                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54909                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        50987                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             215714                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          60725542                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               60725542                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          60725542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58831                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54728684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     61302088                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54909                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     24469848                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        50987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     35730135                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              237172011                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78263206                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28425510                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24853083                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1799612                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14166449                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13676602                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044531                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56634                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33517707                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158099634                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28425510                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15721133                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32557158                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8836960                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3855674                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16525177                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       717520                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76957654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44400496     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616747      2.10%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2962515      3.85%     63.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2759665      3.59%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4555558      5.92%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4742877      6.16%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127422      1.46%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          850040      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13942334     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76957654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363204                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.020102                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34572874                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3726000                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31511752                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125112                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7021906                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3095092                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5203                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176924462                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1395                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7021906                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36025020                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1301562                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       424832                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30172391                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2011934                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172262528                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        688770                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       813329                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228677071                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784093428                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784093428                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79780899                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20327                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5374301                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26508972                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761947                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96109                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1720605                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163049714                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137669048                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182300                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48875089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134100565                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76957654                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.788894                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841911                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26614904     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14438433     18.76%     53.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12410316     16.13%     69.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7678219      9.98%     79.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8054882     10.47%     89.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4733535      6.15%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2087469      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555859      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       384037      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76957654                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541473     66.15%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175408     21.43%     87.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101723     12.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107969769     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085685      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23695182     17.21%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4908491      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137669048                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.759052                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818604                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005946                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353296654                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211945071                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133171379                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138487652                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337685                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7578901                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          776                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          413                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408592                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7021906                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         709291                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59359                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163069572                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190490                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26508972                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761947                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9933                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         31019                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          206                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          413                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       956018                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063269                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2019287                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135090845                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22773097                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578203                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27560170                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20415048                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4787073                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.726109                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133320655                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133171379                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81829587                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199705583                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.701583                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409751                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49458587                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1804366                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69935748                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624514                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320540                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32129207     45.94%     45.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846364     21.23%     67.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8310264     11.88%     79.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816818      4.03%     83.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2690772      3.85%     86.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1113270      1.59%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2996583      4.28%     92.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       874457      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4158013      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69935748                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4158013                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228847907                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333168088                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30043                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1305552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.782632                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.782632                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.277740                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.277740                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624902699                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174527833                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182345228                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78263206                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28188003                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22908146                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1923764                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11797218                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10989945                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2972635                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81433                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28278625                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156331857                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28188003                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13962580                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34375701                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10332675                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5776290                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13849433                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       826803                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76796712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.514805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42421011     55.24%     55.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3023133      3.94%     59.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2431397      3.17%     62.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5936653      7.73%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1604017      2.09%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2064702      2.69%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1496671      1.95%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          839774      1.09%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16979354     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76796712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360169                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.997514                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29585831                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5603674                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33054615                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       224750                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8327837                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4815205                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38527                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186889895                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        75011                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8327837                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31753848                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1242016                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1161628                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31059717                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3251661                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180293524                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29015                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1346206                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1011407                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1745                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252460561                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    841648283                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    841648283                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154682228                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97778273                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36769                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20631                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8918742                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16807067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8560497                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133111                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2849803                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170490142                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35353                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135423891                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       261318                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58940921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179923889                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5389                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76796712                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.763407                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886677                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26609811     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16529187     21.52%     56.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10880412     14.17%     70.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8017278     10.44%     80.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6893320      8.98%     89.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3574566      4.65%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3063223      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       574722      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       654193      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76796712                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         794383     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162588     14.55%     85.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160493     14.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112849714     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1927281      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14981      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13437951      9.92%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7193964      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135423891                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.730365                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1117473                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008252                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349023281                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229466992                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131972547                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136541364                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       509871                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6628093                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2560                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          578                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2194892                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8327837                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         497711                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73465                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170525496                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       372340                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16807067                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8560497                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20371                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65699                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          578                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1148323                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1082688                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2231011                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133268324                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12608499                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2155563                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19615294                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18803318                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7006795                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.702822                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132060860                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131972547                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86002187                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242808910                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.686266                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354197                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90616011                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111283336                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59242920                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29964                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1927977                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68468875                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139911                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26581490     38.82%     38.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18989134     27.73%     66.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7723701     11.28%     77.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4343917      6.34%     84.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3552236      5.19%     89.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1442190      2.11%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1717382      2.51%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       859737      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3259088      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68468875                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90616011                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111283336                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16544576                       # Number of memory references committed
system.switch_cpus1.commit.loads             10178971                       # Number of loads committed
system.switch_cpus1.commit.membars              14982                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15989043                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100270156                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2265276                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3259088                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235736043                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349385635                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40445                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1466494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90616011                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111283336                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90616011                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.863680                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.863680                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.157837                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.157837                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       599511688                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182428659                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172451392                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29964                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78263206                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28861960                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23531280                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1928412                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12137546                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11270414                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3112739                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85208                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28871301                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             158520626                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28861960                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14383153                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35204661                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10244793                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4878119                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14253398                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       937096                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77246780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.542942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        42042119     54.43%     54.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2328614      3.01%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4341300      5.62%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4343911      5.62%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2686092      3.48%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2151865      2.79%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1340145      1.73%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1255292      1.63%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16757442     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77246780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368781                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.025481                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30102969                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4824652                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33820154                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       207368                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8291636                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4882514                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1022                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     190187950                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4397                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8291636                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32288148                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         922660                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       912076                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31800371                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3031885                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     183390816                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1261914                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       925949                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    257600173                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    855498507                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    855498507                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159228335                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        98371808                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32612                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15678                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8434508                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16962151                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8650775                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       108552                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3075604                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172891614                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137702909                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       271272                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58487799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178894852                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     77246780                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.782636                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896669                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26400310     34.18%     34.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16784518     21.73%     55.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11163901     14.45%     70.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7270691      9.41%     79.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7662540      9.92%     89.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3686874      4.77%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2932244      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       665094      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       680608      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77246780                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         857351     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162312     13.74%     86.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       161524     13.67%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115185962     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1850006      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15678      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13325809      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7325454      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137702909                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.759485                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1181187                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008578                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    354105056                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231411076                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134548687                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138884096                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       428880                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6582017                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1737                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2075026                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8291636                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         480777                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        83402                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172922977                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       344448                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16962151                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8650775                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15678                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65479                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1207381                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1068800                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2276181                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135877369                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12711292                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1825539                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19865254                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19264104                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7153962                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.736159                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134590766                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134548687                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85748858                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        246097368                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.719182                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348435                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92734862                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114183930                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58739433                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1950929                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     68955143                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655916                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149201                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26098354     37.85%     37.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19345614     28.06%     65.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8038867     11.66%     77.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4007504      5.81%     83.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4000861      5.80%     89.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1619442      2.35%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1624863      2.36%     93.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       868866      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3350772      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     68955143                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92734862                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114183930                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16955880                       # Number of memory references committed
system.switch_cpus2.commit.loads             10380131                       # Number of loads committed
system.switch_cpus2.commit.membars              15678                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16481368                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        102870841                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2355108                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3350772                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           238527734                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          354143789                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30757                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1016426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92734862                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114183930                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92734862                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843946                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843946                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.184910                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.184910                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       610379716                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186936673                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174704787                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31356                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                78263206                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        28519897                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23200223                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1905219                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12105581                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11244958                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2934199                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        83951                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31536641                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             155745352                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28519897                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14179157                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             32721940                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9777205                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4953629                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15409058                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       754199                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     77051823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.490129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        44329883     57.53%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1757766      2.28%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2289726      2.97%     62.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3475715      4.51%     67.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3365418      4.37%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2561610      3.32%     74.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1525041      1.98%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2288697      2.97%     79.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15457967     20.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     77051823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.364410                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.990020                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32584658                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4846200                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         31534618                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       246962                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7839383                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4835788                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          252                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     186326128                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7839383                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34302182                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         945350                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1387347                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30023902                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2553657                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     180913829                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          824                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1104897                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       801182                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          129                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    252055663                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    842549758                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    842549758                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    156779320                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        95276292                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38322                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21655                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7212680                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16771475                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8888087                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       171145                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2979312                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         168168605                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36475                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        135477014                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       250334                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     54669105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    166237349                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5863                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     77051823                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.758258                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897068                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     26722483     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16951173     22.00%     56.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10972930     14.24%     70.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7452378      9.67%     80.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6982270      9.06%     89.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3722766      4.83%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2741026      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       820595      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       686202      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     77051823                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         664938     69.24%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        136859     14.25%     83.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       158579     16.51%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112736150     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1914416      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15305      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13372895      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7438248      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     135477014                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.731043                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             960379                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007089                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    349216559                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    222874942                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131673207                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136437393                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       458305                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6425741                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2015                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          792                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2257318                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          127                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7839383                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         555455                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        89956                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    168205080                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1102748                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16771475                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8888087                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21169                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         67869                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          792                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1166969                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1071236                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2238205                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    132879732                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12586498                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2597277                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19858932                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18615149                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7272434                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.697857                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131708156                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131673207                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         84599501                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        237570634                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.682441                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356103                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     91819666                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    112849833                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     55355497                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30612                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1936672                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     69212440                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.630485                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.152441                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     26636510     38.49%     38.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19914702     28.77%     67.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7328956     10.59%     77.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4197231      6.06%     83.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3507504      5.07%     88.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1738180      2.51%     91.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1708065      2.47%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       734116      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3447176      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     69212440                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     91819666                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     112849833                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16976503                       # Number of memory references committed
system.switch_cpus3.commit.loads             10345734                       # Number of loads committed
system.switch_cpus3.commit.membars              15306                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16185989                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        101718090                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2302650                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3447176                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           233970594                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          344254171                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30992                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1211383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           91819666                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            112849833                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     91819666                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.852358                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.852358                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.173216                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.173216                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       597964429                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181858740                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      172095308                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30612                       # number of misc regfile writes
system.l2.replacements                          44991                       # number of replacements
system.l2.tagsinuse                      32767.989304                       # Cycle average of tags in use
system.l2.total_refs                          1341785                       # Total number of references to valid blocks.
system.l2.sampled_refs                          77759                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.255687                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           488.052750                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.884486                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5504.801547                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.955154                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4886.278476                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.640774                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2449.074118                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     10.275692                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3579.207933                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4439.461852                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4151.932546                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3228.832488                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4006.591489                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014894                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000241                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.167993                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000212                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.149117                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000264                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.074740                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000314                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.109229                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.135482                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.126707                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.098536                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.122271                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        35558                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        50116                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29837                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        38665                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  154176                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            56648                       # number of Writeback hits
system.l2.Writeback_hits::total                 56648                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        35558                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        50116                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29837                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        38665                       # number of demand (read+write) hits
system.l2.demand_hits::total                   154176                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        35558                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        50116                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29837                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        38665                       # number of overall hits
system.l2.overall_hits::total                  154176                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13954                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15630                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         6239                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         9109                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 44987                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13954                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15630                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         6239                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9110                       # number of demand (read+write) misses
system.l2.demand_misses::total                  44988                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13954                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15630                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         6239                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9110                       # number of overall misses
system.l2.overall_misses::total                 44988                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       835795                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    859536163                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       771015                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    921044792                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       601617                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    397616923                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       784129                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    547379822                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2728570256                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       118482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        118482                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       835795                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    859536163                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       771015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    921044792                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       601617                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    397616923                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       784129                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    547498304                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2728688738                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       835795                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    859536163                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       771015                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    921044792                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       601617                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    397616923                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       784129                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    547498304                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2728688738                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49512                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65746                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36076                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        47774                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              199163                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        56648                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             56648                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49512                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65746                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36076                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        47775                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               199164                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49512                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65746                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36076                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        47775                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              199164                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.281831                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.237733                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.172940                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.190669                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.225880                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.281831                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.237733                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.172940                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.190686                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.225884                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.281831                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.237733                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.172940                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.190686                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.225884                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 55719.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61597.833094                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 59308.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 58928.009725                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42972.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63730.874018                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 60317.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60092.196948                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60652.416387                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       118482                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       118482                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 55719.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61597.833094                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 59308.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 58928.009725                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42972.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63730.874018                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 60317.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60098.606367                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60653.701832                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 55719.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61597.833094                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 59308.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 58928.009725                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42972.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63730.874018                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 60317.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60098.606367                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60653.701832                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15483                       # number of writebacks
system.l2.writebacks::total                     15483                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13954                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15630                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         6239                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         9109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            44987                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         6239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         9110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             44988                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         6239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         9110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            44988                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       750209                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    778666508                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       697222                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    830619963                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       521603                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    361613582                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       708099                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    494509239                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2468086425                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       112174                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       112174                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       750209                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    778666508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       697222                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    830619963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       521603                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    361613582                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       708099                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    494621413                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2468198599                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       750209                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    778666508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       697222                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    830619963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       521603                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    361613582                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       708099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    494621413                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2468198599                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.281831                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.237733                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.172940                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.190669                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.225880                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.281831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.237733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.172940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.190686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.225884                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.281831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.237733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.172940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.190686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.225884                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50013.933333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55802.386986                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53632.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53142.671977                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37257.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57960.183042                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 54469.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54287.983203                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54862.214084                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       112174                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       112174                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 50013.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55802.386986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 53632.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53142.671977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37257.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57960.183042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 54469.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54294.337322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54863.488019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 50013.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55802.386986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 53632.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53142.671977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37257.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57960.183042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 54469.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54294.337322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54863.488019                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991770                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016557272                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875566.922509                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991770                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024025                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868577                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16525158                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16525158                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16525158                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16525158                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16525158                       # number of overall hits
system.cpu0.icache.overall_hits::total       16525158                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1033846                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1033846                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1033846                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1033846                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1033846                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1033846                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16525177                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16525177                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16525177                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16525177                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16525177                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16525177                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54412.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54412.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54412.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54412.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54412.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54412.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       856752                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       856752                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       856752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       856752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       856752                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       856752                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57116.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57116.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57116.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57116.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57116.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57116.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49512                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246455763                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49768                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4952.092971                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.202833                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.797167                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825011                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174989                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20672999                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20672999                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25006491                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25006491                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25006491                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25006491                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       158508                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       158508                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       158508                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        158508                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       158508                       # number of overall misses
system.cpu0.dcache.overall_misses::total       158508                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7148770602                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7148770602                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7148770602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7148770602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7148770602                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7148770602                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20831507                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20831507                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25164999                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25164999                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25164999                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25164999                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007609                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007609                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006299                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006299                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006299                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006299                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45100.377281                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45100.377281                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45100.377281                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45100.377281                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45100.377281                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45100.377281                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9917                       # number of writebacks
system.cpu0.dcache.writebacks::total             9917                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       108996                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       108996                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       108996                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       108996                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       108996                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       108996                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49512                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49512                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49512                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49512                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49512                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49512                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1172481175                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1172481175                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1172481175                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1172481175                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1172481175                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1172481175                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001967                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001967                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23680.747597                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23680.747597                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23680.747597                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23680.747597                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23680.747597                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23680.747597                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996887                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100822829                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219400.864919                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996887                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13849415                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13849415                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13849415                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13849415                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13849415                       # number of overall hits
system.cpu1.icache.overall_hits::total       13849415                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1090825                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1090825                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1090825                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1090825                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1090825                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1090825                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13849433                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13849433                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13849433                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13849433                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13849433                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13849433                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 60601.388889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60601.388889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 60601.388889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60601.388889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 60601.388889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60601.388889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       800015                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       800015                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       800015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       800015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       800015                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       800015                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 61539.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61539.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 61539.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61539.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 61539.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61539.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65746                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192146646                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66002                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2911.224599                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.106292                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.893708                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898853                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101147                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9575361                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9575361                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6335642                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6335642                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19977                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19977                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14982                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14982                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15911003                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15911003                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15911003                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15911003                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140572                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140572                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140572                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140572                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140572                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4776681224                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4776681224                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4776681224                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4776681224                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4776681224                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4776681224                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9715933                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9715933                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6335642                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6335642                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14982                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14982                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16051575                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16051575                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16051575                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16051575                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014468                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014468                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008758                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008758                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008758                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008758                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33980.317730                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33980.317730                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33980.317730                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33980.317730                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33980.317730                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33980.317730                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16776                       # number of writebacks
system.cpu1.dcache.writebacks::total            16776                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74826                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74826                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        74826                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        74826                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        74826                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        74826                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65746                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65746                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65746                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65746                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65746                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65746                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1388170244                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1388170244                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1388170244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1388170244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1388170244                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1388170244                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004096                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004096                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004096                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004096                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21114.139932                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21114.139932                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21114.139932                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21114.139932                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21114.139932                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21114.139932                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995780                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098893066                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2373419.149028                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995780                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14253382                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14253382                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14253382                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14253382                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14253382                       # number of overall hits
system.cpu2.icache.overall_hits::total       14253382                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       737997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       737997                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       737997                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       737997                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       737997                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       737997                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14253398                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14253398                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14253398                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14253398                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14253398                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14253398                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 46124.812500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46124.812500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 46124.812500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46124.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 46124.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46124.812500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       617627                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       617627                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       617627                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       617627                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       617627                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       617627                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44116.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44116.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 44116.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44116.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 44116.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44116.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36076                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180832364                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36332                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4977.220192                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.417706                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.582294                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.907882                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.092118                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9699664                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9699664                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6544902                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6544902                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15678                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15678                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15678                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15678                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16244566                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16244566                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16244566                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16244566                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        94687                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        94687                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        94687                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         94687                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        94687                       # number of overall misses
system.cpu2.dcache.overall_misses::total        94687                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3357140178                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3357140178                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3357140178                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3357140178                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3357140178                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3357140178                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9794351                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9794351                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6544902                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6544902                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15678                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15678                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16339253                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16339253                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16339253                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16339253                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009668                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009668                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005795                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005795                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005795                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005795                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35455.132996                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35455.132996                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35455.132996                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35455.132996                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35455.132996                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35455.132996                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8208                       # number of writebacks
system.cpu2.dcache.writebacks::total             8208                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58611                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58611                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58611                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58611                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58611                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58611                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36076                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36076                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36076                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36076                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36076                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36076                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    634199382                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    634199382                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    634199382                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    634199382                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    634199382                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    634199382                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002208                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002208                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002208                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002208                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17579.537144                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17579.537144                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17579.537144                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17579.537144                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17579.537144                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17579.537144                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996994                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100462233                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218673.856855                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996994                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15409038                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15409038                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15409038                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15409038                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15409038                       # number of overall hits
system.cpu3.icache.overall_hits::total       15409038                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1154527                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1154527                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1154527                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1154527                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1154527                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1154527                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15409058                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15409058                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15409058                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15409058                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15409058                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15409058                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 57726.350000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 57726.350000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 57726.350000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 57726.350000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 57726.350000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 57726.350000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       797799                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       797799                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       797799                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       797799                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       797799                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       797799                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 61369.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61369.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 61369.153846                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61369.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 61369.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61369.153846                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 47775                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185285251                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48031                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3857.618018                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.551757                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.448243                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912312                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087688                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9575840                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9575840                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6596667                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6596667                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16259                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16259                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15306                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15306                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16172507                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16172507                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16172507                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16172507                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       122534                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       122534                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2611                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2611                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       125145                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        125145                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       125145                       # number of overall misses
system.cpu3.dcache.overall_misses::total       125145                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4503036479                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4503036479                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    167267399                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    167267399                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4670303878                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4670303878                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4670303878                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4670303878                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9698374                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9698374                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6599278                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6599278                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15306                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15306                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16297652                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16297652                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16297652                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16297652                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012634                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012634                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000396                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000396                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007679                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007679                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007679                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007679                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 36749.281661                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 36749.281661                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64062.581003                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64062.581003                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 37319.140821                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 37319.140821                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 37319.140821                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 37319.140821                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       523284                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 47571.272727                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21747                       # number of writebacks
system.cpu3.dcache.writebacks::total            21747                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74760                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74760                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2610                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2610                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        77370                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77370                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        77370                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77370                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        47774                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        47774                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        47775                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        47775                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        47775                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        47775                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    918895274                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    918895274                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       119482                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       119482                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    919014756                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    919014756                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    919014756                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    919014756                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004926                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 19234.212626                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19234.212626                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       119482                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       119482                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19236.310958                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19236.310958                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 19236.310958                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19236.310958                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
