----------------------------------------------------------------------
Report for cell sparse_mult_.verilog

Register bits: 77 of 43848 (0%)
PIC Latch:       0
I/O cells:       102
                                          Cell usage:
                               cell       count    Res Usage(%)
                            FD1S3IX       77       100.0
                                GSR        1       100.0
                                 IB        4       100.0
                                 OB       98       100.0
                           ORCALUT4      131       100.0
                                PUR        1       100.0
                                VHI        1       100.0
                                VLO        1       100.0
                            
                         TOTAL           314           
