

================================================================
== Vitis HLS Report for 'load_patch_tile'
================================================================
* Date:           Tue Oct 28 14:00:53 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.661 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      178|    71298|  1.780 us|  0.713 ms|  178|  71298|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |                                                                    |                                                          |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                              Instance                              |                          Module                          |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |grp_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_56  |load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2  |      173|    71293|  1.730 us|  0.713 ms|  173|  71293|       no|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|     104|     491|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      37|    -|
|Register         |        -|     -|      50|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     154|     560|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |                              Instance                              |                          Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_56  |load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2  |        0|   1|  104|  491|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                               |                                                          |        0|   1|  104|  491|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+------------------------------+----------------+
    |             Instance             |            Module            |   Expression   |
    +----------------------------------+------------------------------+----------------+
    |am_addmul_8ns_4ns_9ns_17_4_1_U11  |am_addmul_8ns_4ns_9ns_17_4_1  |  (i0 + i1) * i2|
    +----------------------------------+------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln50_1_fu_80_p2  |         +|   0|  0|  16|           9|           4|
    |tmp_fu_95_p2         |         +|   0|  0|  16|           9|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          18|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  37|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+
    |Total      |  37|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                      | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln50_1_reg_110                                                               |   9|   0|    9|          0|
    |ap_CS_fsm                                                                        |   6|   0|    6|          0|
    |empty_reg_131                                                                    |   8|   0|    8|          0|
    |grp_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_56_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln50_reg_120                                                                 |  17|   0|   17|          0|
    |tmp_reg_136                                                                      |   9|   0|    9|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                            |  50|   0|   50|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  load_patch_tile|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  load_patch_tile|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  load_patch_tile|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  load_patch_tile|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  load_patch_tile|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  load_patch_tile|  return value|
|input_ftmap_address0  |  out|   16|   ap_memory|      input_ftmap|         array|
|input_ftmap_ce0       |  out|    1|   ap_memory|      input_ftmap|         array|
|input_ftmap_q0        |   in|   32|   ap_memory|      input_ftmap|         array|
|h0                    |   in|    9|     ap_none|               h0|        scalar|
|w0                    |   in|    8|     ap_none|               w0|        scalar|
|th_eff                |   in|    8|     ap_none|           th_eff|        scalar|
|tw_eff                |   in|    8|     ap_none|           tw_eff|        scalar|
|patch_address0        |  out|   13|   ap_memory|            patch|         array|
|patch_ce0             |  out|    1|   ap_memory|            patch|         array|
|patch_we0             |  out|    1|   ap_memory|            patch|         array|
|patch_d0              |  out|   32|   ap_memory|            patch|         array|
+----------------------+-----+-----+------------+-----------------+--------------+

