<?xml version='1.0' encoding='utf-8'?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
  <id>https://aazw.github.io/github-trending-feeds/feeds/vhdl/daily.atom</id>
  <title>GitHub Trending - vhdl (daily)</title>
  <link href="https://aazw.github.io/github-trending-feeds/feeds/vhdl/daily.atom" rel="self" />
  <link href="https://aazw.github.io/github-trending-feeds/" rel="alternate" />
  <icon>https://github.githubassets.com/favicons/favicon.svg</icon>
  <updated>2025-02-28T00:00:00</updated>
  <author>
    <name>aazw</name>
  </author>
  <entry>
    <id>https://github.com/OSVVM/OSVVM#1740700800</id>
    <title>https://github.com/OSVVM/OSVVM</title>
    <link href="https://github.com/OSVVM/OSVVM" />
    <updated>2025-02-28T00:00:00</updated>
    <content type="text">OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...</content>
  </entry>
  <entry>
    <id>https://github.com/Paebbels/JSON-for-VHDL#1740700800</id>
    <title>https://github.com/Paebbels/JSON-for-VHDL</title>
    <link href="https://github.com/Paebbels/JSON-for-VHDL" />
    <updated>2025-02-28T00:00:00</updated>
    <content type="text">A JSON library implemented in VHDL.</content>
  </entry>
  <entry>
    <id>https://github.com/UVVM/UVVM#1740700800</id>
    <title>https://github.com/UVVM/UVVM</title>
    <link href="https://github.com/UVVM/UVVM" />
    <updated>2025-02-28T00:00:00</updated>
    <content type="text">UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC ‚Äì resulting also in significant quality improvement. Community forum: https://forum.uvvm.org/ UVVM.org: https://uvvm.org/</content>
  </entry>
  <entry>
    <id>https://github.com/VUnit/vunit#1740700800</id>
    <title>https://github.com/VUnit/vunit</title>
    <link href="https://github.com/VUnit/vunit" />
    <updated>2025-02-28T00:00:00</updated>
    <content type="text">VUnit is a unit testing framework for VHDL/SystemVerilog</content>
  </entry>
  <entry>
    <id>https://github.com/ghdl/ghdl#1740700800</id>
    <title>https://github.com/ghdl/ghdl</title>
    <link href="https://github.com/ghdl/ghdl" />
    <updated>2025-02-28T00:00:00</updated>
    <content type="text">VHDL 2008/93/87 simulator</content>
  </entry>
  <entry>
    <id>https://github.com/stnolting/neorv32#1740700800</id>
    <title>https://github.com/stnolting/neorv32</title>
    <link href="https://github.com/stnolting/neorv32" />
    <updated>2025-02-28T00:00:00</updated>
    <content type="text">üñ•Ô∏è A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.</content>
  </entry>
</feed>