<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>amb_ahb</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S0_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S0_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S0_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S0_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S0_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S0_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S0_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s0_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_AXI_CLK.ASSOCIATED_BUSIF">S0_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S0_AXI_CLK.ASSOCIATED_RESET">s0_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S0_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S0_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S0_AXI.S0_AXI_REG.OFFSET_BASE_PARAM">C_S0_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S0_AXI.S0_AXI_REG.OFFSET_HIGH_PARAM">C_S0_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>amb_ahb_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8e864683</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>amb_ahb_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>49d975ea</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c6f712de</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45cfca5c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>wrapper_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>824f7f6e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>dout1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dout2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dout3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S0_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s0_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S0_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S0 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S0_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S0_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S0 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S0_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ahb_master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ahb_slave.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/arbiter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/multiplexor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/write_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../edit_amb_ahb_v1_0.srcs/sources_1/bd/design_1/synth/design_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>../edit_amb_ahb_v1_0.srcs/sources_1/bd/design_1/design_1_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_design_1</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/amb_ahb_v1_0_S0_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../edit_amb_ahb_v1_0.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/amb_ahb_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f6481da4</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ahb_master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ahb_slave.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/arbiter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/multiplexor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/write_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../edit_amb_ahb_v1_0.srcs/sources_1/bd/design_1/sim/design_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/amb_ahb_v1_0_S0_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../edit_amb_ahb_v1_0.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/amb_ahb_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/amb_ahb_v1_0/data/amb_ahb.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/amb_ahb_v1_0/data/amb_ahb.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/amb_ahb_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/amb_ahb_v1_0/src/amb_ahb.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/amb_ahb_v1_0/src/amb_ahb.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/amb_ahb_v1_0/src/amb_ahb_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/amb_ahb_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_45cfca5c</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/wrapper_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../wrapper_tb_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>3 master 3 slave amba ahb bus.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S0_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S0 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S0_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S0 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S0_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S0 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S0_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S0 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S0_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S0_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">amb_ahb_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>amb_ahb_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-03-23T12:15:27Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3906244_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2376e31f_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dda645a_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57df4944_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55feae64_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba71219_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50741a18_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70459273_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2e8d0d_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562c009d_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342de1ae_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c94926a_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a71271_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d5d2d6_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bcd5cd1_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310cfdc3_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9f7812_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0ddfab_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46355cc0_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1358b2_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f9749d4_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3361da83_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b00bea_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b07be83_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424ca4af_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c02f3da_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0fbff6_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afca0ed_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f60714_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544b482_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526f6179_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3538fe26_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532c6462_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd5246d_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49bae900_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582a045c_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d301515_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e41b86c_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fbd7ddc_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3314056a_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c25263_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bfde192_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c349b9_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16503eef_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c834db8_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636ef8c9_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5113a6_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492c18db_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10341824_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6a3626_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a70849d_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b9daa8_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1976a3_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452d31d3_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477197e8_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32bb5a8d_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481bace6_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11a636f7_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f14a67_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c15d2ad_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21dddf1c_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18620b71_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba6f1d3_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6882af1_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f7458a_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d97c260_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89522ac_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30290eac_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63552009_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582e2116_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5da020_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca6d7df_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@357e6c67_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb12776_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a9585b_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4496259_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ddb4643_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14141c97_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da99d2b_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5dcdaa_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c8a2f1_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d8faf05_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16df8381_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467236c3_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d2d7266_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2650fef7_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d4e559_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33aa25df_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d61978e_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b58770a_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421dae7a_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb6db69_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f13070d_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec1190e_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7b2693_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799eb4e5_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc22248_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f235d3_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ccbb4ad_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e346c94_ARCHIVE_LOCATION">/home/ransara/Documents/ADS/AHB/ip_repo/amb_ahb_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e9bcb159"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="1ff53c1b"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="55994573"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="186cb112"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6ce1b144"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c4cdf1df"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
