### Standard Cell Libraries
+ [DesignStart Physical IP](https://developer.arm.com/ip-products/designstart/physical-ip) (ARM)
  - The most comprehensive physical IP with no upfront fees – for companies to produce commercial silicon or for universities to research
+ [Open-Cell](http://www.si2.org/open-cell-library/) (Si2)
  - Silvaco's 15nm Open-Cell Library
  - No charge for universities and Si2 members
+ [LibreCell](https://codeberg.org/tok/librecell) (Thomas Kramer), under [GNU General Public License v3.0](https://codeberg.org/tok/librecell/src/branch/master/librecell-common/LICENSE), [CERN Open Hardware Licence v2.0](https://codeberg.org/tok/librecell/src/branch/master/librecell-layout/LICENCE), and [GNU Affero General Public License v3.0](https://codeberg.org/tok/librecell/src/branch/master/librecell-lib/LICENSE)
  - Aims to be a toolbox for automated synthesis of CMOS logic cells.
+ [ASTRAN](https://github.com/aziesemer/astran) (UFRGS), under [BSD 2-Clause "Simplified" License](https://github.com/aziesemer/astran/blob/master/LICENSE)
  - Automatic Synthesis of Transistor Networks (ASTRAN) supports automatic layout generation of CMOS cells from a transistor level netlist description in SPICE format.
+ [SMT-based-STDCELL-Layout-Generator-for-PROBE2.0](https://github.com/ckchengucsd/SMT-based-STDCELL-Layout-Generator-for-PROBE2.0) (UCSD), under [BSD 3-Clause "New" or "Revised" License](https://github.com/ckchengucsd/SMT-based-STDCELL-Layout-Generator-for-PROBE2.0/blob/master/LICENSE)
  - SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0.

### Hardware Functional Libraries
+ [FPnew](https://github.com/openhwgroup/cvfpu) (ETH Zürich), under [SOLDERPAD HARDWARE LICENSE](https://github.com/openhwgroup/cvfpu/blob/develop/LICENSE)
  - Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats, written in SystemVerilog.
+ [FP-Gen](https://github.com/StanfordVLSI/FP-Gen) (Stanford), under [BSD 3-Clause "New" or "Revised" License](https://github.com/StanfordVLSI/FP-Gen/blob/master/LICENSE)
  - A Floating Point Adder/Multiplier/Multiply-Accumulate generator and testbench.
+ [ArithsGen](https://github.com/ehw-fit/ariths-gen) (Brno University of Technology)
  - ArithsGen presents an open source tool that enables generation of various arithmetic circuits along with the possibility to export them to various representations which all serve their specific purpose.
+ [FloPoCo](http://flopoco.gforge.inria.fr/)
  - A generator of arithmetic cores (Floating-Point Cores, but not only) for FPGAs (but not only).
+ [GenMul](https://github.com/amahzoon/genmul) (Univ. of Bremen)
  - GenMul is a multiplier generator which outputs multiplier circuits in Verilog.
+ [muIR](https://github.com/sfu-arch/muir-lib) (SFU), under [BSD 3-Clause License](https://github.com/sfu-arch/muir-lib/blob/master/LICENSE)
  - muIR is a library of hardware components for auto generating highly configurable parallel dataflow accelerator.
+ [HLSLibs](https://hlslibs.org/) (Mentor)
  - A free and open set of libraries implemented in standard C++ for bit-accurate hardware and software design.
+ [MatchLib](https://github.com/NVlabs/matchlib) (NVIDIA)
  - MatchLib is a SystemC/C++ library of commonly-used hardware functions and components that can be synthesized by most commercially-available HLS tools into RTL.
+ [HiFlipVX](https://github.com/TUD-ADS/HiFlipVX)
  - Open Source High-Level Synthesis FPGA Library for Image Processing.

### Configuration and Status Registers (CSR) Generator
+ [csrGen](http://asics.chuckbenz.com/csrGen) (Chuck Benz), under Chuck Benz's license
  - csrGen is a tool to automatically build verilog RTL for the CSRs in processor interfaces of many ASIC/FPGA designs.
+ [RgGen](https://github.com/rggen/rggen) (Taichi Ishitani), under [MIT License](https://github.com/rggen/rggen/blob/master/LICENSE)
  - It will automatically generate soruce code related to configuration and status registers (CSR), e.g. SytemVerilog RTL, UVM register model (UVM RAL), Wiki documents, from human readable register map specifications.
+ [VGEN](https://github.com/whatmough/CHIPKIT/tree/master/tools/vgen) (Harvard), under MIT License
  - CHIPKIT currently includes example VGEN scripts for generating CSRs and IO pads, and is easily extensible to other common chip design tasks.
