Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 21:19:47 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 41) to (Rev. 42)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_1'. These changes may impact your design.


-Upgrade has removed port 'slv_regs'

-Upgrade has added port 'row_1'

-Upgrade has added port 'row_2'

-Upgrade has added port 'row_3'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 17:52:26 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 40) to (Rev. 41)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_1'. These changes may impact your design.


-Upgraded port 'axi_araddr' width 7 differs from original width 6

-Upgraded port 'axi_awaddr' width 7 differs from original width 6

-Upgraded port 'slv_regs' width 960 differs from original width 480


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_AXI_ADDR_WIDTH' from '7' to '6' has been ignored for IP 'mb_block_hdmi_text_controller_0_1'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:hdmi_text_controller:1.0 -user_name mb_block_hdmi_text_controller_0_1
set_property -dict "\
  CONFIG.AXI.ADDR_WIDTH {6} \
  CONFIG.AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI.BUSER_WIDTH {0} \
  CONFIG.AXI.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI.DATA_WIDTH {32} \
  CONFIG.AXI.FREQ_HZ {100000000} \
  CONFIG.AXI.HAS_BRESP {1} \
  CONFIG.AXI.HAS_BURST {0} \
  CONFIG.AXI.HAS_CACHE {0} \
  CONFIG.AXI.HAS_LOCK {0} \
  CONFIG.AXI.HAS_PROT {1} \
  CONFIG.AXI.HAS_QOS {0} \
  CONFIG.AXI.HAS_REGION {0} \
  CONFIG.AXI.HAS_RRESP {1} \
  CONFIG.AXI.HAS_WSTRB {1} \
  CONFIG.AXI.ID_WIDTH {0} \
  CONFIG.AXI.INSERT_VIP {0} \
  CONFIG.AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI.PHASE {0.0} \
  CONFIG.AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI.RUSER_WIDTH {0} \
  CONFIG.AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.AXI.WIZ_NUM_REG {4} \
  CONFIG.AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_CLK.ASSOCIATED_BUSIF {AXI} \
  CONFIG.AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.AXI_CLK.ASSOCIATED_RESET {axi_aresetn} \
  CONFIG.AXI_CLK.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.AXI_CLK.INSERT_VIP {0} \
  CONFIG.AXI_CLK.PHASE {0.0} \
  CONFIG.AXI_RST.INSERT_VIP {0} \
  CONFIG.AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.C_AXI_ADDR_WIDTH {6} \
  CONFIG.C_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_AXI_DATA_WIDTH {32} \
  CONFIG.C_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {mb_block_hdmi_text_controller_0_1} " [get_ips mb_block_hdmi_text_controller_0_1]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 17:07:01 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 39) to (Rev. 40)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_1'. These changes may impact your design.


-Upgraded port 'axi_araddr' width 6 differs from original width 4

-Upgraded port 'axi_awaddr' width 6 differs from original width 4

-Upgraded port 'slv_regs' width 480 differs from original width 128


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_AXI_ADDR_WIDTH' from '6' to '4' has been ignored for IP 'mb_block_hdmi_text_controller_0_1'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:hdmi_text_controller:1.0 -user_name mb_block_hdmi_text_controller_0_1
set_property -dict "\
  CONFIG.AXI.ADDR_WIDTH {4} \
  CONFIG.AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI.BUSER_WIDTH {0} \
  CONFIG.AXI.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI.DATA_WIDTH {32} \
  CONFIG.AXI.FREQ_HZ {100000000} \
  CONFIG.AXI.HAS_BRESP {1} \
  CONFIG.AXI.HAS_BURST {0} \
  CONFIG.AXI.HAS_CACHE {0} \
  CONFIG.AXI.HAS_LOCK {0} \
  CONFIG.AXI.HAS_PROT {1} \
  CONFIG.AXI.HAS_QOS {0} \
  CONFIG.AXI.HAS_REGION {0} \
  CONFIG.AXI.HAS_RRESP {1} \
  CONFIG.AXI.HAS_WSTRB {1} \
  CONFIG.AXI.ID_WIDTH {0} \
  CONFIG.AXI.INSERT_VIP {0} \
  CONFIG.AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI.PHASE {0.0} \
  CONFIG.AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI.RUSER_WIDTH {0} \
  CONFIG.AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.AXI.WIZ_NUM_REG {4} \
  CONFIG.AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_CLK.ASSOCIATED_BUSIF {AXI} \
  CONFIG.AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.AXI_CLK.ASSOCIATED_RESET {axi_aresetn} \
  CONFIG.AXI_CLK.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.AXI_CLK.INSERT_VIP {0} \
  CONFIG.AXI_CLK.PHASE {0.0} \
  CONFIG.AXI_RST.INSERT_VIP {0} \
  CONFIG.AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.C_AXI_ADDR_WIDTH {4} \
  CONFIG.C_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_AXI_DATA_WIDTH {32} \
  CONFIG.C_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {mb_block_hdmi_text_controller_0_1} " [get_ips mb_block_hdmi_text_controller_0_1]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 15:58:55 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 38) to (Rev. 39)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_1'. These changes may impact your design.


-Upgraded port 'axi_araddr' width 4 differs from original width 3

-Upgraded port 'axi_awaddr' width 4 differs from original width 3

-Upgraded port 'slv_regs' width 128 differs from original width 1


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_AXI_ADDR_WIDTH' from '4' to '3' has been ignored for IP 'mb_block_hdmi_text_controller_0_1'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:hdmi_text_controller:1.0 -user_name mb_block_hdmi_text_controller_0_1
set_property -dict "\
  CONFIG.AXI.ADDR_WIDTH {3} \
  CONFIG.AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI.BUSER_WIDTH {0} \
  CONFIG.AXI.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI.DATA_WIDTH {32} \
  CONFIG.AXI.FREQ_HZ {100000000} \
  CONFIG.AXI.HAS_BRESP {1} \
  CONFIG.AXI.HAS_BURST {0} \
  CONFIG.AXI.HAS_CACHE {0} \
  CONFIG.AXI.HAS_LOCK {0} \
  CONFIG.AXI.HAS_PROT {1} \
  CONFIG.AXI.HAS_QOS {0} \
  CONFIG.AXI.HAS_REGION {0} \
  CONFIG.AXI.HAS_RRESP {1} \
  CONFIG.AXI.HAS_WSTRB {1} \
  CONFIG.AXI.ID_WIDTH {0} \
  CONFIG.AXI.INSERT_VIP {0} \
  CONFIG.AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI.PHASE {0.0} \
  CONFIG.AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI.RUSER_WIDTH {0} \
  CONFIG.AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.AXI.WIZ_NUM_REG {4} \
  CONFIG.AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_CLK.ASSOCIATED_BUSIF {AXI} \
  CONFIG.AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.AXI_CLK.ASSOCIATED_RESET {axi_aresetn} \
  CONFIG.AXI_CLK.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.AXI_CLK.INSERT_VIP {0} \
  CONFIG.AXI_CLK.PHASE {0.0} \
  CONFIG.AXI_RST.INSERT_VIP {0} \
  CONFIG.AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.C_AXI_ADDR_WIDTH {3} \
  CONFIG.C_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_AXI_DATA_WIDTH {32} \
  CONFIG.C_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {mb_block_hdmi_text_controller_0_1} " [get_ips mb_block_hdmi_text_controller_0_1]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 15:51:45 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 37) to (Rev. 38)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_1'. These changes may impact your design.


-Upgraded port 'slv_regs' width 1 differs from original width 32







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 15:47:00 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 36) to (Rev. 37)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_1'. These changes may impact your design.


-Upgraded port 'axi_araddr' width 3 differs from original width 8

-Upgraded port 'axi_awaddr' width 3 differs from original width 8


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_AXI_ADDR_WIDTH' from '3' to '8' has been ignored for IP 'mb_block_hdmi_text_controller_0_1'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:hdmi_text_controller:1.0 -user_name mb_block_hdmi_text_controller_0_1
set_property -dict "\
  CONFIG.AXI.ADDR_WIDTH {8} \
  CONFIG.AXI.ARUSER_WIDTH {0} \
  CONFIG.AXI.AWUSER_WIDTH {0} \
  CONFIG.AXI.BUSER_WIDTH {0} \
  CONFIG.AXI.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI.DATA_WIDTH {32} \
  CONFIG.AXI.FREQ_HZ {100000000} \
  CONFIG.AXI.HAS_BRESP {1} \
  CONFIG.AXI.HAS_BURST {0} \
  CONFIG.AXI.HAS_CACHE {0} \
  CONFIG.AXI.HAS_LOCK {0} \
  CONFIG.AXI.HAS_PROT {1} \
  CONFIG.AXI.HAS_QOS {0} \
  CONFIG.AXI.HAS_REGION {0} \
  CONFIG.AXI.HAS_RRESP {1} \
  CONFIG.AXI.HAS_WSTRB {1} \
  CONFIG.AXI.ID_WIDTH {0} \
  CONFIG.AXI.INSERT_VIP {0} \
  CONFIG.AXI.MAX_BURST_LENGTH {1} \
  CONFIG.AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.AXI.NUM_READ_THREADS {1} \
  CONFIG.AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.AXI.NUM_WRITE_THREADS {1} \
  CONFIG.AXI.PHASE {0.0} \
  CONFIG.AXI.PROTOCOL {AXI4LITE} \
  CONFIG.AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI.RUSER_WIDTH {0} \
  CONFIG.AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.AXI.WIZ_NUM_REG {4} \
  CONFIG.AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI.WUSER_WIDTH {0} \
  CONFIG.AXI_CLK.ASSOCIATED_BUSIF {AXI} \
  CONFIG.AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.AXI_CLK.ASSOCIATED_RESET {axi_aresetn} \
  CONFIG.AXI_CLK.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.AXI_CLK.INSERT_VIP {0} \
  CONFIG.AXI_CLK.PHASE {0.0} \
  CONFIG.AXI_RST.INSERT_VIP {0} \
  CONFIG.AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.C_AXI_ADDR_WIDTH {8} \
  CONFIG.C_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_AXI_DATA_WIDTH {32} \
  CONFIG.C_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {mb_block_hdmi_text_controller_0_1} " [get_ips mb_block_hdmi_text_controller_0_1]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 10:41:25 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 35) to (Rev. 36)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_1'. These changes may impact your design.


-Upgraded port 'slv_regs' width 32 differs from original width 1472







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 04:18:27 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 34) to (Rev. 35)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 04:16:20 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the conversion of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0 (Rev. 34)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 04:10:24 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 33) to (Rev. 34)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_1'. These changes may impact your design.


-Upgrade has removed port 'curr_char'

-Upgrade has added port 'slv_regs'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 03:57:25 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 32) to (Rev. 33)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 03:43:51 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 31) to (Rev. 32)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 03:25:28 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 30) to (Rev. 31)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 03:02:20 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 29) to (Rev. 30)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 02:22:40 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

SUCCESS in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 28) to (Rev. 29)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec  5 19:32:05 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 27) to (Rev. 28)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_1'. These changes may impact your design.


-Upgrade has removed port 'Blue'

-Upgrade has removed port 'Green'

-Upgrade has removed port 'Red'

-Upgrade has added port 'curr_char'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec  5 19:15:14 2023
| Host         : LAPTOP-ULS54KHE running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_block_hdmi_text_controller_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_block_hdmi_text_controller_0_1 (xilinx.com:user:hdmi_text_controller:1.0) from (Rev. 26) to (Rev. 27)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'mb_block_hdmi_text_controller_0_1'.


-Upgrade has removed interface 'HDMI'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_1'. These changes may impact your design.


-Upgrade has removed port 'hdmi_clk_n'

-Upgrade has removed port 'hdmi_clk_p'

-Upgrade has removed port 'hdmi_tx_n'

-Upgrade has removed port 'hdmi_tx_p'

-Upgrade has added port 'Blue'

-Upgrade has added port 'Green'

-Upgrade has added port 'Red'


