library ieee;
use ieee.std_logic_1164.all;

ENTITY Half_Adder IS
	PORT(
		intput_A, input_B: in std_logic;
		
	);