# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../src/ALU.v" \
"../../../../../src/Control.v" \
"../../../../../src/ImmGen.v" \
"../../../../../src/Mux2to1.v" \
"../../../../../src/PC.v" \
"../../../../../src/ROM.v" \
"../../../../../src/Regs.v" \
"../../../../../src/cpu_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
