Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pkt_tb_behav xil_defaultlib.pkt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'in_he_data' [C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/new/top.sv:126]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'in_he_priority' [C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/new/top.sv:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'out_he_data' [C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/new/top.sv:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'in_he_data' [C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/new/top.sv:141]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 3 for port 'in_he_priority' [C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/new/top.sv:142]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'out_he_data' [C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/new/top.sv:145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'inA_enque_en' [C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/new/top.sv:173]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'inB_enque_en' [C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/new/top.sv:174]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/imports/bbq/bram_simple2port.sv:24]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sim_1/imports/arch design/pkt_tb.sv" Line 5. Module pkt_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1955. Module xpm_fifo_sync(FIFO_WRITE_DEPTH=131072,WRITE_DATA_WIDTH=17,READ_DATA_WIDTH=17) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 55. Module xpm_fifo_base(FIFO_WRITE_DEPTH=131072,WRITE_DATA_WIDTH=17,WR_DATA_COUNT_WIDTH=1,READ_DATA_WIDTH=17,RD_DATA_COUNT_WIDTH=1,DOUT_RESET_VALUE="0",VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1619. Module xpm_fifo_rst_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1907. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1907. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=18) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=17) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=17) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=18) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=17) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=2228224,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=17,READ_DATA_WIDTH_A=17,BYTE_WRITE_WIDTH_A=17,ADDR_WIDTH_A=17,WRITE_DATA_WIDTH_B=17,READ_DATA_WIDTH_B=17,BYTE_WRITE_WIDTH_B=17,ADDR_WIDTH_B=17,READ_LATENCY_B=1,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 8476. Module xpm_memory_sdpram(MEMORY_SIZE=2228207,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=17,BYTE_WRITE_WIDTH_A=17,ADDR_WIDTH_A=17,READ_DATA_WIDTH_B=17,ADDR_WIDTH_B=17,READ_LATENCY_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=2228207,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=17,READ_DATA_WIDTH_A=17,BYTE_WRITE_WIDTH_A=17,ADDR_WIDTH_A=17,WRITE_DATA_WIDTH_B=17,READ_DATA_WIDTH_B=17,BYTE_WRITE_WIDTH_B=17,ADDR_WIDTH_B=17,READ_LATENCY_B=1,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 8476. Module xpm_memory_sdpram(MEMORY_SIZE=2228207,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=17,BYTE_WRITE_WIDTH_A=17,ADDR_WIDTH_A=17,READ_DATA_WIDTH_B=17,ADDR_WIDTH_B=17,READ_LATENCY_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=2228207,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=17,READ_DATA_WIDTH_A=17,BYTE_WRITE_WIDTH_A=17,ADDR_WIDTH_A=17,WRITE_DATA_WIDTH_B=17,READ_DATA_WIDTH_B=17,BYTE_WRITE_WIDTH_B=17,ADDR_WIDTH_B=17,READ_LATENCY_B=1,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 8476. Module xpm_memory_sdpram(MEMORY_SIZE=2228207,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=17,BYTE_WRITE_WIDTH_A=17,ADDR_WIDTH_A=17,READ_DATA_WIDTH_B=17,ADDR_WIDTH_B=17,READ_LATENCY_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=2228207,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=17,READ_DATA_WIDTH_A=17,BYTE_WRITE_WIDTH_A=17,ADDR_WIDTH_A=17,WRITE_DATA_WIDTH_B=17,READ_DATA_WIDTH_B=17,BYTE_WRITE_WIDTH_B=17,ADDR_WIDTH_B=17,READ_LATENCY_B=1,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 8476. Module xpm_memory_sdpram(MEMORY_SIZE=272,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=34,BYTE_WRITE_WIDTH_A=34,ADDR_WIDTH_A=3,READ_DATA_WIDTH_B=34,ADDR_WIDTH_B=3,READ_LATENCY_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=272,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=34,READ_DATA_WIDTH_A=34,BYTE_WRITE_WIDTH_A=34,ADDR_WIDTH_A=3,WRITE_DATA_WIDTH_B=34,READ_DATA_WIDTH_B=34,BYTE_WRITE_WIDTH_B=34,ADDR_WIDTH_B=3,READ_LATENCY_B=1,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 8476. Module xpm_memory_sdpram(MEMORY_SIZE=8,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=2,BYTE_WRITE_WIDTH_A=2,ADDR_WIDTH_A=2,READ_DATA_WIDTH_B=2,ADDR_WIDTH_B=2,READ_LATENCY_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=8,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=2,READ_DATA_WIDTH_A=2,BYTE_WRITE_WIDTH_A=2,ADDR_WIDTH_A=2,WRITE_DATA_WIDTH_B=2,READ_DATA_WIDTH_B=2,BYTE_WRITE_WIDTH_B=2,ADDR_WIDTH_B=2,READ_LATENCY_B=1,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 8476. Module xpm_memory_sdpram(MEMORY_SIZE=72,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=18,BYTE_WRITE_WIDTH_A=18,ADDR_WIDTH_A=2,READ_DATA_WIDTH_B=18,ADDR_WIDTH_B=2,READ_LATENCY_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=72,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=18,READ_DATA_WIDTH_A=18,BYTE_WRITE_WIDTH_A=18,ADDR_WIDTH_A=2,WRITE_DATA_WIDTH_B=18,READ_DATA_WIDTH_B=18,BYTE_WRITE_WIDTH_B=18,ADDR_WIDTH_B=2,READ_LATENCY_B=1,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 8476. Module xpm_memory_sdpram(MEMORY_SIZE=144,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=18,BYTE_WRITE_WIDTH_A=18,ADDR_WIDTH_A=3,READ_DATA_WIDTH_B=18,ADDR_WIDTH_B=3,READ_LATENCY_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=144,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=18,READ_DATA_WIDTH_A=18,BYTE_WRITE_WIDTH_A=18,ADDR_WIDTH_A=3,WRITE_DATA_WIDTH_B=18,READ_DATA_WIDTH_B=18,BYTE_WRITE_WIDTH_B=18,ADDR_WIDTH_B=3,READ_LATENCY_B=1,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1955. Module xpm_fifo_sync(FIFO_WRITE_DEPTH=131072,WRITE_DATA_WIDTH=17,READ_DATA_WIDTH=17) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 55. Module xpm_fifo_base(FIFO_WRITE_DEPTH=131072,WRITE_DATA_WIDTH=17,WR_DATA_COUNT_WIDTH=1,READ_DATA_WIDTH=17,RD_DATA_COUNT_WIDTH=1,DOUT_RESET_VALUE="0",VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1619. Module xpm_fifo_rst_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1907. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1907. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=18) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=17) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=17) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=18) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=17) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=2228224,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=17,READ_DATA_WIDTH_A=17,BYTE_WRITE_WIDTH_A=17,ADDR_WIDTH_A=17,WRITE_DATA_WIDTH_B=17,READ_DATA_WIDTH_B=17,BYTE_WRITE_WIDTH_B=17,ADDR_WIDTH_B=17,READ_LATENCY_B=1,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 8476. Module xpm_memory_sdpram(MEMORY_SIZE=2228207,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=17,BYTE_WRITE_WIDTH_A=17,ADDR_WIDTH_A=17,READ_DATA_WIDTH_B=17,ADDR_WIDTH_B=17,READ_LATENCY_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=2228207,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=17,READ_DATA_WIDTH_A=17,BYTE_WRITE_WIDTH_A=17,ADDR_WIDTH_A=17,WRITE_DATA_WIDTH_B=17,READ_DATA_WIDTH_B=17,BYTE_WRITE_WIDTH_B=17,ADDR_WIDTH_B=17,READ_LATENCY_B=1,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 8476. Module xpm_memory_sdpram(MEMORY_SIZE=2228207,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=17,BYTE_WRITE_WIDTH_A=17,ADDR_WIDTH_A=17,READ_DATA_WIDTH_B=17,ADDR_WIDTH_B=17,READ_LATENCY_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=2228207,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=17,READ_DATA_WIDTH_A=17,BYTE_WRITE_WIDTH_A=17,ADDR_WIDTH_A=17,WRITE_DATA_WIDTH_B=17,READ_DATA_WIDTH_B=17,BYTE_WRITE_WIDTH_B=17,ADDR_WIDTH_B=17,READ_LATENCY_B=1,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 8476. Module xpm_memory_sdpram(MEMORY_SIZE=2228207,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=17,BYTE_WRITE_WIDTH_A=17,ADDR_WIDTH_A=17,READ_DATA_WIDTH_B=17,ADDR_WIDTH_B=17,READ_LATENCY_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=2228207,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=17,READ_DATA_WIDTH_A=17,BYTE_WRITE_WIDTH_A=17,ADDR_WIDTH_A=17,WRITE_DATA_WIDTH_B=17,READ_DATA_WIDTH_B=17,BYTE_WRITE_WIDTH_B=17,ADDR_WIDTH_B=17,READ_LATENCY_B=1,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 8476. Module xpm_memory_sdpram(MEMORY_SIZE=272,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=34,BYTE_WRITE_WIDTH_A=34,ADDR_WIDTH_A=3,READ_DATA_WIDTH_B=34,ADDR_WIDTH_B=3,READ_LATENCY_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=272,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=34,READ_DATA_WIDTH_A=34,BYTE_WRITE_WIDTH_A=34,ADDR_WIDTH_A=3,WRITE_DATA_WIDTH_B=34,READ_DATA_WIDTH_B=34,BYTE_WRITE_WIDTH_B=34,ADDR_WIDTH_B=3,READ_LATENCY_B=1,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 8476. Module xpm_memory_sdpram(MEMORY_SIZE=8,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=2,BYTE_WRITE_WIDTH_A=2,ADDR_WIDTH_A=2,READ_DATA_WIDTH_B=2,ADDR_WIDTH_B=2,READ_LATENCY_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=8,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=2,READ_DATA_WIDTH_A=2,BYTE_WRITE_WIDTH_A=2,ADDR_WIDTH_A=2,WRITE_DATA_WIDTH_B=2,READ_DATA_WIDTH_B=2,BYTE_WRITE_WIDTH_B=2,ADDR_WIDTH_B=2,READ_LATENCY_B=1,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 8476. Module xpm_memory_sdpram(MEMORY_SIZE=72,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=18,BYTE_WRITE_WIDTH_A=18,ADDR_WIDTH_A=2,READ_DATA_WIDTH_B=18,ADDR_WIDTH_B=2,READ_LATENCY_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=72,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=18,READ_DATA_WIDTH_A=18,BYTE_WRITE_WIDTH_A=18,ADDR_WIDTH_A=2,WRITE_DATA_WIDTH_B=18,READ_DATA_WIDTH_B=18,BYTE_WRITE_WIDTH_B=18,ADDR_WIDTH_B=2,READ_LATENCY_B=1,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 8476. Module xpm_memory_sdpram(MEMORY_SIZE=144,ECC_TYPE="none",ECC_BIT_RANGE="7:0",MEMORY_INIT_PARAM="0",WRITE_DATA_WIDTH_A=18,BYTE_WRITE_WIDTH_A=18,ADDR_WIDTH_A=3,READ_DATA_WIDTH_B=18,ADDR_WIDTH_B=3,READ_LATENCY_B=1) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pkt_h
Compiling package xil_defaultlib.heap_ops
Compiling module xil_defaultlib.FIFOdual(DWIDTH=85)
Compiling module xil_defaultlib.pkt_Priorer
Compiling module xil_defaultlib.BBQ_router
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xil_defaultlib.sc_fifo(DWIDTH=17,DEPTH=131071,I...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bram_simple2port(DWIDTH=17,AWIDT...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=27...
Compiling module xil_defaultlib.bram_simple2port(DWIDTH=34,AWIDT...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=8,...
Compiling module xil_defaultlib.bram_simple2port(DWIDTH=2,AWIDTH...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=72...
Compiling module xil_defaultlib.bram_simple2port(DWIDTH=18,AWIDT...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=14...
Compiling module xil_defaultlib.bram_simple2port(DWIDTH=18,AWIDT...
Compiling module xil_defaultlib.ffs(WIDTH_LOG=1)
Compiling module xil_defaultlib.bbq_default
Compiling module xil_defaultlib.FIFOdual
Compiling module xil_defaultlib.pkt_sche_v0_1
Compiling module xil_defaultlib.pkt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pkt_tb_behav
