INFO-FLOW: Workspace C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1 opened at Sat Aug 06 17:03:34 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.111 sec.
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.155 sec.
Command     ap_source done; 0.156 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.042 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.168 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.392 sec.
Execute   set_part xc7z020-clg484-1 -tool vivado 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.114 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'my_net/src/my_net.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling my_net/src/my_net.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted my_net/src/my_net.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/design/vivado2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "my_net/src/my_net.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/design/vivado2019/Vivado/2019.1/common/technology/autopilot" -I "E:/design/vivado2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pp.0.cpp" 
INFO-FLOW: exec E:/design/vivado2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/design/vivado2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E my_net/src/my_net.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/design/vivado2019/Vivado/2019.1/common/technology/autopilot -I E:/design/vivado2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pp.0.cpp
Command       clang done; 1.55 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/design/vivado2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.644 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "E:/design/vivado2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/design/vivado2019/Vivado/2019.1/common/technology/autopilot" -I "E:/design/vivado2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pp.0.cpp"  -o "C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/design/vivado2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/design/vivado2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/design/vivado2019/Vivado/2019.1/common/technology/autopilot -I E:/design/vivado2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pp.0.cpp -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/useless.bc
Command       clang done; 2.259 sec.
INFO-FLOW: Done: GCC PP time: 5.5 seconds per iteration
Execute       source E:/design/vivado2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/design/vivado2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source E:/design/vivado2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pp.0.cpp std=gnu++98 -directive=C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/design/vivado2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.423 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pp.0.cpp std=gnu++98 -directive=C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/design/vivado2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.417 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/design/vivado2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/xilinx-dataflow-lawyer.my_net.pp.0.cpp.diag.yml C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/xilinx-dataflow-lawyer.my_net.pp.0.cpp.out.log 2> C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/xilinx-dataflow-lawyer.my_net.pp.0.cpp.err.log 
Command       ap_eval done; 0.908 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr E:/design/vivado2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/tidy-3.1.my_net.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/tidy-3.1.my_net.pp.0.cpp.out.log 2> C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/tidy-3.1.my_net.pp.0.cpp.err.log 
Command         ap_eval done; 2.87 sec.
Execute         source E:/design/vivado2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source E:/design/vivado2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr E:/design/vivado2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/xilinx-legacy-rewriter.my_net.pp.0.cpp.out.log 2> C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/xilinx-legacy-rewriter.my_net.pp.0.cpp.err.log 
Command         ap_eval done; 0.913 sec.
Command       tidy_31 done; 3.846 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/design/vivado2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.129 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/design/vivado2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/design/vivado2019/Vivado/2019.1/common/technology/autopilot" -I "E:/design/vivado2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.bc" 
INFO-FLOW: exec E:/design/vivado2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/design/vivado2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/design/vivado2019/Vivado/2019.1/common/technology/autopilot -I E:/design/vivado2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.bc
Command       clang done; 2.273 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.g.bc -hls-opt -except-internalize my_net -LE:/design/vivado2019/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.743 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 185.660 ; gain = 94.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 185.660 ; gain = 94.141
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.pp.bc -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/design/vivado2019/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.756 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top my_net -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 186.784 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:09 ; elapsed = 00:03:31 . Memory (MB): peak = 207.523 ; gain = 116.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.4' into 'my_net' (my_net/src/my_net.cpp:119) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.3' into 'my_net' (my_net/src/my_net.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.2' into 'my_net' (my_net/src/my_net.cpp:180) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.1' into 'my_net' (my_net/src/my_net.cpp:190) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1' into 'my_net' (my_net/src/my_net.cpp:200) automatically.
Command         transform done; 257.946 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:27 ; elapsed = 00:07:49 . Memory (MB): peak = 213.797 ; gain = 122.277
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.g.1.bc to C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.4' into 'my_net' (my_net/src/my_net.cpp:119) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.3' into 'my_net' (my_net/src/my_net.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.2' into 'my_net' (my_net/src/my_net.cpp:180) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1.1' into 'my_net' (my_net/src/my_net.cpp:190) automatically.
INFO: [XFORM 203-602] Inlining function 'Sigmoid1' into 'my_net' (my_net/src/my_net.cpp:200) automatically.
Command         transform done; 256.76 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'pool' (my_net/src/my_net.cpp:27)...3 expression(s) balanced.
Command         transform done; 0.319 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:44 ; elapsed = 00:12:06 . Memory (MB): peak = 213.797 ; gain = 122.277
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 257.325 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:16:01 ; elapsed = 00:16:24 . Memory (MB): peak = 236.199 ; gain = 144.680
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 960.031 sec.
Command     elaborate done; 981.6 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'my_net' ...
Execute       ap_set_top_model my_net 
WARNING: [SYN 201-103] Legalizing function name 'conv2.1' to 'conv2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pool.1' to 'pool_1'.
Execute       get_model_list my_net -filter all-wo-channel -topdown 
Execute       preproc_iomode -model my_net 
Execute       preproc_iomode -model pool 
Execute       preproc_iomode -model conv2 
Execute       preproc_iomode -model pool.1 
Execute       preproc_iomode -model conv2.1 
Execute       get_model_list my_net -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv2.1 pool.1 conv2 pool my_net
INFO-FLOW: Configuring Module : conv2.1 ...
Execute       set_default_model conv2.1 
Execute       apply_spec_resource_limit conv2.1 
INFO-FLOW: Configuring Module : pool.1 ...
Execute       set_default_model pool.1 
Execute       apply_spec_resource_limit pool.1 
INFO-FLOW: Configuring Module : conv2 ...
Execute       set_default_model conv2 
Execute       apply_spec_resource_limit conv2 
INFO-FLOW: Configuring Module : pool ...
Execute       set_default_model pool 
Execute       apply_spec_resource_limit pool 
INFO-FLOW: Configuring Module : my_net ...
Execute       set_default_model my_net 
Execute       apply_spec_resource_limit my_net 
INFO-FLOW: Model list for preprocess: conv2.1 pool.1 conv2 pool my_net
INFO-FLOW: Preprocessing Module: conv2.1 ...
Execute       set_default_model conv2.1 
Execute       cdfg_preprocess -model conv2.1 
Execute       rtl_gen_preprocess conv2.1 
INFO-FLOW: Preprocessing Module: pool.1 ...
Execute       set_default_model pool.1 
Execute       cdfg_preprocess -model pool.1 
Execute       rtl_gen_preprocess pool.1 
INFO-FLOW: Preprocessing Module: conv2 ...
Execute       set_default_model conv2 
Execute       cdfg_preprocess -model conv2 
Execute       rtl_gen_preprocess conv2 
INFO-FLOW: Preprocessing Module: pool ...
Execute       set_default_model pool 
Execute       cdfg_preprocess -model pool 
Execute       rtl_gen_preprocess pool 
INFO-FLOW: Preprocessing Module: my_net ...
Execute       set_default_model my_net 
Execute       cdfg_preprocess -model my_net 
Execute       rtl_gen_preprocess my_net 
WARNING: [SYN 201-107] Renaming port name 'my_net/input' to 'my_net/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'my_net/output' to 'my_net/output_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: conv2.1 pool.1 conv2 pool my_net
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2.1 
Execute       schedule -model conv2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 983.823 seconds; current allocated memory: 177.605 MB.
Execute       syn_report -verbosereport -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
Command       syn_report done; 0.241 sec.
Execute       db_write -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1.sched.adb -f 
Command       db_write done; 0.205 sec.
INFO-FLOW: Finish scheduling conv2.1.
Execute       set_default_model conv2.1 
Execute       bind -model conv2.1 
BIND OPTION: model=conv2.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 177.996 MB.
Execute       syn_report -verbosereport -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1.verbose.bind.rpt 
Command       syn_report done; 0.237 sec.
Execute       db_write -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1.bind.adb -f 
Command       db_write done; 0.207 sec.
INFO-FLOW: Finish binding conv2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool.1 
Execute       schedule -model pool.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 178.258 MB.
Execute       syn_report -verbosereport -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1.verbose.sched.rpt 
Command       syn_report done; 0.251 sec.
Execute       db_write -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1.sched.adb -f 
Command       db_write done; 0.22 sec.
INFO-FLOW: Finish scheduling pool.1.
Execute       set_default_model pool.1 
Execute       bind -model pool.1 
BIND OPTION: model=pool.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 178.512 MB.
Execute       syn_report -verbosereport -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1.verbose.bind.rpt 
Command       syn_report done; 0.232 sec.
Execute       db_write -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1.bind.adb -f 
Command       db_write done; 0.204 sec.
INFO-FLOW: Finish binding pool.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2 
Execute       schedule -model conv2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 178.790 MB.
Execute       syn_report -verbosereport -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2.verbose.sched.rpt 
Command       syn_report done; 0.243 sec.
Execute       db_write -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2.sched.adb -f 
Command       db_write done; 0.229 sec.
INFO-FLOW: Finish scheduling conv2.
Execute       set_default_model conv2 
Execute       bind -model conv2 
BIND OPTION: model=conv2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 179.064 MB.
Execute       syn_report -verbosereport -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2.verbose.bind.rpt 
Command       syn_report done; 0.263 sec.
Execute       db_write -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2.bind.adb -f 
Command       db_write done; 0.235 sec.
INFO-FLOW: Finish binding conv2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool 
Execute       schedule -model pool 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 179.247 MB.
Execute       syn_report -verbosereport -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool.verbose.sched.rpt 
Command       syn_report done; 0.192 sec.
Execute       db_write -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool.sched.adb -f 
Command       db_write done; 0.204 sec.
INFO-FLOW: Finish scheduling pool.
Execute       set_default_model pool 
Execute       bind -model pool 
BIND OPTION: model=pool
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 179.524 MB.
Execute       syn_report -verbosereport -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool.verbose.bind.rpt 
Command       syn_report done; 0.247 sec.
Execute       db_write -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool.bind.adb -f 
Command       db_write done; 0.295 sec.
INFO-FLOW: Finish binding pool.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model my_net 
Execute       schedule -model my_net 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 0.917 seconds; current allocated memory: 181.125 MB.
Execute       syn_report -verbosereport -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.verbose.sched.rpt 
Command       syn_report done; 2.062 sec.
Execute       db_write -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.sched.adb -f 
Command       db_write done; 1.736 sec.
INFO-FLOW: Finish scheduling my_net.
Execute       set_default_model my_net 
Execute       bind -model my_net 
BIND OPTION: model=my_net
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.255 sec.
INFO: [HLS 200-111]  Elapsed time: 4.099 seconds; current allocated memory: 183.559 MB.
Execute       syn_report -verbosereport -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.verbose.bind.rpt 
Command       syn_report done; 2.269 sec.
Execute       db_write -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.bind.adb -f 
Command       db_write done; 1.737 sec.
INFO-FLOW: Finish binding my_net.
Execute       get_model_list my_net -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv2.1 
Execute       rtl_gen_preprocess pool.1 
Execute       rtl_gen_preprocess conv2 
Execute       rtl_gen_preprocess pool 
Execute       rtl_gen_preprocess my_net 
INFO-FLOW: Model list for RTL generation: conv2.1 pool.1 conv2 pool my_net
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv2.1 -vendor xilinx -mg_file C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv2_1_conv1_weight' to 'conv2_1_conv1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hadd_16ns_16ns_16_5_full_dsp_1' to 'my_net_hadd_16ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hmul_16ns_16ns_16_4_max_dsp_1' to 'my_net_hmul_16ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_hadd_16ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hmul_16ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_1'.
INFO: [HLS 200-111]  Elapsed time: 4.097 seconds; current allocated memory: 184.201 MB.
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/systemc/conv2_1 -synmodules conv2.1 pool.1 conv2 pool my_net 
Execute       gen_rtl conv2.1 -style xilinx -f -lang vhdl -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/vhdl/conv2_1 
Execute       gen_rtl conv2.1 -style xilinx -f -lang vlog -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/verilog/conv2_1 
Execute       syn_report -csynth -model conv2.1 -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/report/conv2_1_csynth.rpt 
Execute       syn_report -rtlxml -model conv2.1 -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/report/conv2_1_csynth.xml 
Execute       syn_report -verbosereport -model conv2.1 -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1.verbose.rpt 
Command       syn_report done; 0.327 sec.
Execute       db_write -model conv2.1 -f -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1.adb 
Command       db_write done; 0.239 sec.
Execute       gen_tb_info conv2.1 -p C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pool.1 -vendor xilinx -mg_file C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'my_net_hcmp_16ns_16ns_1_2_1' to 'my_net_hcmp_16ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_mul_mul_5ns_11ns_15_1_1' to 'my_net_mul_mul_5nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_hcmp_16ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_mul_mul_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 184.812 MB.
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/systemc/pool_1 -synmodules conv2.1 pool.1 conv2 pool my_net 
Execute       gen_rtl pool.1 -style xilinx -f -lang vhdl -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/vhdl/pool_1 
Execute       gen_rtl pool.1 -style xilinx -f -lang vlog -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/verilog/pool_1 
Execute       syn_report -csynth -model pool.1 -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/report/pool_1_csynth.rpt 
Execute       syn_report -rtlxml -model pool.1 -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/report/pool_1_csynth.xml 
Execute       syn_report -verbosereport -model pool.1 -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1.verbose.rpt 
Command       syn_report done; 0.269 sec.
Execute       db_write -model pool.1 -f -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1.adb 
Command       db_write done; 0.229 sec.
Execute       gen_tb_info pool.1 -p C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv2 -vendor xilinx -mg_file C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'my_net_am_addmul_5ns_10ns_6ns_15_1_1' to 'my_net_am_addmul_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'my_net_am_addmul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hadd_16ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hmul_16ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 185.471 MB.
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/systemc/conv2 -synmodules conv2.1 pool.1 conv2 pool my_net 
Execute       gen_rtl conv2 -style xilinx -f -lang vhdl -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/vhdl/conv2 
Execute       gen_rtl conv2 -style xilinx -f -lang vlog -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/verilog/conv2 
Execute       syn_report -csynth -model conv2 -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/report/conv2_csynth.rpt 
Execute       syn_report -rtlxml -model conv2 -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/report/conv2_csynth.xml 
Execute       syn_report -verbosereport -model conv2 -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2.verbose.rpt 
Command       syn_report done; 0.269 sec.
Execute       db_write -model conv2 -f -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2.adb 
Command       db_write done; 0.266 sec.
Execute       gen_tb_info conv2 -p C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pool -vendor xilinx -mg_file C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'my_net_hcmp_16ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 186.036 MB.
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/systemc/pool -synmodules conv2.1 pool.1 conv2 pool my_net 
Execute       gen_rtl pool -style xilinx -f -lang vhdl -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/vhdl/pool 
Execute       gen_rtl pool -style xilinx -f -lang vlog -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/verilog/pool 
Execute       syn_report -csynth -model pool -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/report/pool_csynth.rpt 
Execute       syn_report -rtlxml -model pool -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/report/pool_csynth.xml 
Execute       syn_report -verbosereport -model pool -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool.verbose.rpt 
Command       syn_report done; 0.233 sec.
Execute       db_write -model pool -f -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool.adb 
Command       db_write done; 0.212 sec.
Execute       gen_tb_info pool -p C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model my_net -vendor xilinx -mg_file C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'my_net/input_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_net/output_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'my_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'my_net_pool2_output1' to 'my_net_pool2_outphbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fadd_32ns_32ns_32_5_full_dsp_1' to 'my_net_fadd_32ns_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fdiv_32ns_32ns_32_16_1' to 'my_net_fdiv_32ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_sitofp_32ns_32_6_1' to 'my_net_sitofp_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_fexp_32ns_32ns_32_9_full_dsp_1' to 'my_net_fexp_32ns_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_sptohp_32ns_16_2_1' to 'my_net_sptohp_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hptosp_16ns_32_2_1' to 'my_net_hptosp_16nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_net_hsub_16ns_16ns_16_5_full_dsp_1' to 'my_net_hsub_16ns_ocq' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/input_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'my_net/input_r_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'my_net_fadd_32ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fdiv_32ns_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_fexp_32ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hadd_16ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hmul_16ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hptosp_16nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_hsub_16ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_sitofp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'my_net_sptohp_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'my_net'.
Command       create_rtl_model done; 0.556 sec.
INFO: [HLS 200-111]  Elapsed time: 1.299 seconds; current allocated memory: 190.975 MB.
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl my_net -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/systemc/my_net -synmodules conv2.1 pool.1 conv2 pool my_net 
Execute       gen_rtl my_net -istop -style xilinx -f -lang vhdl -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/vhdl/my_net 
Command       gen_rtl done; 0.168 sec.
Execute       gen_rtl my_net -istop -style xilinx -f -lang vlog -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/verilog/my_net 
Execute       syn_report -csynth -model my_net -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/report/my_net_csynth.rpt 
Execute       syn_report -rtlxml -model my_net -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/syn/report/my_net_csynth.xml 
Execute       syn_report -verbosereport -model my_net -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.verbose.rpt 
Command       syn_report done; 2.331 sec.
Execute       db_write -model my_net -f -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.adb 
Command       db_write done; 1.99 sec.
Execute       gen_tb_info my_net -p C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net 
Execute       export_constraint_db -f -tool general -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.constraint.tcl 
Execute       syn_report -designview -model my_net -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.design.xml 
Command       syn_report done; 0.223 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model my_net -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model my_net -o C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks my_net 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain my_net 
INFO-FLOW: Model list for RTL component generation: conv2.1 pool.1 conv2 pool my_net
INFO-FLOW: Handling components in module [conv2_1] ... 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1.compgen.tcl 
INFO-FLOW: Found component my_net_hadd_16ns_cud.
INFO-FLOW: Append model my_net_hadd_16ns_cud
INFO-FLOW: Found component my_net_hmul_16ns_dEe.
INFO-FLOW: Append model my_net_hmul_16ns_dEe
INFO-FLOW: Found component conv2_1_conv1_weibkb.
INFO-FLOW: Append model conv2_1_conv1_weibkb
INFO-FLOW: Handling components in module [pool_1] ... 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1.compgen.tcl 
INFO-FLOW: Found component my_net_hcmp_16ns_eOg.
INFO-FLOW: Append model my_net_hcmp_16ns_eOg
INFO-FLOW: Found component my_net_mul_mul_5nfYi.
INFO-FLOW: Append model my_net_mul_mul_5nfYi
INFO-FLOW: Handling components in module [conv2] ... 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2.compgen.tcl 
INFO-FLOW: Found component my_net_am_addmul_g8j.
INFO-FLOW: Append model my_net_am_addmul_g8j
INFO-FLOW: Found component conv2_conv2_weight.
INFO-FLOW: Append model conv2_conv2_weight
INFO-FLOW: Handling components in module [pool] ... 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool.compgen.tcl 
INFO-FLOW: Handling components in module [my_net] ... 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.compgen.tcl 
INFO-FLOW: Found component my_net_fadd_32ns_ibs.
INFO-FLOW: Append model my_net_fadd_32ns_ibs
INFO-FLOW: Found component my_net_fdiv_32ns_jbC.
INFO-FLOW: Append model my_net_fdiv_32ns_jbC
INFO-FLOW: Found component my_net_sitofp_32nkbM.
INFO-FLOW: Append model my_net_sitofp_32nkbM
INFO-FLOW: Found component my_net_fexp_32ns_lbW.
INFO-FLOW: Append model my_net_fexp_32ns_lbW
INFO-FLOW: Found component my_net_sptohp_32nmb6.
INFO-FLOW: Append model my_net_sptohp_32nmb6
INFO-FLOW: Found component my_net_hptosp_16nncg.
INFO-FLOW: Append model my_net_hptosp_16nncg
INFO-FLOW: Found component my_net_hsub_16ns_ocq.
INFO-FLOW: Append model my_net_hsub_16ns_ocq
INFO-FLOW: Found component my_net_conv1_bias.
INFO-FLOW: Append model my_net_conv1_bias
INFO-FLOW: Found component my_net_conv2_bias.
INFO-FLOW: Append model my_net_conv2_bias
INFO-FLOW: Found component my_net_fc1_weight1.
INFO-FLOW: Append model my_net_fc1_weight1
INFO-FLOW: Found component my_net_fc1_bias.
INFO-FLOW: Append model my_net_fc1_bias
INFO-FLOW: Found component my_net_fc1_weight2.
INFO-FLOW: Append model my_net_fc1_weight2
INFO-FLOW: Found component my_net_fc2_weight.
INFO-FLOW: Append model my_net_fc2_weight
INFO-FLOW: Found component my_net_fc2_bias.
INFO-FLOW: Append model my_net_fc2_bias
INFO-FLOW: Found component my_net_fc3_weight.
INFO-FLOW: Append model my_net_fc3_weight
INFO-FLOW: Found component my_net_fc3_bias.
INFO-FLOW: Append model my_net_fc3_bias
INFO-FLOW: Found component my_net_input1.
INFO-FLOW: Append model my_net_input1
INFO-FLOW: Found component my_net_conv1_output.
INFO-FLOW: Append model my_net_conv1_output
INFO-FLOW: Found component my_net_pool1_output.
INFO-FLOW: Append model my_net_pool1_output
INFO-FLOW: Found component my_net_conv2_output.
INFO-FLOW: Append model my_net_conv2_output
INFO-FLOW: Found component my_net_pool2_output.
INFO-FLOW: Append model my_net_pool2_output
INFO-FLOW: Found component my_net_fc1_output.
INFO-FLOW: Append model my_net_fc1_output
INFO-FLOW: Found component my_net_fc2_output.
INFO-FLOW: Append model my_net_fc2_output
INFO-FLOW: Found component my_net_fc3_output.
INFO-FLOW: Append model my_net_fc3_output
INFO-FLOW: Found component my_net_output1.
INFO-FLOW: Append model my_net_output1
INFO-FLOW: Found component my_net_output1_1.
INFO-FLOW: Append model my_net_output1_1
INFO-FLOW: Found component my_net_CRTL_BUS_s_axi.
INFO-FLOW: Append model my_net_CRTL_BUS_s_axi
INFO-FLOW: Append model conv2_1
INFO-FLOW: Append model pool_1
INFO-FLOW: Append model conv2
INFO-FLOW: Append model pool
INFO-FLOW: Append model my_net
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: my_net_hadd_16ns_cud my_net_hmul_16ns_dEe conv2_1_conv1_weibkb my_net_hcmp_16ns_eOg my_net_mul_mul_5nfYi my_net_am_addmul_g8j conv2_conv2_weight my_net_fadd_32ns_ibs my_net_fdiv_32ns_jbC my_net_sitofp_32nkbM my_net_fexp_32ns_lbW my_net_sptohp_32nmb6 my_net_hptosp_16nncg my_net_hsub_16ns_ocq my_net_conv1_bias my_net_conv2_bias my_net_fc1_weight1 my_net_fc1_bias my_net_fc1_weight2 my_net_fc2_weight my_net_fc2_bias my_net_fc3_weight my_net_fc3_bias my_net_input1 my_net_conv1_output my_net_pool1_output my_net_conv2_output my_net_pool2_output my_net_fc1_output my_net_fc2_output my_net_fc3_output my_net_output1 my_net_output1_1 my_net_CRTL_BUS_s_axi conv2_1 pool_1 conv2 pool my_net
INFO-FLOW: To file: write model my_net_hadd_16ns_cud
INFO-FLOW: To file: write model my_net_hmul_16ns_dEe
INFO-FLOW: To file: write model conv2_1_conv1_weibkb
INFO-FLOW: To file: write model my_net_hcmp_16ns_eOg
INFO-FLOW: To file: write model my_net_mul_mul_5nfYi
INFO-FLOW: To file: write model my_net_am_addmul_g8j
INFO-FLOW: To file: write model conv2_conv2_weight
INFO-FLOW: To file: write model my_net_fadd_32ns_ibs
INFO-FLOW: To file: write model my_net_fdiv_32ns_jbC
INFO-FLOW: To file: write model my_net_sitofp_32nkbM
INFO-FLOW: To file: write model my_net_fexp_32ns_lbW
INFO-FLOW: To file: write model my_net_sptohp_32nmb6
INFO-FLOW: To file: write model my_net_hptosp_16nncg
INFO-FLOW: To file: write model my_net_hsub_16ns_ocq
INFO-FLOW: To file: write model my_net_conv1_bias
INFO-FLOW: To file: write model my_net_conv2_bias
INFO-FLOW: To file: write model my_net_fc1_weight1
INFO-FLOW: To file: write model my_net_fc1_bias
INFO-FLOW: To file: write model my_net_fc1_weight2
INFO-FLOW: To file: write model my_net_fc2_weight
INFO-FLOW: To file: write model my_net_fc2_bias
INFO-FLOW: To file: write model my_net_fc3_weight
INFO-FLOW: To file: write model my_net_fc3_bias
INFO-FLOW: To file: write model my_net_input1
INFO-FLOW: To file: write model my_net_conv1_output
INFO-FLOW: To file: write model my_net_pool1_output
INFO-FLOW: To file: write model my_net_conv2_output
INFO-FLOW: To file: write model my_net_pool2_output
INFO-FLOW: To file: write model my_net_fc1_output
INFO-FLOW: To file: write model my_net_fc2_output
INFO-FLOW: To file: write model my_net_fc3_output
INFO-FLOW: To file: write model my_net_output1
INFO-FLOW: To file: write model my_net_output1_1
INFO-FLOW: To file: write model my_net_CRTL_BUS_s_axi
INFO-FLOW: To file: write model conv2_1
INFO-FLOW: To file: write model pool_1
INFO-FLOW: To file: write model conv2
INFO-FLOW: To file: write model pool
INFO-FLOW: To file: write model my_net
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.109 sec.
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.155 sec.
Command       ap_source done; 0.155 sec.
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv2_1_conv1_weibkb_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.188 sec.
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv2_conv2_weight_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.818 sec.
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool.compgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'my_net_conv1_bias_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'my_net_conv2_bias_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_weight1_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_bias_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'my_net_fc1_weight2_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'my_net_fc2_weight_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'my_net_fc2_bias_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'my_net_fc3_weight_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'my_net_fc3_bias_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'my_net_input1_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'my_net_conv1_output_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'my_net_pool1_output_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'my_net_conv2_output_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'my_net_pool2_output_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'my_net_fc1_output_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'my_net_fc2_output_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'my_net_fc3_output_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'my_net_output1_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'my_net_output1_1_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source ./CRTL_BUS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 7.204 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.102 sec.
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.149 sec.
Command       ap_source done; 0.149 sec.
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=my_net xml_exists=0
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2.compgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool.compgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.228 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1.compgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1.compgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2.compgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool.compgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1.compgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1.compgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2.compgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool.compgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.constraint.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=39 #gSsdmPorts=0
Execute       source E:/design/vivado2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.compgen.dataonly.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.compgen.dataonly.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.compgen.dataonly.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.constraint.tcl 
Execute       sc_get_clocks my_net 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/impl/misc/my_net_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/impl/misc/my_net_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/impl/misc/my_net_ap_fexp_7_full_dsp_32_ip.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/impl/misc/my_net_ap_hadd_3_full_dsp_16_ip.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/impl/misc/my_net_ap_hcmp_0_no_dsp_16_ip.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/impl/misc/my_net_ap_hmul_2_max_dsp_16_ip.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/impl/misc/my_net_ap_hptosp_0_no_dsp_16_ip.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/impl/misc/my_net_ap_hsub_3_full_dsp_16_ip.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/impl/misc/my_net_ap_sitofp_4_no_dsp_32_ip.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/impl/misc/my_net_ap_sptohp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1.tbgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1.tbgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2.tbgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool.tbgen.tcl 
Execute       source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:16:30 ; elapsed = 00:16:58 . Memory (MB): peak = 294.738 ; gain = 203.219
INFO: [VHDL 208-304] Generating VHDL RTL for my_net.
INFO: [VLOG 209-307] Generating Verilog RTL for my_net.
Command     autosyn done; 34.807 sec.
Command   csynth_design done; 1016.43 sec.
Command ap_source done; 1017.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1 opened at Thu Aug 06 17:27:22 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.114 sec.
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.157 sec.
Command     ap_source done; 0.157 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.999 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.118 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.336 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.143 sec.
Command     ap_source done; 0.143 sec.
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.103 sec.
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.151 sec.
Command     ap_source done; 0.151 sec.
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=my_net xml_exists=1
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2.compgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool.compgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command     ap_source done; 0.232 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1.compgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1.compgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2.compgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool.compgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2_1.compgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool_1.compgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/conv2.compgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/pool.compgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.constraint.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.compgen.dataonly.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.compgen.dataonly.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=my_net
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=my_net
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.constraint.tcl 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/my_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.105 sec.
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.148 sec.
Command     ap_source done; 0.148 sec.
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/impl/ip/pack.bat
Command   export_design done; 59.147 sec.
Command ap_source done; 60.489 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1 opened at Tue Aug 09 15:35:18 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.135 sec.
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.192 sec.
Command     ap_source done; 0.193 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/design/vivado2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 1.183 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.365 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.649 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/Administrator/Desktop/lenet/LENET/my_net/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Administrator/Desktop/lenet/LENET/my_net/src/testbench.cpp 
Execute     is_xip C:/Users/Administrator/Desktop/lenet/LENET/my_net/src/testbench.cpp 
Execute     is_encrypted C:/Users/Administrator/Desktop/lenet/LENET/my_net/src/my_net.cpp 
Execute     is_xip C:/Users/Administrator/Desktop/lenet/LENET/my_net/src/my_net.cpp 
Execute     is_encrypted C:/Users/Administrator/Desktop/lenet/LENET/my_net/src/my_net.h 
Execute     is_xip C:/Users/Administrator/Desktop/lenet/LENET/my_net/src/my_net.h 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.845 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.232 sec.
Command ap_source done; 3.891 sec.
Execute cleanup_all 
