<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/muxtree.v.html" target="file-frame">third_party/tools/yosys/tests/simple/muxtree.v</a>
time_elapsed: 0.004s
ram usage: 9552 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple -e usb_tx_phy <a href="../../../../third_party/tools/yosys/tests/simple/muxtree.v.html" target="file-frame">third_party/tools/yosys/tests/simple/muxtree.v</a>
proc %usb_tx_phy.always.245.0 (i1$ %clk, i1$ %DataOut_i, i1$ %ld_sop_d) -&gt; (i1$ %hold_reg) {
0:
    br %init
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %1 = const i1 0
    %2 = eq i1 %clk1, %1
    %3 = neq i1 %clk2, %1
    %posedge = and i1 %2, %3
    br %posedge, %init, %event
event:
    %ld_sop_d1 = prb i1$ %ld_sop_d
    br %ld_sop_d1, %if_false, %if_true
if_true:
    %4 = const i32 0
    %5 = exts i1, i32 %4, 0, 1
    %6 = const time 0s 1d
    drv i1$ %hold_reg, %5, %6
    br %if_exit
if_false:
    %DataOut_i1 = prb i1$ %DataOut_i
    %7 = const time 0s 1d
    drv i1$ %hold_reg, %DataOut_i1, %7
    br %if_exit
if_exit:
    br %0
}

proc %usb_tx_phy.always.246.0 (i1$ %clk, i1$ %rst, i1$ %next_state) -&gt; (i1$ %state) {
0:
    br %init
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %1 = const i1 0
    %2 = eq i1 %clk1, %1
    %3 = neq i1 %clk2, %1
    %posedge = and i1 %2, %3
    br %posedge, %init, %event
event:
    %rst1 = prb i1$ %rst
    %4 = not i1 %rst1
    br %4, %if_false, %if_true
if_true:
    %5 = const i32 0
    %6 = exts i1, i32 %5, 0, 1
    %7 = const time 0s 1d
    drv i1$ %state, %6, %7
    br %if_exit
if_false:
    %next_state1 = prb i1$ %next_state
    %8 = const time 0s 1d
    drv i1$ %state, %next_state1, %8
    br %if_exit
if_exit:
    br %0
}

proc %usb_tx_phy.always.247.0 (i1$ %TxValid_i, i1$ %state) -&gt; (i1$ %next_state, i1$ %ld_sop_d, i1$ %ld_data_d) {
0:
    br %init
init:
    %state1 = prb i1$ %state
    %TxValid_i1 = prb i1$ %TxValid_i
    wait %check, %state, %TxValid_i
check:
    %state2 = prb i1$ %state
    %impledge = neq i1 %state1, %state2
    %TxValid_i2 = prb i1$ %TxValid_i
    %impledge1 = neq i1 %TxValid_i1, %TxValid_i2
    %event_or = or i1 %impledge, %impledge1
    br %event_or, %init, %event
event:
    %state3 = prb i1$ %state
    %1 = const time 0s 1e
    drv i1$ %next_state, %state3, %1
    %2 = const i1 0
    %3 = const time 0s 1e
    drv i1$ %ld_sop_d, %2, %3
    %4 = const i1 0
    %5 = const time 0s 1e
    drv i1$ %ld_data_d, %4, %5
    %state4 = prb i1$ %state
    %6 = const i1 0
    %7 = const i32 0
    %8 = eq i1 %state4, %7
    %9 = or i1 %6, %8
    br %9, %10, %case_body
case_exit:
    br %0
case_body:
    %TxValid_i3 = prb i1$ %TxValid_i
    br %TxValid_i3, %if_false, %if_true
10:
    %11 = const i1 0
    %12 = const i32 1
    %13 = eq i1 %state4, %12
    %14 = or i1 %11, %13
    br %14, %15, %case_body1
if_true:
    %16 = const i1 1
    %17 = const time 0s 1e
    drv i1$ %ld_sop_d, %16, %17
    %18 = const i32 1
    %19 = exts i1, i32 %18, 0, 1
    %20 = const time 0s 1e
    drv i1$ %next_state, %19, %20
    br %if_exit
if_false:
    br %if_exit
if_exit:
    br %case_exit
case_body1:
    %TxValid_i4 = prb i1$ %TxValid_i
    br %TxValid_i4, %if_false1, %if_true1
15:
    br %case_exit
if_true1:
    %21 = const i1 1
    %22 = const time 0s 1e
    drv i1$ %ld_data_d, %21, %22
    %23 = const i32 0
    %24 = exts i1, i32 %23, 0, 1
    %25 = const time 0s 1e
    drv i1$ %next_state, %24, %25
    br %if_exit1
if_false1:
    br %if_exit1
if_exit1:
    br %case_exit
}

entity @usb_tx_phy (i1$ %clk, i1$ %rst, i1$ %DataOut_i, i1$ %TxValid_i) -&gt; (i1$ %hold_reg) {
    %0 = const i1 0
    %state = sig i1 %0
    %1 = const i1 0
    %next_state = sig i1 %1
    %2 = const i1 0
    %ld_sop_d = sig i1 %2
    %3 = const i1 0
    %ld_data_d = sig i1 %3
    inst %usb_tx_phy.always.245.0 (i1$ %clk, i1$ %DataOut_i, i1$ %ld_sop_d) -&gt; (i1$ %hold_reg)
    inst %usb_tx_phy.always.246.0 (i1$ %clk, i1$ %rst, i1$ %next_state) -&gt; (i1$ %state)
    inst %usb_tx_phy.always.247.0 (i1$ %TxValid_i, i1$ %state) -&gt; (i1$ %next_state, i1$ %ld_sop_d, i1$ %ld_data_d)
}

</pre>
</body>