// Seed: 998727184
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7, id_8, id_9;
  module_2 modCall_1 ();
  parameter id_10 = -1 == 1 - -1;
  always disable id_11;
  assign id_9 = id_7;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input wor id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 ();
  reg id_1 = -1, id_2;
  always id_1 <= -1'b0;
endmodule
