<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>HT32F5xxxx Standard Peripheral Firmware Library: ht32f5xxxx_01.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.4 -->
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">HT32F5xxxx Standard Peripheral Firmware Library&#160;<span id="projectnumber">V1.9.1(7446)</span></div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_59f60d20c04fad73aa123978d905d284.html">library</a>      </li>
      <li class="navelem"><a class="el" href="dir_233b438dfc0a962ccfef3662d179a452.html">Device</a>      </li>
      <li class="navelem"><a class="el" href="dir_da4b217139ad76dd57cd4f4e86f571e6.html">Holtek</a>      </li>
      <li class="navelem"><a class="el" href="dir_1983beed84b8cc042f341a78542e41ea.html">HT32F5xxxx</a>      </li>
      <li class="navelem"><a class="el" href="dir_4a8af1cec1a29e3e2143c80a06142ab4.html">Include</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">ht32f5xxxx_01.h</div>  </div>
</div>
<div class="contents">
<a href="ht32f5xxxx__01_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***************************************************************************/</span><span class="comment">/**</span>
<a name="l00002"></a>00002 <span class="comment"> * @file    ht32f5xxxx_01.h</span>
<a name="l00003"></a>00003 <span class="comment"> * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer Header File</span>
<a name="l00004"></a>00004 <span class="comment"> * @version $Rev:: 7319         $</span>
<a name="l00005"></a>00005 <span class="comment"> * @date    $Date:: 2023-10-28 #$</span>
<a name="l00006"></a>00006 <span class="comment"> *</span>
<a name="l00007"></a>00007 <span class="comment"> * @note</span>
<a name="l00008"></a>00008 <span class="comment"> * Copyright (C) Holtek Semiconductor Inc. All rights reserved.</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> * @par</span>
<a name="l00011"></a>00011 <span class="comment"> * Holtek supplies this software for Cortex-M processor-based</span>
<a name="l00012"></a>00012 <span class="comment"> * microcontrollers.  This file can be freely distributed within</span>
<a name="l00013"></a>00013 <span class="comment"> * development tools that are supporting such ARM-based processors.</span>
<a name="l00014"></a>00014 <span class="comment"> *</span>
<a name="l00015"></a>00015 <span class="comment"> * @par</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED &quot;AS IS&quot;.  NO WARRANTIES, WHETHER EXPRESS, IMPLIED</span>
<a name="l00017"></a>00017 <span class="comment"> * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF</span>
<a name="l00018"></a>00018 <span class="comment"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.</span>
<a name="l00019"></a>00019 <span class="comment"> * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR</span>
<a name="l00020"></a>00020 <span class="comment"> * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.</span>
<a name="l00021"></a>00021 <span class="comment"> *</span>
<a name="l00022"></a>00022 <span class="comment"> ******************************************************************************/</span>
<a name="l00023"></a>00023 
<a name="l00024"></a>00024 <span class="comment">// Supported Device</span>
<a name="l00025"></a>00025 <span class="comment">// ========================================</span>
<a name="l00026"></a>00026 <span class="comment">//   HT32F50020, HT32F50030</span>
<a name="l00027"></a>00027 <span class="comment">//   HT32F50220, HT32F50230</span>
<a name="l00028"></a>00028 <span class="comment">//   HT32F50231, HT32F50241</span>
<a name="l00029"></a>00029 <span class="comment">//   HT32F50343</span>
<a name="l00030"></a>00030 <span class="comment">//   HT32F50431, HT32F50441</span>
<a name="l00031"></a>00031 <span class="comment">//   HT32F50442, HT32F50452</span>
<a name="l00032"></a>00032 <span class="comment">//   HT32F52220, HT32F52230</span>
<a name="l00033"></a>00033 <span class="comment">//   HT32F52231, HT32F52241</span>
<a name="l00034"></a>00034 <span class="comment">//   HT32F52243, HT32F52253</span>
<a name="l00035"></a>00035 <span class="comment">//   HT32F52331, HT32F52341</span>
<a name="l00036"></a>00036 <span class="comment">//   HT32F52342, HT32F52352</span>
<a name="l00037"></a>00037 <span class="comment">//   HT32F52344, HT32F52354</span>
<a name="l00038"></a>00038 <span class="comment">//   HT32F52357, HT32F52367</span>
<a name="l00039"></a>00039 <span class="comment">//   HT32F53231, HT32F53241</span>
<a name="l00040"></a>00040 <span class="comment">//   HT32F53242, HT32F53252</span>
<a name="l00041"></a>00041 <span class="comment">//   HT32F54231, HT32F54241</span>
<a name="l00042"></a>00042 <span class="comment">//   HT32F54243, HT32F54253</span>
<a name="l00043"></a>00043 <span class="comment">//   HT32F57331, HT32F57341</span>
<a name="l00044"></a>00044 <span class="comment">//   HT32F57342, HT32F57352</span>
<a name="l00045"></a>00045 <span class="comment">//   HT32F5826,  HT32F5828</span>
<a name="l00046"></a>00046 <span class="comment">//   HT32F0006</span>
<a name="l00047"></a>00047 <span class="comment">//   HT32F0008</span>
<a name="l00048"></a>00048 <span class="comment">//   HT32F61141</span>
<a name="l00049"></a>00049 <span class="comment">//   HT32F61244, HT32F61245</span>
<a name="l00050"></a>00050 <span class="comment">//   HT32F65230, HT32F65240</span>
<a name="l00051"></a>00051 <span class="comment">//   HT32F65232</span>
<a name="l00052"></a>00052 <span class="comment">//   HT32F66242, HT32F66246</span>
<a name="l00053"></a>00053 <span class="comment">//   HT32F67041, HT32F67051</span>
<a name="l00054"></a>00054 <span class="comment">//   HT32F52234, HT32F52244</span>
<a name="l00055"></a>00055 <span class="comment"></span>
<a name="l00056"></a>00056 <span class="comment">/** @addtogroup CMSIS</span>
<a name="l00057"></a>00057 <span class="comment">  * @{</span>
<a name="l00058"></a>00058 <span class="comment">  */</span>
<a name="l00059"></a>00059 <span class="comment"></span>
<a name="l00060"></a>00060 <span class="comment">/** @addtogroup HT32F5xxxx HT32F5xxxx</span>
<a name="l00061"></a>00061 <span class="comment">  * @{</span>
<a name="l00062"></a>00062 <span class="comment">  */</span>
<a name="l00063"></a>00063 
<a name="l00064"></a>00064 
<a name="l00065"></a>00065 <span class="preprocessor">#ifndef __HT32F5XXXX_01_H__</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#define __HT32F5XXXX_01_H__</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span>
<a name="l00068"></a>00068 <span class="preprocessor">#include &quot;<a class="code" href="ht32__config_8h.html" title="Configuration file of HT32.">ht32_config.h</a>&quot;</span>
<a name="l00069"></a>00069 
<a name="l00070"></a>00070 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00072"></a>00072 <span class="preprocessor">#endif</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span>
<a name="l00074"></a>00074 <span class="preprocessor">#if !defined(USE_HT32F52220_30) &amp;&amp; \</span>
<a name="l00075"></a>00075 <span class="preprocessor">    !defined(USE_HT32F52231_41) &amp;&amp; \</span>
<a name="l00076"></a>00076 <span class="preprocessor">    !defined(USE_HT32F52331_41) &amp;&amp; \</span>
<a name="l00077"></a>00077 <span class="preprocessor">    !defined(USE_HT32F52342_52) &amp;&amp; \</span>
<a name="l00078"></a>00078 <span class="preprocessor">    !defined(USE_HT32F52243_53) &amp;&amp; \</span>
<a name="l00079"></a>00079 <span class="preprocessor">    !defined(USE_HT32F5826) &amp;&amp; \</span>
<a name="l00080"></a>00080 <span class="preprocessor">    !defined(USE_HT32F0008) &amp;&amp; \</span>
<a name="l00081"></a>00081 <span class="preprocessor">    !defined(USE_HT32F50220_30) &amp;&amp; \</span>
<a name="l00082"></a>00082 <span class="preprocessor">    !defined(USE_HT32F50231_41) &amp;&amp; \</span>
<a name="l00083"></a>00083 <span class="preprocessor">    !defined(USE_HT32F52344_54) &amp;&amp; \</span>
<a name="l00084"></a>00084 <span class="preprocessor">    !defined(USE_HT32F0006) &amp;&amp; \</span>
<a name="l00085"></a>00085 <span class="preprocessor">    !defined(USE_HT32F52357_67) &amp;&amp; \</span>
<a name="l00086"></a>00086 <span class="preprocessor">    !defined(USE_HT32F65230_40) &amp;&amp; \</span>
<a name="l00087"></a>00087 <span class="preprocessor">    !defined(USE_HT32F54231_41) &amp;&amp; \</span>
<a name="l00088"></a>00088 <span class="preprocessor">    !defined(USE_HT32F54243_53) &amp;&amp; \</span>
<a name="l00089"></a>00089 <span class="preprocessor">    !defined(USE_HT32F57331_41) &amp;&amp; \</span>
<a name="l00090"></a>00090 <span class="preprocessor">    !defined(USE_HT32F57342_52) &amp;&amp; \</span>
<a name="l00091"></a>00091 <span class="preprocessor">    !defined(USE_HT32F50343) &amp;&amp; \</span>
<a name="l00092"></a>00092 <span class="preprocessor">    !defined(USE_HT32F65232) &amp;&amp; \</span>
<a name="l00093"></a>00093 <span class="preprocessor">    !defined(USE_HT32F61141) &amp;&amp; \</span>
<a name="l00094"></a>00094 <span class="preprocessor">    !defined(USE_HT32F61244_45) &amp;&amp; \</span>
<a name="l00095"></a>00095 <span class="preprocessor">    !defined(USE_HT32F50020_30) &amp;&amp; \</span>
<a name="l00096"></a>00096 <span class="preprocessor">    !defined(USE_HT32F67041_51) &amp;&amp; \</span>
<a name="l00097"></a>00097 <span class="preprocessor">    !defined(USE_HT32F50431_41) &amp;&amp; \</span>
<a name="l00098"></a>00098 <span class="preprocessor">    !defined(USE_HT32F50442_52) &amp;&amp; \</span>
<a name="l00099"></a>00099 <span class="preprocessor">    !defined(USE_HT32F53231_41) &amp;&amp; \</span>
<a name="l00100"></a>00100 <span class="preprocessor">    !defined(USE_HT32F53242_52) &amp;&amp; \</span>
<a name="l00101"></a>00101 <span class="preprocessor">    !defined(USE_HT32F66242) &amp;&amp; \</span>
<a name="l00102"></a>00102 <span class="preprocessor">    !defined(USE_HT32F66246) &amp;&amp; \</span>
<a name="l00103"></a>00103 <span class="preprocessor">    !defined(USE_HT32F52234_44)</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span>
<a name="l00105"></a>00105   <span class="comment">//#define USE_HT32F52220_30</span>
<a name="l00106"></a>00106   <span class="comment">//#define USE_HT32F52231_41</span>
<a name="l00107"></a>00107   <span class="comment">//#define USE_HT32F52331_41</span>
<a name="l00108"></a>00108   <span class="comment">//#define USE_HT32F52342_52</span>
<a name="l00109"></a>00109   <span class="comment">//#define USE_HT32F52243_53</span>
<a name="l00110"></a>00110   <span class="comment">//#define USE_HT32F5826</span>
<a name="l00111"></a>00111   <span class="comment">//#define USE_HT32F0008</span>
<a name="l00112"></a>00112   <span class="comment">//#define USE_HT32F50220_30</span>
<a name="l00113"></a>00113   <span class="comment">//#define USE_HT32F50231_41</span>
<a name="l00114"></a>00114   <span class="comment">//#define USE_HT32F52344_54</span>
<a name="l00115"></a>00115   <span class="comment">//#define USE_HT32F0006</span>
<a name="l00116"></a>00116   <span class="comment">//#define USE_HT32F52357_67</span>
<a name="l00117"></a>00117   <span class="comment">//#define USE_HT32F65230_40</span>
<a name="l00118"></a>00118   <span class="comment">//#define USE_HT32F54231_41</span>
<a name="l00119"></a>00119   <span class="comment">//#define USE_HT32F54243_53</span>
<a name="l00120"></a>00120   <span class="comment">//#define USE_HT32F57331_41</span>
<a name="l00121"></a>00121   <span class="comment">//#define USE_HT32F57342_52</span>
<a name="l00122"></a>00122   <span class="comment">//#define USE_HT32F50343</span>
<a name="l00123"></a>00123   <span class="comment">//#define USE_HT32F65232</span>
<a name="l00124"></a>00124   <span class="comment">//#define USE_HT32F61141</span>
<a name="l00125"></a>00125   <span class="comment">//#define USE_HT32F61244_45</span>
<a name="l00126"></a>00126   <span class="comment">//#define USE_HT32F50020_30</span>
<a name="l00127"></a>00127   <span class="comment">//#define USE_HT32F67041_51</span>
<a name="l00128"></a>00128   <span class="comment">//#define USE_HT32F50431_41</span>
<a name="l00129"></a>00129   <span class="comment">//#define USE_HT32F50442_52</span>
<a name="l00130"></a>00130   <span class="comment">//#define USE_HT32F53231_41</span>
<a name="l00131"></a>00131   <span class="comment">//#define USE_HT32F53242_52</span>
<a name="l00132"></a>00132   <span class="comment">//#define USE_HT32F66242</span>
<a name="l00133"></a>00133   <span class="comment">//#define USE_HT32F66246</span>
<a name="l00134"></a>00134   <span class="comment">//#define USE_HT32F52234_44</span>
<a name="l00135"></a>00135 
<a name="l00136"></a>00136 <span class="preprocessor">#endif</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span>
<a name="l00138"></a>00138 <span class="preprocessor">#if !defined(USE_NOCHIP) &amp;&amp; \</span>
<a name="l00139"></a>00139 <span class="preprocessor">    !defined(USE_HT32F52220_30) &amp;&amp; \</span>
<a name="l00140"></a>00140 <span class="preprocessor">    !defined(USE_HT32F52231_41) &amp;&amp; \</span>
<a name="l00141"></a>00141 <span class="preprocessor">    !defined(USE_HT32F52331_41) &amp;&amp; \</span>
<a name="l00142"></a>00142 <span class="preprocessor">    !defined(USE_HT32F52342_52) &amp;&amp; \</span>
<a name="l00143"></a>00143 <span class="preprocessor">    !defined(USE_HT32F52243_53) &amp;&amp; \</span>
<a name="l00144"></a>00144 <span class="preprocessor">    !defined(USE_HT32F5826) &amp;&amp; \</span>
<a name="l00145"></a>00145 <span class="preprocessor">    !defined(USE_HT32F0008) &amp;&amp; \</span>
<a name="l00146"></a>00146 <span class="preprocessor">    !defined(USE_HT32F50220_30) &amp;&amp; \</span>
<a name="l00147"></a>00147 <span class="preprocessor">    !defined(USE_HT32F50231_41) &amp;&amp; \</span>
<a name="l00148"></a>00148 <span class="preprocessor">    !defined(USE_HT32F52344_54) &amp;&amp; \</span>
<a name="l00149"></a>00149 <span class="preprocessor">    !defined(USE_HT32F0006) &amp;&amp; \</span>
<a name="l00150"></a>00150 <span class="preprocessor">    !defined(USE_HT32F52357_67) &amp;&amp; \</span>
<a name="l00151"></a>00151 <span class="preprocessor">    !defined(USE_HT32F65230_40) &amp;&amp; \</span>
<a name="l00152"></a>00152 <span class="preprocessor">    !defined(USE_HT32F54231_41) &amp;&amp; \</span>
<a name="l00153"></a>00153 <span class="preprocessor">    !defined(USE_HT32F54243_53) &amp;&amp; \</span>
<a name="l00154"></a>00154 <span class="preprocessor">    !defined(USE_HT32F57331_41) &amp;&amp; \</span>
<a name="l00155"></a>00155 <span class="preprocessor">    !defined(USE_HT32F57342_52) &amp;&amp; \</span>
<a name="l00156"></a>00156 <span class="preprocessor">    !defined(USE_HT32F50343) &amp;&amp; \</span>
<a name="l00157"></a>00157 <span class="preprocessor">    !defined(USE_HT32F65232) &amp;&amp; \</span>
<a name="l00158"></a>00158 <span class="preprocessor">    !defined(USE_HT32F61141) &amp;&amp; \</span>
<a name="l00159"></a>00159 <span class="preprocessor">    !defined(USE_HT32F61244_45) &amp;&amp; \</span>
<a name="l00160"></a>00160 <span class="preprocessor">    !defined(USE_HT32F50020_30) &amp;&amp; \</span>
<a name="l00161"></a>00161 <span class="preprocessor">    !defined(USE_HT32F67041_51) &amp;&amp; \</span>
<a name="l00162"></a>00162 <span class="preprocessor">    !defined(USE_HT32F50431_41) &amp;&amp; \</span>
<a name="l00163"></a>00163 <span class="preprocessor">    !defined(USE_HT32F50442_52) &amp;&amp; \</span>
<a name="l00164"></a>00164 <span class="preprocessor">    !defined(USE_HT32F53231_41) &amp;&amp; \</span>
<a name="l00165"></a>00165 <span class="preprocessor">    !defined(USE_HT32F53242_52) &amp;&amp; \</span>
<a name="l00166"></a>00166 <span class="preprocessor">    !defined(USE_HT32F66242) &amp;&amp; \</span>
<a name="l00167"></a>00167 <span class="preprocessor">    !defined(USE_HT32F66246) &amp;&amp; \</span>
<a name="l00168"></a>00168 <span class="preprocessor">    !defined(USE_HT32F52234_44)</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span>
<a name="l00170"></a>00170 <span class="preprocessor">  #error Please add &quot;USE_HT32Fxxxxx_xx&quot; define into C Preprocessor Symbols of the Project configuration.</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span>
<a name="l00172"></a>00172 <span class="preprocessor">#endif</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00174"></a>00174 <span class="comment">/** @addtogroup Library_configuration_section</span>
<a name="l00175"></a>00175 <span class="comment">  * @{</span>
<a name="l00176"></a>00176 <span class="comment">  */</span><span class="comment"></span>
<a name="l00177"></a>00177 <span class="comment">/**</span>
<a name="l00178"></a>00178 <span class="comment"> * @brief Value of the High Speed Internal oscillator in Hz</span>
<a name="l00179"></a>00179 <span class="comment">  */</span>
<a name="l00180"></a>00180 <span class="preprocessor">#if defined(USE_HT32F50220_30) || defined(USE_HT32F50231_41)</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">  #define HSI_VALUE      20000000UL  </span><span class="comment">/*!&lt; Value of the Internal High Speed oscillator in Hz                 */</span>
<a name="l00182"></a>00182 <span class="preprocessor">#elif defined(USE_HT32F50020_30)</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">  #define HSI_VALUE      16000000UL  </span><span class="comment">/*!&lt; Value of the Internal High Speed oscillator in Hz                 */</span>
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">00185</a> <span class="preprocessor"></span><span class="preprocessor">  #define HSI_VALUE      8000000UL   </span><span class="comment">/*!&lt; Value of the High Speed Internal oscillator in Hz                 */</span>
<a name="l00186"></a>00186 <span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00188"></a>00188 <span class="comment">/**</span>
<a name="l00189"></a>00189 <span class="comment"> * @brief Value of the Low Speed Internal oscillator in Hz</span>
<a name="l00190"></a>00190 <span class="comment">  */</span>
<a name="l00191"></a><a class="code" href="group___library__configuration__section.html#ga4872023e65449c0506aac3ea6bec99e9">00191</a> <span class="preprocessor">#define LSI_VALUE         32000UL     </span><span class="comment">/*!&lt; Value of the Low Speed Internal oscillator in Hz                 */</span>
<a name="l00192"></a>00192 
<a name="l00193"></a>00193 <span class="preprocessor">#if !defined(USE_HT32F52220_30) &amp;&amp; !defined(USE_HT32F66242) &amp;&amp; !defined(USE_HT32F66246)</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00195"></a>00195 <span class="comment"> * @brief Value of the Low Speed External oscillator in Hz</span>
<a name="l00196"></a>00196 <span class="comment">  */</span>
<a name="l00197"></a><a class="code" href="group___library__configuration__section.html#ga7bbb9d19e5189a6ccd0fb6fa6177d20d">00197</a> <span class="preprocessor">#define LSE_VALUE         32768UL     </span><span class="comment">/*!&lt; Value of the Low Speed External oscillator in Hz                 */</span>
<a name="l00198"></a>00198 <span class="preprocessor">#endif</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00200"></a>00200 <span class="comment">/**</span>
<a name="l00201"></a>00201 <span class="comment"> * @brief Adjust the High Speed External oscillator (HSE) Startup Timeout value</span>
<a name="l00202"></a>00202 <span class="comment">   */</span>
<a name="l00203"></a><a class="code" href="group___library__configuration__section.html#ga3d22724f64e9df37ce0e7afae6ad75e3">00203</a> <span class="preprocessor">#define HSE_READY_TIME    ((uint16_t)0xFFFF)    </span><span class="comment">/*!&lt; Time out for HSE start up                              */</span>
<a name="l00204"></a>00204 <span class="comment">/**</span>
<a name="l00205"></a>00205 <span class="comment">  * @}</span>
<a name="l00206"></a>00206 <span class="comment">  */</span>
<a name="l00207"></a>00207 <span class="comment"></span>
<a name="l00208"></a>00208 <span class="comment">/** @addtogroup Configuration_section_for_CMSIS</span>
<a name="l00209"></a>00209 <span class="comment">  * @{</span>
<a name="l00210"></a>00210 <span class="comment">  */</span>
<a name="l00211"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">00211</a> <span class="preprocessor">#define __MPU_PRESENT             0    </span><span class="comment">/*!&lt; MPU present or not                                              */</span>
<a name="l00212"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gaddbae1a1b57539f398eb5546a17de8f6">00212</a> <span class="preprocessor">#define __VTOR_PRESENT            1    </span><span class="comment">/*!&lt; VTOR present or not                                             */</span>
<a name="l00213"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">00213</a> <span class="preprocessor">#define __NVIC_PRIO_BITS          2    </span><span class="comment">/*!&lt; Number of Bits used for Priority Levels                         */</span>
<a name="l00214"></a><a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">00214</a> <span class="preprocessor">#define __Vendor_SysTickConfig    0    </span><span class="comment">/*!&lt; Set to 1 if different SysTick Config is used                    */</span>
<a name="l00215"></a>00215 <span class="comment"></span>
<a name="l00216"></a>00216 <span class="comment">/**</span>
<a name="l00217"></a>00217 <span class="comment">  * @}</span>
<a name="l00218"></a>00218 <span class="comment">  */</span>
<a name="l00219"></a>00219 
<a name="l00220"></a>00220 <span class="comment"></span>
<a name="l00221"></a>00221 <span class="comment">/** @addtogroup Configuration_for_Interrupt_Number</span>
<a name="l00222"></a>00222 <span class="comment">  * @{</span>
<a name="l00223"></a>00223 <span class="comment">  */</span>
<a name="l00224"></a><a class="code" href="group___configuration__for___interrupt___number.html#ga666eb0caeb12ec0e281415592ae89083">00224</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___configuration__for___interrupt___number.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>
<a name="l00225"></a>00225 {
<a name="l00226"></a>00226 <span class="comment">/****** Cortex-M0+ Processor Exceptions Numbers ********************************                            */</span>
<a name="l00227"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">00227</a>   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>     = -14,    <span class="comment">/*!&lt; 2 Non Maskable Interrupt                                           */</span>
<a name="l00228"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">00228</a>   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>          = -13,    <span class="comment">/*!&lt; 3 Cortex-M0+ Hard Fault Interrupt                                  */</span>
<a name="l00229"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">00229</a>   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>             = -5,     <span class="comment">/*!&lt; 11 Cortex-M0+ SV Call Interrupt                                    */</span>
<a name="l00230"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">00230</a>   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>             = -2,     <span class="comment">/*!&lt; 14 Cortex-M0+ Pend SV Interrupt                                    */</span>
<a name="l00231"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">00231</a>   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>            = -1,     <span class="comment">/*!&lt; 15 Cortex-M0+ System Tick Interrupt                                */</span>
<a name="l00232"></a>00232 
<a name="l00233"></a>00233 <span class="comment">/******  HT32 Specific Interrupt Numbers ***************************************                            */</span>
<a name="l00234"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083ad3bf9cad1c9fdfa7cf9889ecb80a389b">00234</a>   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083ad3bf9cad1c9fdfa7cf9889ecb80a389b">LVD_BOD_IRQn</a>            = 0,      <span class="comment">/*!&lt; Low voltage &amp; Brown-out detection interrupt                        */</span>
<a name="l00235"></a>00235 <span class="preprocessor">  #if !defined(USE_HT32F52220_30)</span>
<a name="l00236"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">00236</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                = 1,      <span class="comment">/*!&lt; RTC Wake-up Interrupt                                              */</span>
<a name="l00237"></a>00237 <span class="preprocessor">  #endif</span>
<a name="l00238"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">00238</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>              = 2,      <span class="comment">/*!&lt; FLASH global Interrupt                                             */</span>
<a name="l00239"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a3c2eb1db9a08fd8869ecd25f98e64ef6">00239</a>   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a3c2eb1db9a08fd8869ecd25f98e64ef6">EVWUP_IRQn</a>              = 3,      <span class="comment">/*!&lt; EXTI Event Wake-up &amp; WAKEUP pin Interrupt                          */</span>
<a name="l00240"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083aa192e935e6b7fc8089fc612477bf3a79">00240</a>   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a>            = 4,      <span class="comment">/*!&lt; EXTI0-1 Line detection Interrupt                                   */</span>
<a name="l00241"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a78602dc46ee54b2c1f3e6f0ef8f59e5f">00241</a>   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a>            = 5,      <span class="comment">/*!&lt; EXTI2-3 Line detection Interrupt                                   */</span>
<a name="l00242"></a>00242 <span class="preprocessor">  #if defined(USE_HT32F65230_40) || defined(USE_HT32F65232)</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span>  EXTI4_9_IRQn            = 6,      <span class="comment">/*!&lt; EXTI4-9 Line detection Interrupt                                   */</span>
<a name="l00244"></a>00244 <span class="preprocessor">  #elif defined(USE_HT32F50020_30)</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span>  EXTI4_7_IRQn            = 6,      <span class="comment">/*!&lt; EXTI4-7 Line detection Interrupt                                   */</span>
<a name="l00246"></a>00246 <span class="preprocessor">  #else</span>
<a name="l00247"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083aec19518b6dd2358a8b78c2aa29e5d462">00247</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a>           = 6,      <span class="comment">/*!&lt; EXTI4-15 Line detection Interrupt                                  */</span>
<a name="l00248"></a>00248 <span class="preprocessor">  #endif</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F65230_40) || defined(USE_HT32F65232) || defined(USE_HT32F66242) || defined(USE_HT32F66246)</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F65230_40) || defined(USE_HT32F65232)</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span>  EXTI10_15_IRQn          = 7,      <span class="comment">/*!&lt; EXTI10-15 Line detection Interrupt                                 */</span>
<a name="l00252"></a>00252 <span class="preprocessor">  #elif defined(USE_HT32F66246)</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span>  CAN0_IRQn               = 7,      <span class="comment">/*!&lt; CAN0 global Interrupt                                              */</span>
<a name="l00254"></a>00254 <span class="preprocessor">  #endif</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>               = 8,      <span class="comment">/*!&lt; ADC0 Interrupt                                                     */</span>
<a name="l00256"></a>00256 <span class="preprocessor">  #if defined(USE_HT32F65230_40)</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span>  ADC1_IRQn               = 9,      <span class="comment">/*!&lt; ADC1 Interrupt                                                     */</span>
<a name="l00258"></a>00258 <span class="preprocessor">  #elif defined(USE_HT32F66242)</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span>  CORDIC_IRQn             = 9,      <span class="comment">/*!&lt; CORDIC global Interrupt                                            */</span>
<a name="l00260"></a>00260 <span class="preprocessor">  #elif defined(USE_HT32F66246)</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span>  CORDIC_IRQn             = 9,      <span class="comment">/*!&lt; CORDIC global Interrupt                                            */</span>
<a name="l00262"></a>00262 <span class="preprocessor">  #endif</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span>  MCTM0_BRK_IRQn          = 10,     <span class="comment">/*!&lt; MCTM BRK Interrupt                                                 */</span>
<a name="l00264"></a>00264   MCTM0_UP_IRQn           = 11,     <span class="comment">/*!&lt; MCTM UP Interrupt                                                  */</span>
<a name="l00265"></a>00265   MCTM0_TR_UP2_IRQn       = 12,     <span class="comment">/*!&lt; MCTM TR &amp; UP2 Interrupt                                            */</span>
<a name="l00266"></a>00266   MCTM0_CC_IRQn           = 13,     <span class="comment">/*!&lt; MCTM CC Interrupt                                                  */</span>
<a name="l00267"></a>00267   GPTM0_G_IRQn            = 14,     <span class="comment">/*!&lt; GPTM G Interrupt                                                   */</span>
<a name="l00268"></a>00268   GPTM0_VCLK_IRQn         = 15,     <span class="comment">/*!&lt; GPTM VCLK Interrupt                                                */</span>
<a name="l00269"></a>00269   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a384e1308fdb71be55c1aac2d107a423b">BFTM0_IRQn</a>              = 16,     <span class="comment">/*!&lt; Basic Function Timer0 Interrupt                                    */</span>
<a name="l00270"></a>00270   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a3bd12d8662da41c6bd86a2fbe04fb057">BFTM1_IRQn</a>              = 17,     <span class="comment">/*!&lt; Basic Function Timer1 Interrupt                                    */</span>
<a name="l00271"></a>00271   CMP0_IRQn               = 18,     <span class="comment">/*!&lt; Comparator0 Interrupt                                              */</span>
<a name="l00272"></a>00272   CMP1_IRQn               = 19,     <span class="comment">/*!&lt; Comparator1 Interrupt                                              */</span>
<a name="l00273"></a>00273 <span class="preprocessor">  #if defined(USE_HT32F65230_40)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span>  CMP2_IRQn               = 20,     <span class="comment">/*!&lt; Comparator2 Interrupt                                              */</span>
<a name="l00275"></a>00275 <span class="preprocessor">  #elif defined(USE_HT32F66242)</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span>  PID_IRQn                = 20,     <span class="comment">/*!&lt; PID global Interrupt                                               */</span>
<a name="l00277"></a>00277 <span class="preprocessor">  #elif defined(USE_HT32F66246)</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span>  PID_IRQn                = 20,     <span class="comment">/*!&lt; PID global Interrupt                                               */</span>
<a name="l00279"></a>00279 <span class="preprocessor">  #endif</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>               = 21,     <span class="comment">/*!&lt; I2C global Interrupt                                               */</span>
<a name="l00281"></a>00281   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>               = 22,     <span class="comment">/*!&lt; SPI global Interrupt                                               */</span>
<a name="l00282"></a>00282   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a">USART0_IRQn</a>             = 23,     <span class="comment">/*!&lt; USART global Interrupt                                             */</span>
<a name="l00283"></a>00283   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a>              = 24,     <span class="comment">/*!&lt; UART global Interrupt                                              */</span>
<a name="l00284"></a>00284   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a79a7bd51f52471b669363956ef4d9e73">PDMACH0_1_IRQn</a>          = 25,     <span class="comment">/*!&lt; PDMA channel 0-1 Interrupt                                         */</span>
<a name="l00285"></a>00285   PDMACH2_3_IRQn          = 26,     <span class="comment">/*!&lt; PDMA channel 2-3 Interrupt                                         */</span>
<a name="l00286"></a>00286   PDMACH4_5_IRQn          = 27,     <span class="comment">/*!&lt; PDMA channel 4-5 Interrupt                                         */</span>
<a name="l00287"></a>00287   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a42a04943ae28b7277cdc1ecd69581329">SCTM0_IRQn</a>              = 28,     <span class="comment">/*!&lt; Single Channel Timer0 Interrupt                                    */</span>
<a name="l00288"></a>00288   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a87ea71172d026ca6aa34a65a30458b35">SCTM1_IRQn</a>              = 29,     <span class="comment">/*!&lt; Single Channel Timer1 Interrupt                                    */</span>
<a name="l00289"></a>00289   SCTM2_IRQn              = 30,     <span class="comment">/*!&lt; Single Channel Timer2 Interrupt                                    */</span>
<a name="l00290"></a>00290   SCTM3_IRQn              = 31,     <span class="comment">/*!&lt; Single Channel Timer3 Interrupt                                    */</span>
<a name="l00291"></a>00291 <span class="preprocessor">  #else</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52342_52) || defined(USE_HT32F5826) || defined(USE_HT32F52344_54) || defined(USE_HT32F54243_53) || defined(USE_HT32F53242_52) || defined(USE_HT32F50442_52)</span>
<a name="l00293"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083adb10d9f65a589b451cfeecb27fc04616">00293</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083adb10d9f65a589b451cfeecb27fc04616">COMP_IRQn</a>               = 7,      <span class="comment">/*!&lt; Comparator global Interrupt                                        */</span>
<a name="l00294"></a>00294 <span class="preprocessor">  #endif</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52357_67) || defined(USE_HT32F57342_52)</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span>  COMP_DAC_IRQn           = 7,      <span class="comment">/*!&lt; Comparator &amp; DAC global Interrupt                                  */</span>
<a name="l00297"></a>00297 <span class="preprocessor">  #endif</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52234_44)</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span>  DAC0_1_IRQn             = 7,      <span class="comment">/*!&lt; DAC0 &amp; DAC1 global Interrupt                                       */</span>
<a name="l00300"></a>00300 <span class="preprocessor">  #endif</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">  #if !defined(USE_HT32F0008)</span>
<a name="l00302"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">00302</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>               = 8,      <span class="comment">/*!&lt; ADC Interrupt                                                      */</span>
<a name="l00303"></a>00303 <span class="preprocessor">  #endif</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52243_53) || defined(USE_HT32F54243_53) || defined(USE_HT32F52234_44)</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span>  I2C2_IRQn               = 9,      <span class="comment">/*!&lt; I2C2 global Interrupt                                              */</span>
<a name="l00306"></a>00306 <span class="preprocessor">  #endif</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52357_67) || defined(USE_HT32F57342_52) || defined(USE_HT32F67041_51)</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span>  AES_IRQn                = 9,      <span class="comment">/*!&lt; AES global Interrupt                                               */</span>
<a name="l00309"></a>00309 <span class="preprocessor">  #endif</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor">  #if !defined(USE_HT32F52220_30) &amp;&amp; !defined(USE_HT32F0008) &amp;&amp; !defined(USE_HT32F50220_30) &amp;&amp; !defined(USE_HT32F0006) &amp;&amp; !defined(USE_HT32F57342_52) &amp;&amp; !defined(USE_HT32F57331_41) &amp;&amp; !defined(USE_HT32F50343) &amp;&amp; !defined(USE_HT32F61244_45) &amp;&amp; !defined(USE_HT32F50020_30) &amp;&amp; !defined(USE_HT32F67041_51) &amp;&amp; !defined(USE_HT32F52234_44)</span>
<a name="l00311"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a84a17db90ca74ea0b75f52c2b46e1903">00311</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a84a17db90ca74ea0b75f52c2b46e1903">MCTM0_IRQn</a>              = 10,     <span class="comment">/*!&lt; Motor Control Timer0 interrupt                                     */</span>
<a name="l00312"></a>00312 <span class="preprocessor">  #endif</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F50343)</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span>  PWM2_IRQn               = 10,     <span class="comment">/*!&lt; PWM Timer2 interrupt                                               */</span>
<a name="l00315"></a>00315 <span class="preprocessor">  #endif</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52342_52) || defined(USE_HT32F5826)</span>
<a name="l00317"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a3c6e1f64f2c7959fa745c74d3f813b73">00317</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a3c6e1f64f2c7959fa745c74d3f813b73">GPTM1_IRQn</a>              = 11,     <span class="comment">/*!&lt; General-Purpose Timer1 Interrupt                                   */</span>
<a name="l00318"></a>00318 <span class="preprocessor">  #endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52357_67)</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span>  QSPI_IRQn               = 11,     <span class="comment">/*!&lt; QSPI global Interrupt                                              */</span>
<a name="l00321"></a>00321 <span class="preprocessor">  #endif</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F57342_52) || defined(USE_HT32F57331_41)</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span>  LCD_IRQn                = 11,     <span class="comment">/*!&lt; LCD global Interrupt                                               */</span>
<a name="l00324"></a>00324 <span class="preprocessor">  #endif</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F54231_41) || defined(USE_HT32F54243_53)</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span>  TKEY_IRQn               = 11,     <span class="comment">/*!&lt; Touch-Key global Interrupt                                         */</span>
<a name="l00327"></a>00327 <span class="preprocessor">  #endif</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F67041_51)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span>  RF_IRQn                 = 11,     <span class="comment">/*!&lt; 2.4G RF global Interrupt                                           */</span>
<a name="l00330"></a>00330 <span class="preprocessor">  #endif</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">  #if !defined(USE_HT32F50020_30) &amp;&amp; !defined(USE_HT32F52234_44)</span>
<a name="l00332"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a6f664f05afa52b1d98bbd26c9b79c0d2">00332</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a6f664f05afa52b1d98bbd26c9b79c0d2">GPTM0_IRQn</a>              = 12,     <span class="comment">/*!&lt; General-Purpose Timer0 Interrupt                                   */</span>
<a name="l00333"></a>00333 <span class="preprocessor">  #endif</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="preprocessor">  #if !defined(USE_HT32F0008) &amp;&amp; !defined(USE_HT32F50220_30) &amp;&amp; !defined(USE_HT32F50231_41) &amp;&amp; !defined(USE_HT32F57331_41) &amp;&amp; !defined(USE_HT32F53231_41) &amp;&amp; !defined(USE_HT32F53242_52) &amp;&amp; !defined(USE_HT32F50431_41) &amp;&amp; !defined(USE_HT32F50442_52)</span>
<a name="l00335"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a42a04943ae28b7277cdc1ecd69581329">00335</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a42a04943ae28b7277cdc1ecd69581329">SCTM0_IRQn</a>              = 13,     <span class="comment">/*!&lt; Single Channel Timer0 Interrupt                                    */</span>
<a name="l00336"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a87ea71172d026ca6aa34a65a30458b35">00336</a>   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a87ea71172d026ca6aa34a65a30458b35">SCTM1_IRQn</a>              = 14,     <span class="comment">/*!&lt; Single Channel Timer1 Interrupt                                    */</span>
<a name="l00337"></a>00337 <span class="preprocessor">  #endif</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52231_41) || defined(USE_HT32F52331_41) || defined(USE_HT32F52243_53) || defined(USE_HT32F0006) || defined(USE_HT32F54243_53) || defined(USE_HT32F50020_30) || defined(USE_HT32F67041_51)</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span>  SCTM2_IRQn              = 15,     <span class="comment">/*!&lt; Single Channel Timer2 Interrupt                                    */</span>
<a name="l00340"></a>00340 <span class="preprocessor">  #endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52231_41) || defined(USE_HT32F52331_41) || defined(USE_HT32F52243_53) || defined(USE_HT32F0006) || defined(USE_HT32F54243_53) || defined(USE_HT32F67041_51)</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span>  SCTM3_IRQn              = 16,     <span class="comment">/*!&lt; Single Channel Timer3 Interrupt                                    */</span>
<a name="l00343"></a>00343 <span class="preprocessor">  #endif</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F0008) || defined(USE_HT32F50220_30) || defined(USE_HT32F50231_41) || defined(USE_HT32F52357_67) || defined(USE_HT32F57342_52) || defined(USE_HT32F57331_41) || defined(USE_HT32F50343) || defined(USE_HT32F53231_41) || defined(USE_HT32F53242_52) || defined(USE_HT32F50431_41) || defined(USE_HT32F50442_52) || defined(USE_HT32F52234_44)</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span>  PWM0_IRQn               = 15,     <span class="comment">/*!&lt; PWM Timer0 Interrupt                                               */</span>
<a name="l00346"></a>00346 <span class="preprocessor">  #endif</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F0008) || defined(USE_HT32F50220_30) || defined(USE_HT32F50231_41) || defined(USE_HT32F52357_67) || defined(USE_HT32F57342_52) || defined(USE_HT32F57331_41) || defined(USE_HT32F50343) || defined(USE_HT32F53242_52) || defined(USE_HT32F50442_52)</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span>  PWM1_IRQn               = 16,     <span class="comment">/*!&lt; PWM Timer1 Interrupt                                               */</span>
<a name="l00349"></a>00349 <span class="preprocessor">  #endif</span>
<a name="l00350"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a384e1308fdb71be55c1aac2d107a423b">00350</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a384e1308fdb71be55c1aac2d107a423b">BFTM0_IRQn</a>              = 17,     <span class="comment">/*!&lt; Basic Function Timer0 Interrupt                                    */</span>
<a name="l00351"></a>00351 <span class="preprocessor">  #if !defined(USE_HT32F52220_30) &amp;&amp; !defined(USE_HT32F50220_30) &amp;&amp; !defined(USE_HT32F50020_30)</span>
<a name="l00352"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a3bd12d8662da41c6bd86a2fbe04fb057">00352</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a3bd12d8662da41c6bd86a2fbe04fb057">BFTM1_IRQn</a>              = 18,     <span class="comment">/*!&lt; Basic Function Timer1 Interrupt                                    */</span>
<a name="l00353"></a>00353 <span class="preprocessor">  #endif</span>
<a name="l00354"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">00354</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>               = 19,     <span class="comment">/*!&lt; I2C0 global Interrupt                                              */</span>
<a name="l00355"></a>00355 <span class="preprocessor">  #if !defined(USE_HT32F52220_30) &amp;&amp; !defined(USE_HT32F0008) &amp;&amp; !defined(USE_HT32F50220_30) &amp;&amp; !defined(USE_HT32F52344_54) &amp;&amp; !defined(USE_HT32F0006) &amp;&amp; !defined(USE_HT32F61244_45) &amp;&amp; !defined(USE_HT32F50020_30)</span>
<a name="l00356"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">00356</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>               = 20,     <span class="comment">/*!&lt; I2C1 global Interrupt                                              */</span>
<a name="l00357"></a>00357 <span class="preprocessor">  #endif</span>
<a name="l00358"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">00358</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>               = 21,     <span class="comment">/*!&lt; SPI0 global Interrupt                                              */</span>
<a name="l00359"></a>00359 <span class="preprocessor">  #if !defined(USE_HT32F52220_30) &amp;&amp; !defined(USE_HT32F0008) &amp;&amp; !defined(USE_HT32F0006) &amp;&amp; !defined(USE_HT32F50020_30) &amp;&amp; !defined(USE_HT32F61244_45) &amp;&amp; !defined(USE_HT32F52234_44)</span>
<a name="l00360"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">00360</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>               = 22,     <span class="comment">/*!&lt; SPI1 global Interrupt                                              */</span>
<a name="l00361"></a>00361 <span class="preprocessor">  #endif</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F0006) || defined(USE_HT32F61244_45)</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span>  QSPI_IRQn               = 22,     <span class="comment">/*!&lt; QSPI global Interrupt                                              */</span>
<a name="l00364"></a>00364 <span class="preprocessor">  #endif</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="preprocessor">  #if !defined(USE_HT32F50220_30) &amp;&amp; !defined(USE_HT32F52344_54) &amp;&amp; !defined(USE_HT32F50343) &amp;&amp; !defined(USE_HT32F61244_45) &amp;&amp; !defined(USE_HT32F50020_30) &amp;&amp; !defined(USE_HT32F67041_51)</span>
<a name="l00366"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a">00366</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a43e3b1f1fe48053e7eb3be8e045cc05a">USART0_IRQn</a>             = 23,     <span class="comment">/*!&lt; USART0 global Interrupt                                            */</span>
<a name="l00367"></a>00367 <span class="preprocessor">  #endif</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52342_52) || defined(USE_HT32F52243_53) || defined(USE_HT32F5826) || defined(USE_HT32F52357_67) || defined(USE_HT32F54243_53) || defined(USE_HT32F53242_52) || defined(USE_HT32F50442_52)</span>
<a name="l00369"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">00369</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>             = 24,     <span class="comment">/*!&lt; USART1 global Interrupt                                            */</span>
<a name="l00370"></a>00370 <span class="preprocessor">  #endif</span>
<a name="l00371"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">00371</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a>              = 25,     <span class="comment">/*!&lt; UART0 global Interrupt                                             */</span>
<a name="l00372"></a>00372 <span class="preprocessor">  #if !defined(USE_HT32F52220_30) &amp;&amp; !defined(USE_HT32F0008) &amp;&amp; !defined(USE_HT32F0006) &amp;&amp; !defined(USE_HT32F61244_45) &amp;&amp; !defined(USE_HT32F52234_44)</span>
<a name="l00373"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">00373</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a>              = 26,     <span class="comment">/*!&lt; UART1 global Interrupt                                             */</span>
<a name="l00374"></a>00374 <span class="preprocessor">  #endif</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52357_67)</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span>  UART0_UART2_IRQn        = 25,     <span class="comment">/*!&lt; UART0 &amp; UART2 global Interrupt                                     */</span>
<a name="l00377"></a>00377   UART1_UART3_IRQn        = 26,     <span class="comment">/*!&lt; UART1 &amp; UART3 global Interrupt                                     */</span>
<a name="l00378"></a>00378 <span class="preprocessor">  #endif</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52331_41) || defined(USE_HT32F52342_52) || defined(USE_HT32F5826) || defined(USE_HT32F52357_67) || defined(USE_HT32F57342_52) || defined(USE_HT32F57331_41) || defined(USE_HT32F61141)</span>
<a name="l00380"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083ad369a936fc4ee1f18d2eff4c3afd7547">00380</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083ad369a936fc4ee1f18d2eff4c3afd7547">SCI_IRQn</a>                = 27,     <span class="comment">/*!&lt; Smart Card Interface Interrupt                                     */</span>
<a name="l00381"></a>00381 <span class="preprocessor">  #endif</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F53231_41) || defined(USE_HT32F53242_52)</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span>  CAN0_IRQn               = 27,     <span class="comment">/*!&lt; CAN0 global Interrupt                                              */</span>
<a name="l00384"></a>00384 <span class="preprocessor">  #endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F0006) || defined(USE_HT32F61244_45)</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span>  MIDI_IRQn               = 27,     <span class="comment">/*!&lt; MIDI global Interrupt                                              */</span>
<a name="l00387"></a>00387 <span class="preprocessor">  #endif</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52342_52) || defined(USE_HT32F5826) || defined(USE_HT32F0006) || defined(USE_HT32F52357_67) || defined(USE_HT32F57342_52)</span>
<a name="l00389"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a133fe4eabad3ed7b1959daddaace94b3">00389</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a133fe4eabad3ed7b1959daddaace94b3">I2S_IRQn</a>                = 28,     <span class="comment">/*!&lt; I2S global Interrupt                                               */</span>
<a name="l00390"></a>00390 <span class="preprocessor">  #endif</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52243_53) || defined(USE_HT32F54243_53)</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span>  UART2_IRQn              = 27,     <span class="comment">/*!&lt; UART2 global Interrupt                                             */</span>
<a name="l00393"></a>00393   UART3_IRQn              = 28,     <span class="comment">/*!&lt; UART3 global Interrupt                                             */</span>
<a name="l00394"></a>00394 <span class="preprocessor">  #endif</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F0008)</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span>  AES_IRQn                = 28,     <span class="comment">/*!&lt; AES global Interrupt                                               */</span>
<a name="l00397"></a>00397 <span class="preprocessor">  #endif</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F50343)</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span>  SLED0_IRQn              = 27,     <span class="comment">/*!&lt; SLED0 global Interrupt                                             */</span>
<a name="l00400"></a>00400   SLED1_IRQn              = 28,     <span class="comment">/*!&lt; SLED1 global Interrupt                                             */</span>
<a name="l00401"></a>00401 <span class="preprocessor">  #endif</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52331_41) || defined(USE_HT32F52342_52) || defined(USE_HT32F5826) || defined(USE_HT32F0008) || defined(USE_HT32F52344_54) || defined(USE_HT32F0006) || defined(USE_HT32F52357_67) || defined(USE_HT32F57342_52) || defined(USE_HT32F57331_41) || defined(USE_HT32F50343) || defined(USE_HT32F61141)</span>
<a name="l00403"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692">00403</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a>                = 29,     <span class="comment">/*!&lt; USB interrupt                                                      */</span>
<a name="l00404"></a>00404 <span class="preprocessor">  #endif</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F54231_41) || defined(USE_HT32F54243_53) || defined(USE_HT32F50020_30) || defined(USE_HT32F53231_41) || defined(USE_HT32F53242_52) || defined(USE_HT32F50431_41) || defined(USE_HT32F50442_52)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span>  LEDC_IRQn               = 29,     <span class="comment">/*!&lt; LEDC global Interrupt                                              */</span>  
<a name="l00407"></a>00407 <span class="preprocessor">  #endif</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52342_52) || defined(USE_HT32F52243_53) || defined(USE_HT32F5826) || defined(USE_HT32F0008) || defined(USE_HT32F52344_54) || defined(USE_HT32F0006) || defined(USE_HT32F52357_67) || defined(USE_HT32F57342_52) || defined(USE_HT32F50343) || defined(USE_HT32F54243_53) || defined(USE_HT32F61244_45) || defined(USE_HT32F67041_51) || defined(USE_HT32F53231_41) || defined(USE_HT32F53242_52) || defined(USE_HT32F50431_41) || defined(USE_HT32F50442_52) || defined(USE_HT32F52234_44)</span>
<a name="l00409"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a79a7bd51f52471b669363956ef4d9e73">00409</a> <span class="preprocessor"></span>  <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a79a7bd51f52471b669363956ef4d9e73">PDMACH0_1_IRQn</a>          = 30,     <span class="comment">/*!&lt; PDMA channel 0-1 interrupt                                         */</span>
<a name="l00410"></a><a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a0b0f25153e981277b0aa1e49a166a6b8">00410</a>   <a class="code" href="group___configuration__for___interrupt___number.html#gga666eb0caeb12ec0e281415592ae89083a0b0f25153e981277b0aa1e49a166a6b8">PDMACH2_5_IRQn</a>          = 31,     <span class="comment">/*!&lt; PDMA channel 2-5 interrupt                                         */</span>
<a name="l00411"></a>00411 <span class="preprocessor">  #endif</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span>} <a class="code" href="group___configuration__for___interrupt___number.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>;
<a name="l00414"></a>00414 
<a name="l00415"></a><a class="code" href="group___configuration__for___interrupt___number.html#gaab730e0bdca7658b367d000137af69a1">00415</a> <span class="preprocessor">#define EXTI0_IRQn EXTI0_1_IRQn</span>
<a name="l00416"></a><a class="code" href="group___configuration__for___interrupt___number.html#gadc76c36f7cae5366413c7a4133ce6955">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI1_IRQn EXTI0_1_IRQn</span>
<a name="l00417"></a><a class="code" href="group___configuration__for___interrupt___number.html#gae7b996aeb13135a9700c4991b5b28991">00417</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI2_IRQn EXTI2_3_IRQn</span>
<a name="l00418"></a><a class="code" href="group___configuration__for___interrupt___number.html#gab4c30c6d84ae60386d22ba0539ee8ea7">00418</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI3_IRQn EXTI2_3_IRQn</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor">#if defined(USE_HT32F65230_40) || defined(USE_HT32F65232)</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="preprocessor">#define EXTI4_IRQn EXTI4_9_IRQn</span>
<a name="l00421"></a>00421 <span class="preprocessor"></span><span class="preprocessor">#define EXTI5_IRQn EXTI4_9_IRQn</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="preprocessor">#define EXTI6_IRQn EXTI4_9_IRQn</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="preprocessor">#define EXTI7_IRQn EXTI4_9_IRQn</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span><span class="preprocessor">#define EXTI8_IRQn EXTI4_9_IRQn</span>
<a name="l00425"></a>00425 <span class="preprocessor"></span><span class="preprocessor">#define EXTI9_IRQn EXTI4_9_IRQn</span>
<a name="l00426"></a>00426 <span class="preprocessor"></span><span class="preprocessor">#define EXTI10_IRQn EXTI10_15_IRQn</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span><span class="preprocessor">#define EXTI11_IRQn EXTI10_15_IRQn</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#define EXTI12_IRQn EXTI10_15_IRQn</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#define EXTI13_IRQn EXTI10_15_IRQn</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="preprocessor">#define EXTI14_IRQn EXTI10_15_IRQn</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="preprocessor">#define EXTI15_IRQn EXTI10_15_IRQn</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="preprocessor">#elif defined(USE_HT32F50020_30)</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#define EXTI4_IRQn EXTI4_7_IRQn</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="preprocessor">#define EXTI5_IRQn EXTI4_7_IRQn</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="preprocessor">#define EXTI6_IRQn EXTI4_7_IRQn</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span><span class="preprocessor">#define EXTI7_IRQn EXTI4_7_IRQn</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="group___configuration__for___interrupt___number.html#ga86b989c9dccee71e3cde768c85008266">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI4_IRQn EXTI4_15_IRQn</span>
<a name="l00439"></a><a class="code" href="group___configuration__for___interrupt___number.html#gab7f5e4a7458e8ea6a00d46cb919dc80f">00439</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI5_IRQn EXTI4_15_IRQn</span>
<a name="l00440"></a><a class="code" href="group___configuration__for___interrupt___number.html#ga04fe1cfcb393b1af015132b9dd9a5418">00440</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI6_IRQn EXTI4_15_IRQn</span>
<a name="l00441"></a><a class="code" href="group___configuration__for___interrupt___number.html#ga36279752426910305b1923be6dcc67fa">00441</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI7_IRQn EXTI4_15_IRQn</span>
<a name="l00442"></a><a class="code" href="group___configuration__for___interrupt___number.html#ga287a17d35458d9aacb4f441c4ecba654">00442</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI8_IRQn EXTI4_15_IRQn</span>
<a name="l00443"></a><a class="code" href="group___configuration__for___interrupt___number.html#gaac82fda231a05028f7dc92a187836076">00443</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI9_IRQn EXTI4_15_IRQn</span>
<a name="l00444"></a><a class="code" href="group___configuration__for___interrupt___number.html#gadc44a820b255bdfd09c8e5f4c879444e">00444</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI10_IRQn EXTI4_15_IRQn</span>
<a name="l00445"></a><a class="code" href="group___configuration__for___interrupt___number.html#gab25a432a9d9468a188b3c0ec87527f4a">00445</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI11_IRQn EXTI4_15_IRQn</span>
<a name="l00446"></a><a class="code" href="group___configuration__for___interrupt___number.html#ga3e7f83cef2db53e2a9c13406ee24c072">00446</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI12_IRQn EXTI4_15_IRQn</span>
<a name="l00447"></a><a class="code" href="group___configuration__for___interrupt___number.html#ga4ff4ecb0c2a71a4fdeb1b94007944471">00447</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI13_IRQn EXTI4_15_IRQn</span>
<a name="l00448"></a><a class="code" href="group___configuration__for___interrupt___number.html#gadb74894d3334e236fcb52caca7453a5a">00448</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI14_IRQn EXTI4_15_IRQn</span>
<a name="l00449"></a><a class="code" href="group___configuration__for___interrupt___number.html#gab5f8f897556ff9141f529bff0006bd90">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTI15_IRQn EXTI4_15_IRQn</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span>
<a name="l00452"></a><a class="code" href="group___configuration__for___interrupt___number.html#ga85e9b5f8ab601ac595624a36f507abe7">00452</a> <span class="preprocessor">#define PDMACH0_IRQn PDMACH0_1_IRQn</span>
<a name="l00453"></a><a class="code" href="group___configuration__for___interrupt___number.html#ga8efdc5f468ad8d9b00eb19f375df884b">00453</a> <span class="preprocessor"></span><span class="preprocessor">#define PDMACH1_IRQn PDMACH0_1_IRQn</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span><span class="preprocessor">#if defined(USE_HT32F65230_40) || defined(USE_HT32F65232) || defined(USE_HT32F66242) || defined(USE_HT32F66246)</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="preprocessor">#define PDMACH2_IRQn PDMACH2_3_IRQn</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span><span class="preprocessor">#define PDMACH3_IRQn PDMACH2_3_IRQn</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="preprocessor">#define PDMACH4_IRQn PDMACH4_5_IRQn</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#define PDMACH5_IRQn PDMACH4_5_IRQn</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="group___configuration__for___interrupt___number.html#gab4f4a231c727c159126502138afe5fc1">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define PDMACH2_IRQn PDMACH2_5_IRQn</span>
<a name="l00461"></a><a class="code" href="group___configuration__for___interrupt___number.html#ga4c6d40d8966f82d4113be6b4a1ebb427">00461</a> <span class="preprocessor"></span><span class="preprocessor">#define PDMACH3_IRQn PDMACH2_5_IRQn</span>
<a name="l00462"></a><a class="code" href="group___configuration__for___interrupt___number.html#ga5d49a86acd935548d014d984fd5ad3a3">00462</a> <span class="preprocessor"></span><span class="preprocessor">#define PDMACH4_IRQn PDMACH2_5_IRQn</span>
<a name="l00463"></a><a class="code" href="group___configuration__for___interrupt___number.html#ga7ce79255dfec9a4eeb3ffc4d246f638a">00463</a> <span class="preprocessor"></span><span class="preprocessor">#define PDMACH5_IRQn PDMACH2_5_IRQn</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span>
<a name="l00466"></a>00466 <span class="comment"></span>
<a name="l00467"></a>00467 <span class="comment">/**</span>
<a name="l00468"></a>00468 <span class="comment">  * @}</span>
<a name="l00469"></a>00469 <span class="comment">  */</span>
<a name="l00470"></a>00470 
<a name="l00471"></a>00471 <span class="preprocessor">#include &quot;core_cm0plus.h&quot;</span>              <span class="comment">/* Cortex-M0+ processor and core peripherals                         */</span>
<a name="l00472"></a>00472 <span class="preprocessor">#include &quot;<a class="code" href="system__ht32f5xxxx__01_8h.html" title="CMSIS Cortex-M0+ Device Peripheral Access Layer System Header File for the Holtek HT32F5xxxx Device S...">system_ht32f5xxxx_01.h</a>&quot;</span>      <span class="comment">/* HT32 system                                                       */</span>
<a name="l00473"></a>00473 
<a name="l00474"></a>00474 <span class="comment"></span>
<a name="l00475"></a>00475 <span class="comment">/** @addtogroup Exported_Types</span>
<a name="l00476"></a>00476 <span class="comment">  * @{</span>
<a name="l00477"></a>00477 <span class="comment">  */</span>
<a name="l00478"></a>00478 
<a name="l00479"></a><a class="code" href="group___exported___types.html#ga4258bfb2c3a440d06c4aaa3c2b450dde">00479</a> <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> <a class="code" href="group___exported___types.html#ga4258bfb2c3a440d06c4aaa3c2b450dde">s64</a>;
<a name="l00480"></a><a class="code" href="group___exported___types.html#ga0ce6887c26c1c49ad3be5710dd42bfd6">00480</a> <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">int</span>     <a class="code" href="group___exported___types.html#ga0ce6887c26c1c49ad3be5710dd42bfd6">s32</a>;
<a name="l00481"></a><a class="code" href="group___exported___types.html#ga5ffa4f640862b25ba6d4f635b78bdbe1">00481</a> <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">short</span>   <a class="code" href="group___exported___types.html#ga5ffa4f640862b25ba6d4f635b78bdbe1">s16</a>;
<a name="l00482"></a><a class="code" href="group___exported___types.html#ga151f780fb455885061d3b77ec1c90c03">00482</a> <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">char</span>    <a class="code" href="group___exported___types.html#ga151f780fb455885061d3b77ec1c90c03">s8</a>;
<a name="l00483"></a>00483 
<a name="l00484"></a><a class="code" href="group___exported___types.html#ga83911999076384c93d4bd812bef8ffe0">00484</a> <span class="keyword">typedef</span> <span class="keyword">const</span> s64      <a class="code" href="group___exported___types.html#ga83911999076384c93d4bd812bef8ffe0">sc64</a>;          <span class="comment">/*!&lt; Read Only                                                        */</span>
<a name="l00485"></a><a class="code" href="group___exported___types.html#ga46d2d7df4c6508bee439c1dfc6df5b55">00485</a> <span class="keyword">typedef</span> <span class="keyword">const</span> s32      <a class="code" href="group___exported___types.html#ga46d2d7df4c6508bee439c1dfc6df5b55">sc32</a>;          <span class="comment">/*!&lt; Read Only                                                        */</span>
<a name="l00486"></a><a class="code" href="group___exported___types.html#ga9ac8f0d7516ca36411ed629e8f0dbaf3">00486</a> <span class="keyword">typedef</span> <span class="keyword">const</span> s16      <a class="code" href="group___exported___types.html#ga9ac8f0d7516ca36411ed629e8f0dbaf3">sc16</a>;          <span class="comment">/*!&lt; Read Only                                                        */</span>
<a name="l00487"></a><a class="code" href="group___exported___types.html#ga5e864408bdbac8f11276dd5285e6c638">00487</a> <span class="keyword">typedef</span> <span class="keyword">const</span> s8       <a class="code" href="group___exported___types.html#ga5e864408bdbac8f11276dd5285e6c638">sc8</a>;           <span class="comment">/*!&lt; Read Only                                                        */</span>
<a name="l00488"></a>00488 
<a name="l00489"></a><a class="code" href="group___exported___types.html#ga7c9b7e8ea73cfd80113b920be7c58576">00489</a> <span class="keyword">typedef</span> __IO s64       <a class="code" href="group___exported___types.html#ga7c9b7e8ea73cfd80113b920be7c58576">vs64</a>;
<a name="l00490"></a><a class="code" href="group___exported___types.html#gaf256d37d210649936102c2821610d7a6">00490</a> <span class="keyword">typedef</span> __IO s32       <a class="code" href="group___exported___types.html#gaf256d37d210649936102c2821610d7a6">vs32</a>;
<a name="l00491"></a><a class="code" href="group___exported___types.html#ga6dc1631c8d5c998aec2474172b969b17">00491</a> <span class="keyword">typedef</span> __IO s16       <a class="code" href="group___exported___types.html#ga6dc1631c8d5c998aec2474172b969b17">vs16</a>;
<a name="l00492"></a><a class="code" href="group___exported___types.html#ga9ec17c28ded0f9480b2e4cc198de1f20">00492</a> <span class="keyword">typedef</span> __IO s8        <a class="code" href="group___exported___types.html#ga9ec17c28ded0f9480b2e4cc198de1f20">vs8</a>;
<a name="l00493"></a>00493 
<a name="l00494"></a><a class="code" href="group___exported___types.html#gab5603e193765d623b52e5bf5d7581fbe">00494</a> <span class="keyword">typedef</span> __I s64        <a class="code" href="group___exported___types.html#gab5603e193765d623b52e5bf5d7581fbe">vsc64</a>;         <span class="comment">/*!&lt; Read Only                                                        */</span>
<a name="l00495"></a><a class="code" href="group___exported___types.html#ga89ffa4495b7f818143ef3114b4b3e4e0">00495</a> <span class="keyword">typedef</span> __I s32        <a class="code" href="group___exported___types.html#ga89ffa4495b7f818143ef3114b4b3e4e0">vsc32</a>;         <span class="comment">/*!&lt; Read Only                                                        */</span>
<a name="l00496"></a><a class="code" href="group___exported___types.html#ga90e410da6791a6bfaf83b15bb2157a4d">00496</a> <span class="keyword">typedef</span> __I s16        <a class="code" href="group___exported___types.html#ga90e410da6791a6bfaf83b15bb2157a4d">vsc16</a>;         <span class="comment">/*!&lt; Read Only                                                        */</span>
<a name="l00497"></a><a class="code" href="group___exported___types.html#gad2c17cd367dc3d9d99ca823eb2cec3d7">00497</a> <span class="keyword">typedef</span> __I s8         <a class="code" href="group___exported___types.html#gad2c17cd367dc3d9d99ca823eb2cec3d7">vsc8</a>;          <span class="comment">/*!&lt; Read Only                                                        */</span>
<a name="l00498"></a>00498 
<a name="l00499"></a><a class="code" href="group___exported___types.html#gad758b7a5c3f18ed79d2fcd23d9f16357">00499</a> <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> <a class="code" href="group___exported___types.html#gad758b7a5c3f18ed79d2fcd23d9f16357">u64</a>;
<a name="l00500"></a><a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">00500</a> <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>   <a class="code" href="group___exported___types.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a>;
<a name="l00501"></a><a class="code" href="group___exported___types.html#ga9e6c91d77e24643b888dbd1a1a590054">00501</a> <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> <a class="code" href="group___exported___types.html#ga9e6c91d77e24643b888dbd1a1a590054">u16</a>;
<a name="l00502"></a><a class="code" href="group___exported___types.html#gaed742c436da53c1080638ce6ef7d13de">00502</a> <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>  <a class="code" href="group___exported___types.html#gaed742c436da53c1080638ce6ef7d13de">u8</a>;
<a name="l00503"></a>00503 
<a name="l00504"></a><a class="code" href="group___exported___types.html#ga7db4b5001912852aaf8053889cd5f01f">00504</a> <span class="keyword">typedef</span> <span class="keyword">const</span> u64      <a class="code" href="group___exported___types.html#ga7db4b5001912852aaf8053889cd5f01f">uc64</a>;          <span class="comment">/*!&lt; Read Only                                                        */</span>
<a name="l00505"></a><a class="code" href="group___exported___types.html#ga90bb277aebd2294ab3f871242e871144">00505</a> <span class="keyword">typedef</span> <span class="keyword">const</span> u32      <a class="code" href="group___exported___types.html#ga90bb277aebd2294ab3f871242e871144">uc32</a>;          <span class="comment">/*!&lt; Read Only                                                        */</span>
<a name="l00506"></a><a class="code" href="group___exported___types.html#ga6ba83af6adbd7e90c790e7b66f070cf3">00506</a> <span class="keyword">typedef</span> <span class="keyword">const</span> u16      <a class="code" href="group___exported___types.html#ga6ba83af6adbd7e90c790e7b66f070cf3">uc16</a>;          <span class="comment">/*!&lt; Read Only                                                        */</span>
<a name="l00507"></a><a class="code" href="group___exported___types.html#ga421cd0841ee90f7bcae38d46aba21180">00507</a> <span class="keyword">typedef</span> <span class="keyword">const</span> u8       <a class="code" href="group___exported___types.html#ga421cd0841ee90f7bcae38d46aba21180">uc8</a>;           <span class="comment">/*!&lt; Read Only                                                        */</span>
<a name="l00508"></a>00508 
<a name="l00509"></a><a class="code" href="group___exported___types.html#gaef9ad1190a875635116f9f2eb1722949">00509</a> <span class="keyword">typedef</span> __IO u64       <a class="code" href="group___exported___types.html#gaef9ad1190a875635116f9f2eb1722949">vu64</a>;
<a name="l00510"></a><a class="code" href="group___exported___types.html#ga92852311d9da2bd09b9bacf679e32486">00510</a> <span class="keyword">typedef</span> __IO u32       <a class="code" href="group___exported___types.html#ga92852311d9da2bd09b9bacf679e32486">vu32</a>;
<a name="l00511"></a><a class="code" href="group___exported___types.html#ga95b90133f8f629c2f56350ccec2a6220">00511</a> <span class="keyword">typedef</span> __IO u16       <a class="code" href="group___exported___types.html#ga95b90133f8f629c2f56350ccec2a6220">vu16</a>;
<a name="l00512"></a><a class="code" href="group___exported___types.html#ga86ffb81daa2cd6aa2bd910d2acc00088">00512</a> <span class="keyword">typedef</span> __IO u8        <a class="code" href="group___exported___types.html#ga86ffb81daa2cd6aa2bd910d2acc00088">vu8</a>;
<a name="l00513"></a>00513 
<a name="l00514"></a><a class="code" href="group___exported___types.html#gaa40b520af32b9aba592041217ff6cd00">00514</a> <span class="keyword">typedef</span> __I u64        <a class="code" href="group___exported___types.html#gaa40b520af32b9aba592041217ff6cd00">vuc64</a>;         <span class="comment">/*!&lt; Read Only                                                        */</span>
<a name="l00515"></a><a class="code" href="group___exported___types.html#ga7eeba28e2eb6f9c6bae0ecb49b2ce1bf">00515</a> <span class="keyword">typedef</span> __I u32        <a class="code" href="group___exported___types.html#ga7eeba28e2eb6f9c6bae0ecb49b2ce1bf">vuc32</a>;         <span class="comment">/*!&lt; Read Only                                                        */</span>
<a name="l00516"></a><a class="code" href="group___exported___types.html#ga7698888608d7a2ec0e7a5a069c00de4d">00516</a> <span class="keyword">typedef</span> __I u16        <a class="code" href="group___exported___types.html#ga7698888608d7a2ec0e7a5a069c00de4d">vuc16</a>;         <span class="comment">/*!&lt; Read Only                                                        */</span>
<a name="l00517"></a><a class="code" href="group___exported___types.html#ga6b3e74bf6da8545ce97b2e1d59626378">00517</a> <span class="keyword">typedef</span> __I u8         <a class="code" href="group___exported___types.html#ga6b3e74bf6da8545ce97b2e1d59626378">vuc8</a>;          <span class="comment">/*!&lt; Read Only                                                        */</span>
<a name="l00518"></a>00518 
<a name="l00519"></a>00519 
<a name="l00520"></a><a class="code" href="group___exported___types.html#gac03f53915dd13820e0dfd3b3c93bed17">00520</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="group___exported___types.html#ggac03f53915dd13820e0dfd3b3c93bed17ad3a9df141be0ccf10389b640f492b26d">DISABLE</a> = 0, <a class="code" href="group___exported___types.html#ggac03f53915dd13820e0dfd3b3c93bed17a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a> = !<a class="code" href="group___exported___types.html#ggac03f53915dd13820e0dfd3b3c93bed17ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>} <a class="code" href="group___exported___types.html#gac03f53915dd13820e0dfd3b3c93bed17">EventStatus</a>, <a class="code" href="group___exported___types.html#ga49a0a1dc51b180dbddc8abd95be30e59">ControlStatus</a>;
<a name="l00521"></a>00521 
<a name="l00522"></a>00522 <span class="preprocessor">#if !defined(bool) &amp;&amp; !defined(__cplusplus) // user may already included &lt;stdbool.h&gt; or CPP</span>
<a name="l00523"></a><a class="code" href="group___exported___types.html#ggaf6a258d8f3ee5206d682d799316314b1aa82764c3079aea4e60c80e45befbb839">00523</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="group___exported___types.html#ggaf6a258d8f3ee5206d682d799316314b1aa1e095cc966dbecf6a0d8aad75348d1a">FALSE</a> = 0, <a class="code" href="group___exported___types.html#ggaf6a258d8f3ee5206d682d799316314b1aa82764c3079aea4e60c80e45befbb839">TRUE</a> = !<a class="code" href="group___exported___types.html#ggaf6a258d8f3ee5206d682d799316314b1aa1e095cc966dbecf6a0d8aad75348d1a">FALSE</a>} <a class="code" href="group___exported___types.html#gaf6a258d8f3ee5206d682d799316314b1">bool</a>;
<a name="l00524"></a><a class="code" href="group___exported___types.html#ga65e9886d74aaee76545e83dd09011727">00524</a> <span class="preprocessor">#define false FALSE</span>
<a name="l00525"></a><a class="code" href="group___exported___types.html#ga41f9c5fb8b08eb5dc3edce4dcb37fee7">00525</a> <span class="preprocessor"></span><span class="preprocessor">#define true  TRUE</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#define FALSE 0</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#define TRUE  1</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span>
<a name="l00531"></a><a class="code" href="group___exported___types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">00531</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="group___exported___types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a> = 0, <a class="code" href="group___exported___types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a> = !<a class="code" href="group___exported___types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>} <a class="code" href="group___exported___types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>;
<a name="l00532"></a>00532 
<a name="l00533"></a><a class="code" href="group___exported___types.html#gga78237a6f4037207e320ec9412b20da19ac7f69f7c9e5aea9b8f54cf02870e2bf8">00533</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="group___exported___types.html#gga78237a6f4037207e320ec9412b20da19a2fd6f336d08340583bd620a7f5694c90">ERROR</a> = 0, <a class="code" href="group___exported___types.html#gga78237a6f4037207e320ec9412b20da19ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a> = !<a class="code" href="group___exported___types.html#gga78237a6f4037207e320ec9412b20da19a2fd6f336d08340583bd620a7f5694c90">ERROR</a>} <a class="code" href="group___exported___types.html#ga78237a6f4037207e320ec9412b20da19">ErrStatus</a>;
<a name="l00534"></a>00534 <span class="comment"></span>
<a name="l00535"></a>00535 <span class="comment">/**</span>
<a name="l00536"></a>00536 <span class="comment">  * @}</span>
<a name="l00537"></a>00537 <span class="comment">  */</span>
<a name="l00538"></a>00538 
<a name="l00539"></a>00539 <span class="preprocessor">#if defined (__CC_ARM)</span>
<a name="l00540"></a><a class="code" href="group___h_t32_f5xxxx.html#gafc1f1debaf98d7f2f0f5332bb5bcad69">00540</a> <span class="preprocessor"></span><span class="preprocessor">  #define __ALIGN4 __align(4)</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="preprocessor">#elif defined (__ICCARM__)</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="preprocessor">  #define __ALIGN4 _Pragma(&quot;data_alignment = 4&quot;)</span>
<a name="l00543"></a>00543 <span class="preprocessor"></span><span class="preprocessor">#elif defined (__GNUC__)</span>
<a name="l00544"></a>00544 <span class="preprocessor"></span><span class="preprocessor">  #define __ALIGN4  __attribute__((aligned(4)))</span>
<a name="l00545"></a>00545 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00546"></a>00546 <span class="preprocessor"></span>
<a name="l00547"></a>00547 <span class="preprocessor">#if defined (__GNUC__)</span>
<a name="l00548"></a>00548 <span class="preprocessor"></span><span class="preprocessor">  #define __PACKED_H</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">  #define __PACKED_F __attribute__ ((packed))</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#elif defined (__ICCARM__) || (__CC_ARM)</span>
<a name="l00551"></a><a class="code" href="group___h_t32_f5xxxx.html#ga6f0ee40fa5b04afa9ca5bcbfc396c1d7">00551</a> <span class="preprocessor"></span><span class="preprocessor">  #define __PACKED_H __packed</span>
<a name="l00552"></a><a class="code" href="group___h_t32_f5xxxx.html#gaf1c9d57725ef63c7b05db256a409c361">00552</a> <span class="preprocessor"></span><span class="preprocessor">  #define __PACKED_F</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00554"></a>00554 <span class="preprocessor"></span>
<a name="l00555"></a>00555 <span class="preprocessor">#if defined (__CC_ARM)</span>
<a name="l00556"></a>00556 <span class="preprocessor"></span><span class="preprocessor">#pragma anon_unions</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00558"></a>00558 <span class="preprocessor"></span>
<a name="l00559"></a>00559 
<a name="l00560"></a><a class="code" href="group___h_t32_f5xxxx.html#ga1187e707402ca2fca73f06f7beb1e631">00560</a> <span class="preprocessor">#define U8_MAX     ((u8)255)</span>
<a name="l00561"></a><a class="code" href="group___h_t32_f5xxxx.html#ga8a167751446b89f3e5b3ea99cdc2d4ba">00561</a> <span class="preprocessor"></span><span class="preprocessor">#define S8_MAX     ((s8)127)</span>
<a name="l00562"></a><a class="code" href="group___h_t32_f5xxxx.html#ga365d111fbf927226b21ba4a0452b8840">00562</a> <span class="preprocessor"></span><span class="preprocessor">#define S8_MIN     ((s8)-128)</span>
<a name="l00563"></a><a class="code" href="group___h_t32_f5xxxx.html#gac580728e242e90fe3082dc7fe45ec6c9">00563</a> <span class="preprocessor"></span><span class="preprocessor">#define U16_MAX    ((u16)65535u)</span>
<a name="l00564"></a><a class="code" href="group___h_t32_f5xxxx.html#ga0d07bb025f7bc9920aab710742473092">00564</a> <span class="preprocessor"></span><span class="preprocessor">#define S16_MAX    ((s16)32767)</span>
<a name="l00565"></a><a class="code" href="group___h_t32_f5xxxx.html#ga361c4570b9b7e393dfe4d5c617ba2059">00565</a> <span class="preprocessor"></span><span class="preprocessor">#define S16_MIN    ((s16)-32768)</span>
<a name="l00566"></a><a class="code" href="group___h_t32_f5xxxx.html#ga4028a1a55fd7b907a44c48d5ca42d6a6">00566</a> <span class="preprocessor"></span><span class="preprocessor">#define U32_MAX    ((u32)4294967295uL)</span>
<a name="l00567"></a><a class="code" href="group___h_t32_f5xxxx.html#ga7fef350f849a0cf0b785b7c4acfb3331">00567</a> <span class="preprocessor"></span><span class="preprocessor">#define S32_MAX    ((s32)2147483647)</span>
<a name="l00568"></a><a class="code" href="group___h_t32_f5xxxx.html#ga95f2d9ec797e08f3556033649aea51b3">00568</a> <span class="preprocessor"></span><span class="preprocessor">#define S32_MIN    ((s32)-2147483648)</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span>
<a name="l00570"></a>00570 <span class="comment"></span>
<a name="l00571"></a>00571 <span class="comment">/**</span>
<a name="l00572"></a>00572 <span class="comment"> * @brief Exported constants and macro</span>
<a name="l00573"></a>00573 <span class="comment"> */</span>
<a name="l00574"></a><a class="code" href="group___h_t32_f5xxxx.html#ga2a206efed22e2a79922bc2da4560a241">00574</a> <span class="preprocessor">#define IS_CONTROL_STATUS(STATUS) ((STATUS == DISABLE) || (STATUS == ENABLE))</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span>
<a name="l00576"></a><a class="code" href="group___h_t32_f5xxxx.html#ga5e5a95ed1f2fdce3de703016a39c3988">00576</a> <span class="preprocessor">#define wb(addr, value)     (*((u8  volatile *) (addr)) = value)</span>
<a name="l00577"></a><a class="code" href="group___h_t32_f5xxxx.html#ga2c18e4c32d737bc1ba09b8852390d87b">00577</a> <span class="preprocessor"></span><span class="preprocessor">#define rb(addr)            (*((u8  volatile *) (addr)))</span>
<a name="l00578"></a><a class="code" href="group___h_t32_f5xxxx.html#ga09c8abbc78d26b60a61c6d3b9dd4d35a">00578</a> <span class="preprocessor"></span><span class="preprocessor">#define whw(addr, value)    (*((u16 volatile *) (addr)) = value)</span>
<a name="l00579"></a><a class="code" href="group___h_t32_f5xxxx.html#gad39ea42ab87c9dacbcdd4c7940f8d845">00579</a> <span class="preprocessor"></span><span class="preprocessor">#define rhw(addr)           (*((u16 volatile *) (addr)))</span>
<a name="l00580"></a><a class="code" href="group___h_t32_f5xxxx.html#gacbc247eb33366ac7656e9ca8036f3adc">00580</a> <span class="preprocessor"></span><span class="preprocessor">#define ww(addr, value)     (*((u32 volatile *) (addr)) = value)</span>
<a name="l00581"></a><a class="code" href="group___h_t32_f5xxxx.html#gaee2232b8febebd67c180f4e487bd4886">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define rw(addr)            (*((u32 volatile *) (addr)))</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span>
<a name="l00583"></a>00583 
<a name="l00584"></a><a class="code" href="group___h_t32_f5xxxx.html#ga879dc6b630f251008255b2d005d9ecef">00584</a> <span class="preprocessor">#define ResetBit_BB(Addr, BitNumber)        (rw(Addr) &amp;= ~(1UL &lt;&lt; BitNumber))</span>
<a name="l00585"></a><a class="code" href="group___h_t32_f5xxxx.html#ga5d488b79989ef19f676a42c2fe9e062e">00585</a> <span class="preprocessor"></span><span class="preprocessor">#define SetBit_BB(Addr, BitNumber)          (rw(Addr) |= (1UL &lt;&lt; BitNumber))</span>
<a name="l00586"></a><a class="code" href="group___h_t32_f5xxxx.html#gaf569ba5d9fd10b2bc72a9b854b2f3678">00586</a> <span class="preprocessor"></span><span class="preprocessor">#define GetBit_BB(Addr, BitNumber)          ((rw(Addr) &gt;&gt; BitNumber) &amp; 1UL)</span>
<a name="l00587"></a><a class="code" href="group___h_t32_f5xxxx.html#gae1523196d23a30591a48112ec2bc4156">00587</a> <span class="preprocessor"></span><span class="preprocessor">#define WriteBit_BB(Addr, BitNumber, Value) (Addr = ((Addr &amp; ~((u32)1 &lt;&lt; BitNumber)) | ((u32)Value &lt;&lt; BitNumber)))</span>
<a name="l00588"></a>00588 <span class="preprocessor"></span>
<a name="l00589"></a><a class="code" href="group___h_t32_f5xxxx.html#ga397df6ec783ce2ed5441f91f64da609a">00589</a> <span class="preprocessor">#define STRCAT2_(a, b)       a##b</span>
<a name="l00590"></a><a class="code" href="group___h_t32_f5xxxx.html#gaf0c86ed1beb4356c3c20d1ceeca26929">00590</a> <span class="preprocessor"></span><span class="preprocessor">#define STRCAT2(a, b)        STRCAT2_(a, b)</span>
<a name="l00591"></a><a class="code" href="group___h_t32_f5xxxx.html#gaa198a6c1218d1f02289494ca0bf54383">00591</a> <span class="preprocessor"></span><span class="preprocessor">#define STRCAT3_(a, b, c)    a##b##c</span>
<a name="l00592"></a><a class="code" href="group___h_t32_f5xxxx.html#ga9ea6d369d47fa2ce5c567de4db26501a">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define STRCAT3(a, b, c)     STRCAT3_(a, b, c)</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span>
<a name="l00594"></a><a class="code" href="group___h_t32_f5xxxx.html#ga1e81e7ebfbbea68c79671ca792b9558c">00594</a> <span class="preprocessor">#define IPN_NULL                        (0)</span>
<a name="l00595"></a><a class="code" href="group___h_t32_f5xxxx.html#ga450be3a5647d715ecda16a108d12ea1b">00595</a> <span class="preprocessor"></span><span class="preprocessor">#define IPN_MCTM0                       (0x4002C000)</span>
<a name="l00596"></a><a class="code" href="group___h_t32_f5xxxx.html#gaedeb667c1d5d09198a08b1a454b19a0a">00596</a> <span class="preprocessor"></span><span class="preprocessor">#define IPN_MCTM1                       (0x4002D000)</span>
<a name="l00597"></a><a class="code" href="group___h_t32_f5xxxx.html#ga5d4f7fd34644caa77749d104bf9ee047">00597</a> <span class="preprocessor"></span><span class="preprocessor">#define IPN_GPTM0                       (0x4006E000)</span>
<a name="l00598"></a><a class="code" href="group___h_t32_f5xxxx.html#ga34a02ae5b80c39cf7456c436d82e0d79">00598</a> <span class="preprocessor"></span><span class="preprocessor">#define IPN_GPTM1                       (0x4006F000)</span>
<a name="l00599"></a><a class="code" href="group___h_t32_f5xxxx.html#gade191be9012e18cf449f6bbbfb50f0da">00599</a> <span class="preprocessor"></span><span class="preprocessor">#define IPN_SCTM0                       (0x40034000)</span>
<a name="l00600"></a><a class="code" href="group___h_t32_f5xxxx.html#gaf4115344e9246c09e04664e37acf68c7">00600</a> <span class="preprocessor"></span><span class="preprocessor">#define IPN_SCTM1                       (0x40074000)</span>
<a name="l00601"></a><a class="code" href="group___h_t32_f5xxxx.html#gaeb556ff5d04b7f0221a38afe775c4f63">00601</a> <span class="preprocessor"></span><span class="preprocessor">#define IPN_SCTM2                       (0x40035000)</span>
<a name="l00602"></a><a class="code" href="group___h_t32_f5xxxx.html#ga4dd140ffab4b27a46baf9ef991ef2f4b">00602</a> <span class="preprocessor"></span><span class="preprocessor">#define IPN_SCTM3                       (0x40075000)</span>
<a name="l00603"></a><a class="code" href="group___h_t32_f5xxxx.html#ga62701b5706065c33a22bbe371974df3e">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define IPN_PWM0                        (0x40031000)</span>
<a name="l00604"></a><a class="code" href="group___h_t32_f5xxxx.html#ga613178e082ff86faddced7403f533692">00604</a> <span class="preprocessor"></span><span class="preprocessor">#define IPN_PWM1                        (0x40071000)</span>
<a name="l00605"></a><a class="code" href="group___h_t32_f5xxxx.html#ga5e5b27bbe4ab86c96683ed2cbdef2b76">00605</a> <span class="preprocessor"></span><span class="preprocessor">#define IPN_PWM2                        (0x40031000)</span>
<a name="l00606"></a><a class="code" href="group___h_t32_f5xxxx.html#ga1dae111294db0489a59e6f07e3d7dad6">00606</a> <span class="preprocessor"></span><span class="preprocessor">#define IPN_BFTM0                       (0x40076000)</span>
<a name="l00607"></a><a class="code" href="group___h_t32_f5xxxx.html#gaf5ce96d034c4b9840e4b916d36b8cfc7">00607</a> <span class="preprocessor"></span><span class="preprocessor">#define IPN_BFTM1                       (0x40077000)</span>
<a name="l00608"></a><a class="code" href="group___h_t32_f5xxxx.html#gade04590a8f06ee0cf8ba5133011ad18e">00608</a> <span class="preprocessor"></span><span class="preprocessor">#define IPN_CHECK(IP)                   STRCAT2(IPN_, IP)</span>
<a name="l00609"></a><a class="code" href="group___h_t32_f5xxxx.html#gaa7c6345a9047e94f052a139022f69ff5">00609</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_IPN_BFTM(IP)                 (IPN_CHECK(IP) == IPN_BFTM0) || (IPN_CHECK(IP) == IPN_BFTM1)</span>
<a name="l00610"></a><a class="code" href="group___h_t32_f5xxxx.html#ga60c5bb90b46d0cbfbacba093d990810a">00610</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_IPN_MCTM(IP)                 (IPN_CHECK(IP) == IPN_MCTM0) || (IPN_CHECK(IP) == IPN_MCTM1)</span>
<a name="l00611"></a><a class="code" href="group___h_t32_f5xxxx.html#ga63de3675c67ff64addbc1e7195427f3d">00611</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_IPN_GPTM(IP)                 (IPN_CHECK(IP) == IPN_GPTM0) || (IPN_CHECK(IP) == IPN_GPTM1)</span>
<a name="l00612"></a><a class="code" href="group___h_t32_f5xxxx.html#gab96d7d680350b0cc9cfa55b2ccfb52a5">00612</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_IPN_SCTM(IP)                 (IPN_CHECK(IP) == IPN_SCTM0) || (IPN_CHECK(IP) == IPN_SCTM1) || (IPN_CHECK(IP) == IPN_SCTM2) || (IPN_CHECK(IP) == IPN_SCTM3)</span>
<a name="l00613"></a><a class="code" href="group___h_t32_f5xxxx.html#ga2865193b3d524bb6f2c9600fec5705a8">00613</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_IPN_PWM(IP)                  (IPN_CHECK(IP) == IPN_PWM0) || (IPN_CHECK(IP) == IPN_PWM1) || (IPN_CHECK(IP) == IPN_PWM2)</span>
<a name="l00614"></a><a class="code" href="group___h_t32_f5xxxx.html#ga11666a55c5e1b2ad1d6f0b3354e32dde">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_IPN_TM(IP)                   (IS_IPN_MCTM(IP) || IS_IPN_GPTM(IP) || IS_IPN_SCTM(IP) || IS_IPN_PWM(IP))</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span>
<a name="l00616"></a>00616 <span class="comment"></span>
<a name="l00617"></a>00617 <span class="comment">/** @addtogroup Peripheral_Registers_Structures</span>
<a name="l00618"></a>00618 <span class="comment">  * @{</span>
<a name="l00619"></a>00619 <span class="comment">  */</span>
<a name="l00620"></a>00620 
<a name="l00621"></a>00621 <span class="comment"></span>
<a name="l00622"></a>00622 <span class="comment">/**</span>
<a name="l00623"></a>00623 <span class="comment"> * @brief Universal Synchronous Asynchronous Receiver Transmitter</span>
<a name="l00624"></a>00624 <span class="comment"> */</span>
<a name="l00625"></a><a class="code" href="struct_h_t___u_s_a_r_t___type_def.html">00625</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00626"></a>00626 {
<a name="l00627"></a>00627                                  <span class="comment">/* USART0: 0x40000000                                                      */</span>
<a name="l00628"></a>00628                                  <span class="comment">/* USART1: 0x40040000                                                      */</span>
<a name="l00629"></a>00629                                  <span class="comment">/* UART0:  0x40001000                                                      */</span>
<a name="l00630"></a>00630                                  <span class="comment">/* UART2:  0x40002000                                                      */</span>
<a name="l00631"></a>00631                                  <span class="comment">/* UART1:  0x40041000                                                      */</span>
<a name="l00632"></a>00632                                  <span class="comment">/* UART3:  0x40042000                                                      */</span>
<a name="l00633"></a><a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">00633</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;              <span class="comment">/*!&lt; 0x000         Data Register                                           */</span>
<a name="l00634"></a><a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00634</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x004         Control Register                                        */</span>
<a name="l00635"></a><a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">00635</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a>;             <span class="comment">/*!&lt; 0x008         FIFO Control Register                                   */</span>
<a name="l00636"></a><a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">00636</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;             <span class="comment">/*!&lt; 0x00C         Interrupt Enable Register                               */</span>
<a name="l00637"></a><a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">00637</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              <span class="comment">/*!&lt; 0x010         Status Register                                         */</span>
<a name="l00638"></a><a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#a72bb9b7d61fe3262cd2a6070a7bd5b69">00638</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#a72bb9b7d61fe3262cd2a6070a7bd5b69">TPR</a>;             <span class="comment">/*!&lt; 0x014         Timing Parameter Register                               */</span>
<a name="l00639"></a><a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">00639</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;             <span class="comment">/*!&lt; 0x018         IrDA COntrol Register                                   */</span>
<a name="l00640"></a><a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">00640</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>;             <span class="comment">/*!&lt; 0x01C         RS485 Control Register                                  */</span>
<a name="l00641"></a><a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#a64a95891ad3e904dd5548112539c1c98">00641</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#a64a95891ad3e904dd5548112539c1c98">SCR</a>;             <span class="comment">/*!&lt; 0x020         Synchronous Control Register                            */</span>
<a name="l00642"></a><a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#a651b3980342dcf21d301d29621dcf4f6">00642</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#a651b3980342dcf21d301d29621dcf4f6">DLR</a>;             <span class="comment">/*!&lt; 0x024         Divisor Latch Register                                  */</span>
<a name="l00643"></a><a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#ac60a797521098b06287edcde3b0478ef">00643</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_a_r_t___type_def.html#ac60a797521098b06287edcde3b0478ef">DTR</a>;             <span class="comment">/*!&lt; 0x028         Debug/Test Register                                     */</span>
<a name="l00644"></a>00644 } <a class="code" href="struct_h_t___u_s_a_r_t___type_def.html" title="Universal Synchronous Asynchronous Receiver Transmitter.">HT_USART_TypeDef</a>;
<a name="l00645"></a>00645 
<a name="l00646"></a>00646 <span class="comment"></span>
<a name="l00647"></a>00647 <span class="comment">/**</span>
<a name="l00648"></a>00648 <span class="comment"> * @brief SPI</span>
<a name="l00649"></a>00649 <span class="comment"> */</span>
<a name="l00650"></a><a class="code" href="struct_h_t___s_p_i___type_def.html">00650</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00651"></a>00651 {
<a name="l00652"></a>00652                                  <span class="comment">/* SPI0: 0x40004000                                                        */</span>
<a name="l00653"></a>00653                                  <span class="comment">/* SPI1: 0x40044000                                                        */</span>
<a name="l00654"></a><a class="code" href="struct_h_t___s_p_i___type_def.html#a8fe50f18067c0ecfea3157c1720a671f">00654</a>   __IO uint32_t <a class="code" href="struct_h_t___s_p_i___type_def.html#a8fe50f18067c0ecfea3157c1720a671f">CR0</a>;             <span class="comment">/*!&lt; 0x000         Control Register 0                                      */</span>
<a name="l00655"></a><a class="code" href="struct_h_t___s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">00655</a>   __IO uint32_t <a class="code" href="struct_h_t___s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;             <span class="comment">/*!&lt; 0x004         Control Register 1                                      */</span>
<a name="l00656"></a><a class="code" href="struct_h_t___s_p_i___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">00656</a>   __IO uint32_t <a class="code" href="struct_h_t___s_p_i___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;             <span class="comment">/*!&lt; 0x008         Interrupt Enable Register                               */</span>
<a name="l00657"></a><a class="code" href="struct_h_t___s_p_i___type_def.html#a8518511cc4315cb785de668ac7c03115">00657</a>   __IO uint32_t <a class="code" href="struct_h_t___s_p_i___type_def.html#a8518511cc4315cb785de668ac7c03115">CPR</a>;             <span class="comment">/*!&lt; 0x00C         Clock Prescaler Register                                */</span>
<a name="l00658"></a><a class="code" href="struct_h_t___s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">00658</a>   __IO uint32_t <a class="code" href="struct_h_t___s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;              <span class="comment">/*!&lt; 0x010         Data Register                                           */</span>
<a name="l00659"></a><a class="code" href="struct_h_t___s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">00659</a>   __IO uint32_t <a class="code" href="struct_h_t___s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              <span class="comment">/*!&lt; 0x014         Status Register                                         */</span>
<a name="l00660"></a><a class="code" href="struct_h_t___s_p_i___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">00660</a>   __IO uint32_t <a class="code" href="struct_h_t___s_p_i___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a>;             <span class="comment">/*!&lt; 0x018         FIFO Control Register                                   */</span>
<a name="l00661"></a><a class="code" href="struct_h_t___s_p_i___type_def.html#a387187676603ae9b5124710a99edaa07">00661</a>   __IO uint32_t <a class="code" href="struct_h_t___s_p_i___type_def.html#a387187676603ae9b5124710a99edaa07">FSR</a>;             <span class="comment">/*!&lt; 0x01C         FIFO Status Register                                    */</span>
<a name="l00662"></a><a class="code" href="struct_h_t___s_p_i___type_def.html#a540024d73361d3c38a84fc71b75ca000">00662</a>   __IO uint32_t <a class="code" href="struct_h_t___s_p_i___type_def.html#a540024d73361d3c38a84fc71b75ca000">FTOCR</a>;           <span class="comment">/*!&lt; 0x020         FIFO Time Out Counter Register                          */</span>
<a name="l00663"></a>00663 <span class="preprocessor">#if defined(USE_HT32F0006) || defined(USE_HT32F61244_45)</span>
<a name="l00664"></a>00664 <span class="preprocessor"></span>  __IO uint32_t MIDICR0;         <span class="comment">/*!&lt; 0x040         MIDI Control Register 0                                 */</span>
<a name="l00665"></a>00665   __IO uint32_t MIDICR1;         <span class="comment">/*!&lt; 0x044         MIDI Control Register 1                                 */</span>
<a name="l00666"></a>00666 <span class="preprocessor">#endif</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span>} <a class="code" href="struct_h_t___s_p_i___type_def.html" title="SPI.">HT_SPI_TypeDef</a>;
<a name="l00668"></a>00668 
<a name="l00669"></a>00669 
<a name="l00670"></a>00670 <span class="preprocessor">#if defined(USE_HT32F65230_40) || defined(USE_HT32F65232) || defined(USE_HT32F66242) || defined(USE_HT32F66246)</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00672"></a>00672 <span class="comment"> * @brief Analog to Digital Converter</span>
<a name="l00673"></a>00673 <span class="comment"> */</span>
<a name="l00674"></a>00674 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00675"></a>00675 {
<a name="l00676"></a>00676                                  <span class="comment">/* ADC0: 0x40010000                                                        */</span>
<a name="l00677"></a>00677                                  <span class="comment">/* ADC1: 0x40050000                                                        */</span>
<a name="l00678"></a>00678   __IO uint32_t CFGR;            <span class="comment">/*!&lt; 0x000         ADC Configuration Register (ADC1 only)                  */</span>
<a name="l00679"></a>00679   __IO uint32_t RST;             <span class="comment">/*!&lt; 0x004         ADC Reset Register                                      */</span>
<a name="l00680"></a>00680   __IO uint32_t CONV;            <span class="comment">/*!&lt; 0x008         ADC Regular Conversion Mode Register                    */</span>
<a name="l00681"></a>00681   __IO uint32_t HCONV;           <span class="comment">/*!&lt; 0x00C         ADC High-priority Conversion Mode Register              */</span>
<a name="l00682"></a>00682   __IO uint32_t LST[2];          <span class="comment">/*!&lt; 0x010 - 0x014 ADC Conversion List Register                            */</span>
<a name="l00683"></a>00683        uint32_t RESERVE0[2];     <span class="comment">/*!&lt; 0x018 - 0x01C Reserved                                                */</span>
<a name="l00684"></a>00684   __IO uint32_t HLST;            <span class="comment">/*!&lt; 0x020         ADC High-priority Conversion List Register              */</span>
<a name="l00685"></a>00685        uint32_t RESERVE1[3];     <span class="comment">/*!&lt; 0x024 - 0x02C Reserved                                                */</span>
<a name="l00686"></a>00686 <span class="preprocessor">  #if defined(USE_HT32F65230_40)</span>
<a name="l00687"></a>00687 <span class="preprocessor"></span>  __IO uint32_t OFR[12];         <span class="comment">/*!&lt; 0x030 - 0x05C ADC Input Offset Register 0-11                          */</span>
<a name="l00688"></a>00688        uint32_t RESERVE2[4];     <span class="comment">/*!&lt; 0x060 - 0x06C Reserved                                                */</span>
<a name="l00689"></a>00689   __IO uint32_t STR[12];         <span class="comment">/*!&lt; 0x070 - 0x08C ADC Input Sampling Time Register 0-11                   */</span>
<a name="l00690"></a>00690        uint32_t RESERVE3[4];     <span class="comment">/*!&lt; 0x090 - 0x0AC Reserved                                                */</span>
<a name="l00691"></a>00691 <span class="preprocessor">  #endif</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F65232)</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span>  __IO uint32_t OFR[15];         <span class="comment">/*!&lt; 0x030 - 0x068 ADC Input Offset Register 0-14                          */</span>
<a name="l00694"></a>00694        uint32_t RESERVE2[1];     <span class="comment">/*!&lt; 0x06C         Reserved                                                */</span>
<a name="l00695"></a>00695   __IO uint32_t STR[15];         <span class="comment">/*!&lt; 0x070 - 0x0A8 ADC Input Sampling Time Register 0-14                   */</span>
<a name="l00696"></a>00696        uint32_t RESERVE3[1];     <span class="comment">/*!&lt; 0x0AC         Reserved                                                */</span>
<a name="l00697"></a>00697 <span class="preprocessor">  #endif</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F66242)</span>
<a name="l00699"></a>00699 <span class="preprocessor"></span>       uint32_t RESERVE2[16];    <span class="comment">/*!&lt; 0x030 - 0x06C Reserved                                                */</span>
<a name="l00700"></a>00700   __IO uint32_t STR[16];         <span class="comment">/*!&lt; 0x070 - 0x0AC ADC Input Sampling Time Register 0-15                   */</span>
<a name="l00701"></a>00701 <span class="preprocessor">  #endif</span>
<a name="l00702"></a>00702 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F66246)</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span>       uint32_t RESERVE2[16];    <span class="comment">/*!&lt; 0x030 - 0x06C Reserved                                                */</span>
<a name="l00704"></a>00704   __IO uint32_t STR[16];         <span class="comment">/*!&lt; 0x070 - 0x0AC ADC Input Sampling Time Register 0-15                   */</span>
<a name="l00705"></a>00705 <span class="preprocessor">  #endif</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span>  __IO uint32_t DR[8];           <span class="comment">/*!&lt; 0x0B0 - 0x0CC ADC Regular Conversion Data Register 0-7                */</span>
<a name="l00707"></a>00707        uint32_t RESERVE4[8];     <span class="comment">/*!&lt; 0x0D0 - 0x0EC Reserved                                                */</span>
<a name="l00708"></a>00708   __IO uint32_t HDR[4];          <span class="comment">/*!&lt; 0x0F0 - 0x0FC ADC High-priority Conversion Data Register 0-3          */</span>
<a name="l00709"></a>00709   __IO uint32_t TCR;             <span class="comment">/*!&lt; 0x100         ADC Trigger Control Register                            */</span>
<a name="l00710"></a>00710   __IO uint32_t TSR;             <span class="comment">/*!&lt; 0x104         ADC Trigger Source Register                             */</span>
<a name="l00711"></a>00711        uint32_t RESERVE5[2];     <span class="comment">/*!&lt; 0x108 - 0x10C Reserved                                                */</span>
<a name="l00712"></a>00712   __IO uint32_t HTCR;            <span class="comment">/*!&lt; 0x110         ADC High-priority Trigger Control Register              */</span>
<a name="l00713"></a>00713   __IO uint32_t HTSR;            <span class="comment">/*!&lt; 0x114         ADC High-priority Trigger Source Register               */</span>
<a name="l00714"></a>00714        uint32_t RESERVE6[2];     <span class="comment">/*!&lt; 0x118 - 0x11C Reserved                                                */</span>
<a name="l00715"></a>00715   __IO uint32_t WCR;             <span class="comment">/*!&lt; 0x120         ADC Watchdog Control Register                           */</span>
<a name="l00716"></a>00716   __IO uint32_t LTR;             <span class="comment">/*!&lt; 0x124         ADC Watchdog Threshold Register                         */</span>
<a name="l00717"></a>00717   __IO uint32_t UTR;             <span class="comment">/*!&lt; 0x128         ADC Watchdog Threshold Register                         */</span>
<a name="l00718"></a>00718        uint32_t RESERVE7[1];     <span class="comment">/*!&lt; 0x12C         Reserved                                                */</span>
<a name="l00719"></a>00719   __IO uint32_t IER;             <span class="comment">/*!&lt; 0x130         ADC Interrupt Enable Register                           */</span>
<a name="l00720"></a>00720   __IO uint32_t IRAW;            <span class="comment">/*!&lt; 0x134         ADC Interrupt Raw Status Register                       */</span>
<a name="l00721"></a>00721   __IO uint32_t ISR;             <span class="comment">/*!&lt; 0x138         ADC Interrupt Status Register                           */</span>
<a name="l00722"></a>00722   __IO uint32_t ICLR;            <span class="comment">/*!&lt; 0x13C         ADC Interrupt Clear Register                            */</span>
<a name="l00723"></a>00723   __IO uint32_t PDMAR;           <span class="comment">/*!&lt; 0x140         ADC PDMA Request Register                               */</span>
<a name="l00724"></a>00724 <span class="preprocessor">  #if defined(USE_HT32F65230_40)</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span>       uint32_t RESERVE8[3];     <span class="comment">/*!&lt; 0x144 - 0x14C Reserved                                                */</span>
<a name="l00726"></a>00726   __IO uint32_t DIESR;           <span class="comment">/*!&lt; 0x150         Dual ADC Interrupt Enable/Status Register (ADC1 only)   */</span>
<a name="l00727"></a>00727   __IO uint32_t DPDMAR;          <span class="comment">/*!&lt; 0x154         Dual ADC PDMA Request Register (ADC1 only)              */</span>
<a name="l00728"></a>00728 <span class="preprocessor">  #endif</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F66242)</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span>       uint32_t RESERVE8[3];     <span class="comment">/*!&lt; 0x144 - 0x14C Reserved                                                */</span>
<a name="l00731"></a>00731   __IO uint32_t VREFCR;          <span class="comment">/*!&lt; 0x150         ADC Reference Voltage Control Register                  */</span>
<a name="l00732"></a>00732        uint32_t RESERVE9[3];     <span class="comment">/*!&lt; 0x154 - 0x15C Reserved                                                */</span>
<a name="l00733"></a>00733   __IO uint32_t HDR4[8];         <span class="comment">/*!&lt; 0x160 - 0x17C ADC High-priority Conversion Data Register 4-11         */</span>
<a name="l00734"></a>00734        uint32_t RESERVE10[4];    <span class="comment">/*!&lt; 0x180 - 0x18C Reserved                                                */</span>
<a name="l00735"></a>00735   __IO uint32_t STR16[2];        <span class="comment">/*!&lt; 0x190 - 0x194 ADC Input Sampling Time Register 16-17                  */</span>
<a name="l00736"></a>00736 <span class="preprocessor">  #endif</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F66246)</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span>       uint32_t RESERVE8[3];     <span class="comment">/*!&lt; 0x144 - 0x14C Reserved                                                */</span>
<a name="l00739"></a>00739   __IO uint32_t VREFCR;          <span class="comment">/*!&lt; 0x150         ADC Reference Voltage Control Register                  */</span>
<a name="l00740"></a>00740        uint32_t RESERVE9[3];     <span class="comment">/*!&lt; 0x154 - 0x15C Reserved                                                */</span>
<a name="l00741"></a>00741   __IO uint32_t HDR4[8];         <span class="comment">/*!&lt; 0x160 - 0x17C ADC High-priority Conversion Data Register 4-11         */</span>
<a name="l00742"></a>00742        uint32_t RESERVE10[4];    <span class="comment">/*!&lt; 0x180 - 0x18C Reserved                                                */</span>
<a name="l00743"></a>00743   __IO uint32_t STR16[2];        <span class="comment">/*!&lt; 0x190 - 0x194 ADC Input Sampling Time Register 16-17                  */</span>
<a name="l00744"></a>00744 <span class="preprocessor">  #endif</span>
<a name="l00745"></a>00745 <span class="preprocessor"></span>} <a class="code" href="struct_h_t___a_d_c___type_def.html" title="Analog to Digital Converter.">HT_ADC_TypeDef</a>;
<a name="l00746"></a>00746 <span class="preprocessor">#else</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00748"></a>00748 <span class="comment"> * @brief Analog to Digital Converter</span>
<a name="l00749"></a>00749 <span class="comment"> */</span>
<a name="l00750"></a><a class="code" href="struct_h_t___a_d_c___type_def.html">00750</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00751"></a>00751 {
<a name="l00752"></a>00752                                  <span class="comment">/* ADC: 0x40010000                                                         */</span>
<a name="l00753"></a><a class="code" href="struct_h_t___a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00753</a>   __IO uint32_t <a class="code" href="struct_h_t___a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000         ADC Conversion Control Register                         */</span>
<a name="l00754"></a>00754 <span class="preprocessor">  #if defined(USE_HT32F50020_30)</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span>  __IO uint32_t LST[1];          <span class="comment">/*!&lt; 0x004         ADC Conversion List Register 0                          */</span>
<a name="l00756"></a>00756        uint32_t RESERVE0[6];     <span class="comment">/*!&lt; 0x008 - 0x01C Reserved                                                */</span>
<a name="l00757"></a>00757 <span class="preprocessor">  #else</span>
<a name="l00758"></a><a class="code" href="struct_h_t___a_d_c___type_def.html#ac2e504beffde3baa4defd8dd248da634">00758</a> <span class="preprocessor"></span>  __IO uint32_t LST[2];          <span class="comment">/*!&lt; 0x004 - 0x008 ADC Conversion List Register 0-1                        */</span>
<a name="l00759"></a><a class="code" href="struct_h_t___a_d_c___type_def.html#a066978985f551364f9b8cc6c976db607">00759</a>        uint32_t RESERVE0[5];     <span class="comment">/*!&lt; 0x00C - 0x01C Reserved                                                */</span>
<a name="l00760"></a>00760 <span class="preprocessor">  #endif</span>
<a name="l00761"></a><a class="code" href="struct_h_t___a_d_c___type_def.html#a7060ac1ed928ee931d7664650f2dcf75">00761</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___a_d_c___type_def.html#a7060ac1ed928ee931d7664650f2dcf75">STR</a>;             <span class="comment">/*!&lt; 0x020         ADC Input Sampling Time Register                        */</span>
<a name="l00762"></a><a class="code" href="struct_h_t___a_d_c___type_def.html#a66e9fcb7fb1db4e81c1a057065f63053">00762</a>        uint32_t RESERVE1[3];     <span class="comment">/*!&lt; 0x024 - 0x02C Reserved                                                */</span>
<a name="l00763"></a>00763 <span class="preprocessor">  #if defined(USE_HT32F50020_30)</span>
<a name="l00764"></a>00764 <span class="preprocessor"></span>  __IO uint32_t DR[4];           <span class="comment">/*!&lt; 0x030 - 0x03C ADC Conversion Data Register 0-3                        */</span>
<a name="l00765"></a>00765        uint32_t RESERVE2[13];    <span class="comment">/*!&lt; 0x040 - 0x070 Reserved                                                */</span>
<a name="l00766"></a>00766 <span class="preprocessor">  #else</span>
<a name="l00767"></a><a class="code" href="struct_h_t___a_d_c___type_def.html#a076e4c6607d394ca348962cdbcf9b920">00767</a> <span class="preprocessor"></span>  __IO uint32_t DR[8];           <span class="comment">/*!&lt; 0x030 - 0x04C ADC Conversion Data Register 0-7                        */</span>
<a name="l00768"></a><a class="code" href="struct_h_t___a_d_c___type_def.html#a11cf524ffb7cd6a1cc921e4137b5042d">00768</a>        uint32_t RESERVE2[8];     <span class="comment">/*!&lt; 0x050 - 0x06C Reserved                                                */</span>
<a name="l00769"></a><a class="code" href="struct_h_t___a_d_c___type_def.html#ae9dd9282fab299d0cd6e119564688e53">00769</a>   __IO uint32_t <a class="code" href="struct_h_t___a_d_c___type_def.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a>;             <span class="comment">/*!&lt; 0x070         ADC Trigger Control Register                            */</span>
<a name="l00770"></a>00770 <span class="preprocessor">  #endif</span>
<a name="l00771"></a><a class="code" href="struct_h_t___a_d_c___type_def.html#a87e3001757a0cd493785f1f3337dd0e8">00771</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___a_d_c___type_def.html#a87e3001757a0cd493785f1f3337dd0e8">TSR</a>;             <span class="comment">/*!&lt; 0x074         ADC Trigger Source Register                             */</span>
<a name="l00772"></a>00772 <span class="preprocessor">  #if defined(USE_HT32F50020_30)</span>
<a name="l00773"></a>00773 <span class="preprocessor"></span>  __IO uint32_t RESERVE3[2];     <span class="comment">/*!&lt; 0x078 - 0x07C Reserved                                                */</span>
<a name="l00774"></a>00774 <span class="preprocessor">  #else</span>
<a name="l00775"></a><a class="code" href="struct_h_t___a_d_c___type_def.html#a4ca8d4e372398db0e5045993ffa56b05">00775</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___a_d_c___type_def.html#a4ca8d4e372398db0e5045993ffa56b05">WCR</a>;             <span class="comment">/*!&lt; 0x078         ADC Watchdog Control Register                           */</span>
<a name="l00776"></a><a class="code" href="struct_h_t___a_d_c___type_def.html#a988719d9de739a4e90710ac17e294b5b">00776</a>   __IO uint32_t <a class="code" href="struct_h_t___a_d_c___type_def.html#a988719d9de739a4e90710ac17e294b5b">WTR</a>;             <span class="comment">/*!&lt; 0x07C         ADC Watchdog Threshold Register                         */</span>
<a name="l00777"></a>00777 <span class="preprocessor">  #endif</span>
<a name="l00778"></a><a class="code" href="struct_h_t___a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">00778</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;             <span class="comment">/*!&lt; 0x080         ADC Interrupt Enable Register                           */</span>
<a name="l00779"></a><a class="code" href="struct_h_t___a_d_c___type_def.html#a126d4196da09e35f36e7542b45df7433">00779</a>   __IO uint32_t <a class="code" href="struct_h_t___a_d_c___type_def.html#a126d4196da09e35f36e7542b45df7433">IRAW</a>;            <span class="comment">/*!&lt; 0x084         ADC Interrupt Raw Status Register                       */</span>
<a name="l00780"></a><a class="code" href="struct_h_t___a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">00780</a>   __IO uint32_t <a class="code" href="struct_h_t___a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;             <span class="comment">/*!&lt; 0x088         ADC Interrupt Status Register                           */</span>
<a name="l00781"></a><a class="code" href="struct_h_t___a_d_c___type_def.html#a320ce8c752d94eb4f53c0db7a58433ae">00781</a>   __IO uint32_t <a class="code" href="struct_h_t___a_d_c___type_def.html#a320ce8c752d94eb4f53c0db7a58433ae">ICLR</a>;            <span class="comment">/*!&lt; 0x08C         ADC Interrupt Clear Register                            */</span>
<a name="l00782"></a>00782 <span class="preprocessor">  #if defined(USE_HT32F52342_52) || defined(USE_HT32F52243_53) || defined(USE_HT32F5826) || defined(USE_HT32F52344_54) || defined(USE_HT32F0006) || defined(USE_HT32F52357_67) || defined(USE_HT32F57342_52) || defined(USE_HT32F50343) || defined(USE_HT32F54243_53) || defined(USE_HT32F61244_45) || defined(USE_HT32F67041_51) || defined(USE_HT32F53231_41) || defined(USE_HT32F53242_52) || defined(USE_HT32F50431_41) || defined(USE_HT32F50442_52) || defined(USE_HT32F52234_44)</span>
<a name="l00783"></a><a class="code" href="struct_h_t___a_d_c___type_def.html#a67899157a382a13834751ebd4cd1fc5a">00783</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___a_d_c___type_def.html#a67899157a382a13834751ebd4cd1fc5a">PDMAR</a>;           <span class="comment">/*!&lt; 0x090         ADC PDMA Request Register                               */</span>
<a name="l00784"></a>00784 <span class="preprocessor">  #else</span>
<a name="l00785"></a>00785 <span class="preprocessor"></span>       uint32_t RESERVE4;        <span class="comment">/*!&lt; 0x090         Reserved                                                */</span>
<a name="l00786"></a>00786 <span class="preprocessor">  #endif</span>
<a name="l00787"></a>00787 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52344_54) || defined(USE_HT32F52357_67) || defined(USE_HT32F57342_52) || defined(USE_HT32F57331_41) || defined(USE_HT32F50343) || defined(USE_HT32F54231_41) || defined(USE_HT32F54243_53) || defined(USE_HT32F67041_51) || defined(USE_HT32F50020_30) || defined(USE_HT32F53231_41) || defined(USE_HT32F53242_52) || defined(USE_HT32F50431_41) || defined(USE_HT32F50442_52) || defined(USE_HT32F52234_44)</span>
<a name="l00788"></a>00788 <span class="preprocessor"></span>       uint32_t RESERVE5[3];     <span class="comment">/*!&lt; 0x094 - 0x09C Reserved                                                */</span>
<a name="l00789"></a>00789   __IO uint32_t VREFCR;          <span class="comment">/*!&lt; 0x0A0         ADC Reference Voltage Control Register                  */</span>
<a name="l00790"></a>00790   __IO uint32_t VREFVALR;        <span class="comment">/*!&lt; 0x0A4         ADC Reference Voltage Value Register                    */</span>
<a name="l00791"></a>00791 <span class="preprocessor">  #endif</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span>} <a class="code" href="struct_h_t___a_d_c___type_def.html" title="Analog to Digital Converter.">HT_ADC_TypeDef</a>;
<a name="l00793"></a>00793 <span class="preprocessor">#endif</span>
<a name="l00794"></a>00794 <span class="preprocessor"></span>
<a name="l00795"></a>00795 <span class="comment"></span>
<a name="l00796"></a>00796 <span class="comment">/**</span>
<a name="l00797"></a>00797 <span class="comment"> * @brief Digital to Analog Converter</span>
<a name="l00798"></a>00798 <span class="comment"> */</span>
<a name="l00799"></a><a class="code" href="struct_h_t___d_a_c___d_u_a_l16___type_def.html">00799</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00800"></a>00800 {
<a name="l00801"></a>00801                                  <span class="comment">/* DACDUAL16: 0x40054000                                                   */</span>
<a name="l00802"></a><a class="code" href="struct_h_t___d_a_c___d_u_a_l16___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00802</a>   __IO uint32_t <a class="code" href="struct_h_t___d_a_c___d_u_a_l16___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000         D/A Converter Control Register                          */</span>
<a name="l00803"></a><a class="code" href="struct_h_t___d_a_c___d_u_a_l16___type_def.html#a6da190ff22bfe16198d4036038fe9c14">00803</a>   __IO uint32_t <a class="code" href="struct_h_t___d_a_c___d_u_a_l16___type_def.html#a6da190ff22bfe16198d4036038fe9c14">RH</a>;              <span class="comment">/*!&lt; 0x004         D/A R-channel data register                             */</span>
<a name="l00804"></a><a class="code" href="struct_h_t___d_a_c___d_u_a_l16___type_def.html#afec8bf49b71ab9ba033dc9c32901696c">00804</a>   __IO uint32_t <a class="code" href="struct_h_t___d_a_c___d_u_a_l16___type_def.html#afec8bf49b71ab9ba033dc9c32901696c">LH</a>;              <span class="comment">/*!&lt; 0x008         D/A L-channel data register                             */</span>
<a name="l00805"></a><a class="code" href="struct_h_t___d_a_c___d_u_a_l16___type_def.html#a69e5fdddb18bbee220d70a0468ef7acf">00805</a>   __IO uint32_t <a class="code" href="struct_h_t___d_a_c___d_u_a_l16___type_def.html#a69e5fdddb18bbee220d70a0468ef7acf">TG</a>;              <span class="comment">/*!&lt; 0x00c         D/A data trigger Register                               */</span>
<a name="l00806"></a>00806 } <a class="code" href="struct_h_t___d_a_c___d_u_a_l16___type_def.html" title="Digital to Analog Converter.">HT_DAC_DUAL16_TypeDef</a>;
<a name="l00807"></a>00807 <span class="comment"></span>
<a name="l00808"></a>00808 <span class="comment">/**</span>
<a name="l00809"></a>00809 <span class="comment"> * @brief Digital to Analog Converter Channel</span>
<a name="l00810"></a>00810 <span class="comment"> */</span>
<a name="l00811"></a><a class="code" href="struct_h_t___d_a_c_c_h___type_def.html">00811</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00812"></a>00812 {
<a name="l00813"></a><a class="code" href="struct_h_t___d_a_c_c_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00813</a>   __IO uint32_t <a class="code" href="struct_h_t___d_a_c_c_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000         DAC Channel Control Register                            */</span>
<a name="l00814"></a><a class="code" href="struct_h_t___d_a_c_c_h___type_def.html#a9e6915d0723faa1514e0aa03a84c3087">00814</a>        uint32_t RESERVE0[2];     <span class="comment">/*!&lt; 0x004 - 0x008 Reserved                                                */</span>
<a name="l00815"></a><a class="code" href="struct_h_t___d_a_c_c_h___type_def.html#a22861eb20bd262be1f5777b59979b25b">00815</a>   __IO uint32_t <a class="code" href="struct_h_t___d_a_c_c_h___type_def.html#a22861eb20bd262be1f5777b59979b25b">DHR</a>;             <span class="comment">/*!&lt; 0x00C         DAC Channel Data Holding Register                       */</span>
<a name="l00816"></a><a class="code" href="struct_h_t___d_a_c_c_h___type_def.html#a479c29c406f9d0a24046a66ec48b8b61">00816</a>   __IO uint32_t <a class="code" href="struct_h_t___d_a_c_c_h___type_def.html#a479c29c406f9d0a24046a66ec48b8b61">DOR</a>;             <span class="comment">/*!&lt; 0x010         DAC Channel Data Output Register                        */</span>
<a name="l00817"></a><a class="code" href="struct_h_t___d_a_c_c_h___type_def.html#a66e9fcb7fb1db4e81c1a057065f63053">00817</a>        uint32_t RESERVE1[3];     <span class="comment">/*!&lt; 0x014 - 0x01C Reserved                                                */</span>
<a name="l00818"></a>00818 } <a class="code" href="struct_h_t___d_a_c_c_h___type_def.html" title="Digital to Analog Converter Channel.">HT_DACCH_TypeDef</a>;
<a name="l00819"></a>00819 <span class="comment"></span>
<a name="l00820"></a>00820 <span class="comment">/**</span>
<a name="l00821"></a>00821 <span class="comment"> * @brief Digital to Analog Converter</span>
<a name="l00822"></a>00822 <span class="comment"> */</span>
<a name="l00823"></a><a class="code" href="struct_h_t___d_a_c___type_def.html">00823</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00824"></a>00824 {
<a name="l00825"></a>00825                                  <span class="comment">/* DAC1: 0x40014000                                                        */</span>
<a name="l00826"></a>00826                                  <span class="comment">/* DAC0: 0x40054000                                                        */</span>
<a name="l00827"></a><a class="code" href="struct_h_t___d_a_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">00827</a>   __IO uint32_t <a class="code" href="struct_h_t___d_a_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;            <span class="comment">/*!&lt; 0x000         DAC Configuration Register                              */</span>
<a name="l00828"></a><a class="code" href="struct_h_t___d_a_c___type_def.html#aaa8d04bc160adc16967c31083e9c2b93">00828</a>        uint32_t RESERVE0[3];     <span class="comment">/*!&lt; 0x004 - 0x00C Reserved                                                */</span>
<a name="l00829"></a><a class="code" href="struct_h_t___d_a_c___type_def.html#a18f083d353c0fd7d7560f444f55cb5d5">00829</a>   <a class="code" href="struct_h_t___d_a_c_c_h___type_def.html" title="Digital to Analog Converter Channel.">HT_DACCH_TypeDef</a> <a class="code" href="struct_h_t___d_a_c___type_def.html#a18f083d353c0fd7d7560f444f55cb5d5">DACCH0</a>;       <span class="comment">/*!&lt; 0x010         DAC channel 0 registers                                 */</span>
<a name="l00830"></a><a class="code" href="struct_h_t___d_a_c___type_def.html#a5d6efb6de9697ff5677baef2221063a1">00830</a>   <a class="code" href="struct_h_t___d_a_c_c_h___type_def.html" title="Digital to Analog Converter Channel.">HT_DACCH_TypeDef</a> <a class="code" href="struct_h_t___d_a_c___type_def.html#a5d6efb6de9697ff5677baef2221063a1">DACCH1</a>;       <span class="comment">/*!&lt; 0x030         DAC channel 1 registers                                 */</span>
<a name="l00831"></a>00831 } <a class="code" href="struct_h_t___d_a_c___type_def.html" title="Digital to Analog Converter.">HT_DAC_TypeDef</a>;
<a name="l00832"></a>00832 <span class="comment"></span>
<a name="l00833"></a>00833 <span class="comment">/**</span>
<a name="l00834"></a>00834 <span class="comment"> * @brief Comparator</span>
<a name="l00835"></a>00835 <span class="comment"> */</span>
<a name="l00836"></a><a class="code" href="struct_h_t___c_m_p___type_def.html">00836</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00837"></a>00837 {
<a name="l00838"></a>00838                                  <span class="comment">/* CMP0: 0x40058000                                                        */</span>
<a name="l00839"></a>00839                                  <span class="comment">/* CMP1: 0x40058100                                                        */</span>
<a name="l00840"></a>00840                                  <span class="comment">/* CMP2: 0x40058200                                                        */</span>
<a name="l00841"></a><a class="code" href="struct_h_t___c_m_p___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00841</a>   __IO uint32_t <a class="code" href="struct_h_t___c_m_p___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000          Comparator Control Register                            */</span>
<a name="l00842"></a><a class="code" href="struct_h_t___c_m_p___type_def.html#a88a1eea892931fab011219ccf2a727b2">00842</a>   __IO uint32_t <a class="code" href="struct_h_t___c_m_p___type_def.html#a88a1eea892931fab011219ccf2a727b2">VALR</a>;            <span class="comment">/*!&lt; 0x004          Comparator Voltage Reference Value Register            */</span>
<a name="l00843"></a><a class="code" href="struct_h_t___c_m_p___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">00843</a>   __IO uint32_t <a class="code" href="struct_h_t___c_m_p___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;             <span class="comment">/*!&lt; 0x008          Comparator Interrupt Enable Register                   */</span>
<a name="l00844"></a><a class="code" href="struct_h_t___c_m_p___type_def.html#ad90dfd3c7ae7b734c63b298911d2f487">00844</a>   __IO uint32_t <a class="code" href="struct_h_t___c_m_p___type_def.html#ad90dfd3c7ae7b734c63b298911d2f487">TFR</a>;             <span class="comment">/*!&lt; 0x00C          Comparator Transition Flag Register                    */</span>
<a name="l00845"></a>00845 <span class="preprocessor">  #if defined(USE_HT32F65230_40) || defined(USE_HT32F65232) || defined(USE_HT32F66242) || defined(USE_HT32F66246)</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span>  __IO uint32_t CI;              <span class="comment">/*!&lt; 0x010          Comparator Input Control Register                      */</span>
<a name="l00847"></a>00847 <span class="preprocessor">  #endif</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F65232) || defined(USE_HT32F66242) || defined(USE_HT32F66246)</span>
<a name="l00849"></a>00849 <span class="preprocessor"></span>  __IO uint32_t CO;              <span class="comment">/*!&lt; 0x014          Comparator Output Control Register                     */</span>
<a name="l00850"></a>00850 <span class="preprocessor">  #endif</span>
<a name="l00851"></a>00851 <span class="preprocessor"></span>} <a class="code" href="struct_h_t___c_m_p___type_def.html" title="Comparator.">HT_CMP_TypeDef</a>;
<a name="l00852"></a>00852 
<a name="l00853"></a>00853 <span class="comment"></span>
<a name="l00854"></a>00854 <span class="comment">/**</span>
<a name="l00855"></a>00855 <span class="comment"> * @brief Operational Amplifier</span>
<a name="l00856"></a>00856 <span class="comment"> */</span>
<a name="l00857"></a><a class="code" href="struct_h_t___o_p_a___type_def.html">00857</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00858"></a>00858 {
<a name="l00859"></a>00859                                  <span class="comment">/* OPA0: 0x40018000                                                        */</span>
<a name="l00860"></a>00860                                  <span class="comment">/* OPA1: 0x40018100                                                        */</span>
<a name="l00861"></a><a class="code" href="struct_h_t___o_p_a___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00861</a>   __IO uint32_t <a class="code" href="struct_h_t___o_p_a___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000         Operational Amplifier Control Register                  */</span>
<a name="l00862"></a>00862 <span class="preprocessor">  #if defined(USE_HT32F65232)</span>
<a name="l00863"></a>00863 <span class="preprocessor"></span>  __IO uint32_t VOS;             <span class="comment">/*!&lt; 0x004         Operational Amplifier Input Offset Register             */</span>
<a name="l00864"></a>00864   __IO uint32_t DAC;             <span class="comment">/*!&lt; 0x008         Operational Amplifier Voltage Reference Value Register  */</span>
<a name="l00865"></a>00865 <span class="preprocessor">  #endif</span>
<a name="l00866"></a>00866 <span class="preprocessor"></span>} <a class="code" href="struct_h_t___o_p_a___type_def.html" title="Operational Amplifier.">HT_OPA_TypeDef</a>;
<a name="l00867"></a>00867 <span class="comment"></span>
<a name="l00868"></a>00868 <span class="comment">/**</span>
<a name="l00869"></a>00869 <span class="comment"> * @brief Programmable Gain Amplifier 0~X</span>
<a name="l00870"></a>00870 <span class="comment"> */</span>
<a name="l00871"></a><a class="code" href="struct_h_t___p_g_a0___x___type_def.html">00871</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00872"></a>00872 {
<a name="l00873"></a>00873                                  <span class="comment">/* PGA0: 0x40018000                                                        */</span>
<a name="l00874"></a>00874                                  <span class="comment">/* PGA1: 0x40018008                                                        */</span>
<a name="l00875"></a>00875                                  <span class="comment">/* PGA2: 0x40018010                                                        */</span>
<a name="l00876"></a>00876                                  <span class="comment">/* PGA3: 0x40018018                                                        */</span>
<a name="l00877"></a><a class="code" href="struct_h_t___p_g_a0___x___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00877</a>   __IO uint32_t <a class="code" href="struct_h_t___p_g_a0___x___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000         Programmable Gain Amplifier Control Register            */</span>
<a name="l00878"></a><a class="code" href="struct_h_t___p_g_a0___x___type_def.html#a2cd80c4794cba15d8d0464bb8bc32e47">00878</a>   __IO uint32_t <a class="code" href="struct_h_t___p_g_a0___x___type_def.html#a2cd80c4794cba15d8d0464bb8bc32e47">VOS</a>;             <span class="comment">/*!&lt; 0x004         Programmable Gain Amplifier Offset Control Register     */</span>
<a name="l00879"></a>00879 } <a class="code" href="struct_h_t___p_g_a0___x___type_def.html" title="Programmable Gain Amplifier 0~X.">HT_PGA0_X_TypeDef</a>;
<a name="l00880"></a>00880 <span class="comment"></span>
<a name="l00881"></a>00881 <span class="comment">/**</span>
<a name="l00882"></a>00882 <span class="comment"> * @brief Programmable Gain Amplifier</span>
<a name="l00883"></a>00883 <span class="comment"> */</span>
<a name="l00884"></a><a class="code" href="struct_h_t___p_g_a___type_def.html">00884</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00885"></a>00885 {
<a name="l00886"></a>00886                                  <span class="comment">/* PGA: 0x40018000                                                         */</span>
<a name="l00887"></a><a class="code" href="struct_h_t___p_g_a___type_def.html#a6349b3f5bd84a9d19d3de5b8c36ce900">00887</a>   __IO uint32_t <a class="code" href="struct_h_t___p_g_a___type_def.html#a6349b3f5bd84a9d19d3de5b8c36ce900">VR</a>;              <span class="comment">/*!&lt; 0x020         PGA Voltage Follower Control Register                   */</span>
<a name="l00888"></a>00888 } <a class="code" href="struct_h_t___p_g_a___type_def.html" title="Programmable Gain Amplifier.">HT_PGA_TypeDef</a>;
<a name="l00889"></a>00889 <span class="comment"></span>
<a name="l00890"></a>00890 <span class="comment">/**</span>
<a name="l00891"></a>00891 <span class="comment"> * @brief General Purpose I/O</span>
<a name="l00892"></a>00892 <span class="comment"> */</span>
<a name="l00893"></a><a class="code" href="struct_h_t___g_p_i_o___type_def.html">00893</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00894"></a>00894 {
<a name="l00895"></a>00895                                  <span class="comment">/* GPIOA: 0x400B0000                                                       */</span>
<a name="l00896"></a>00896                                  <span class="comment">/* GPIOB: 0x400B2000                                                       */</span>
<a name="l00897"></a>00897                                  <span class="comment">/* GPIOC: 0x400B4000                                                       */</span>
<a name="l00898"></a>00898                                  <span class="comment">/* GPIOD: 0x400B6000                                                       */</span>
<a name="l00899"></a>00899                                  <span class="comment">/* GPIOE: 0x400B8000                                                       */</span>
<a name="l00900"></a>00900                                  <span class="comment">/* GPIOF: 0x400BA000                                                       */</span>
<a name="l00901"></a><a class="code" href="struct_h_t___g_p_i_o___type_def.html#a3a3bf846b7b154ac3aca72c0fae2ea1c">00901</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_i_o___type_def.html#a3a3bf846b7b154ac3aca72c0fae2ea1c">DIRCR</a>;           <span class="comment">/*!&lt; 0x000         Data Direction Control Register                         */</span>
<a name="l00902"></a><a class="code" href="struct_h_t___g_p_i_o___type_def.html#ab558988d623140d8ac59d24c370bef97">00902</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_i_o___type_def.html#ab558988d623140d8ac59d24c370bef97">INER</a>;            <span class="comment">/*!&lt; 0x004         Input function enable register                          */</span>
<a name="l00903"></a><a class="code" href="struct_h_t___g_p_i_o___type_def.html#a14835c9cf845ce3bfac9b45c988e080d">00903</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_i_o___type_def.html#a14835c9cf845ce3bfac9b45c988e080d">PUR</a>;             <span class="comment">/*!&lt; 0x008         Pull-Up Selection Register                              */</span>
<a name="l00904"></a><a class="code" href="struct_h_t___g_p_i_o___type_def.html#ac8dd6171027b425bf9055d2f57e1e649">00904</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_i_o___type_def.html#ac8dd6171027b425bf9055d2f57e1e649">PDR</a>;             <span class="comment">/*!&lt; 0x00C         Pull-Down Selection Register                            */</span>
<a name="l00905"></a><a class="code" href="struct_h_t___g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">00905</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">ODR</a>;             <span class="comment">/*!&lt; 0x010         Open Drain Selection Register                           */</span>
<a name="l00906"></a><a class="code" href="struct_h_t___g_p_i_o___type_def.html#aa02694ef7f69cc42b63ab5f255b5f5fb">00906</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_i_o___type_def.html#aa02694ef7f69cc42b63ab5f255b5f5fb">DRVR</a>;            <span class="comment">/*!&lt; 0x014         Drive Current Selection Register                        */</span>
<a name="l00907"></a><a class="code" href="struct_h_t___g_p_i_o___type_def.html#a9e6333d477dc74f01a519559a12eea4b">00907</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_i_o___type_def.html#a9e6333d477dc74f01a519559a12eea4b">LOCKR</a>;           <span class="comment">/*!&lt; 0x018         Lock Register                                           */</span>
<a name="l00908"></a><a class="code" href="struct_h_t___g_p_i_o___type_def.html#ab8f0cee9139bdd013384279b5ca7b7a8">00908</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_i_o___type_def.html#ab8f0cee9139bdd013384279b5ca7b7a8">DINR</a>;            <span class="comment">/*!&lt; 0x01c         Data Input Register                                     */</span>
<a name="l00909"></a><a class="code" href="struct_h_t___g_p_i_o___type_def.html#a727638bfa712935b7bb81674486d6458">00909</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_i_o___type_def.html#a727638bfa712935b7bb81674486d6458">DOUTR</a>;           <span class="comment">/*!&lt; 0x020         Data Output Register                                    */</span>
<a name="l00910"></a><a class="code" href="struct_h_t___g_p_i_o___type_def.html#ad7b06c14f872de1f8d974e4f8513171c">00910</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_i_o___type_def.html#ad7b06c14f872de1f8d974e4f8513171c">SRR</a>;             <span class="comment">/*!&lt; 0x024         Output Set and Reset Control Register                   */</span>
<a name="l00911"></a><a class="code" href="struct_h_t___g_p_i_o___type_def.html#a458518976ab92c251df99c8e5fea7225">00911</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_i_o___type_def.html#a458518976ab92c251df99c8e5fea7225">RR</a>;              <span class="comment">/*!&lt; 0x028         Output Reset Control Register                           */</span>
<a name="l00912"></a>00912 <span class="preprocessor">  #if defined(USE_HT32F50220_30) || defined(USE_HT32F50231_41) || defined(USE_HT32F54231_41) || defined(USE_HT32F54243_53) || defined(USE_HT32F53231_41) || defined(USE_HT32F53242_52) || defined(USE_HT32F50431_41) || defined(USE_HT32F50442_52)</span>
<a name="l00913"></a>00913 <span class="preprocessor"></span>  __IO uint32_t SCER;            <span class="comment">/*!&lt; 0x02C         Sink Current Enhanced Selection Register                */</span>
<a name="l00914"></a>00914 <span class="preprocessor">  #endif</span>
<a name="l00915"></a>00915 <span class="preprocessor"></span>} <a class="code" href="struct_h_t___g_p_i_o___type_def.html" title="General Purpose I/O.">HT_GPIO_TypeDef</a>;
<a name="l00916"></a>00916 
<a name="l00917"></a>00917 <span class="comment"></span>
<a name="l00918"></a>00918 <span class="comment">/**</span>
<a name="l00919"></a>00919 <span class="comment"> * @brief AFIO</span>
<a name="l00920"></a>00920 <span class="comment"> */</span>
<a name="l00921"></a><a class="code" href="struct_h_t___a_f_i_o___type_def.html">00921</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00922"></a>00922 {
<a name="l00923"></a>00923                                  <span class="comment">/* AFIO: 0x40022000                                                        */</span>
<a name="l00924"></a>00924 <span class="preprocessor">  #if defined(USE_HT32F50020_30)</span>
<a name="l00925"></a>00925 <span class="preprocessor"></span>  __IO uint32_t ESSR[1];         <span class="comment">/*!&lt; 0x000         EXTI Source Selection Register 0                        */</span>
<a name="l00926"></a>00926        uint32_t RESERVE0[7];     <span class="comment">/*!&lt; 0x004 - 0x01C Reserved                                                */</span>
<a name="l00927"></a>00927 <span class="preprocessor">  #else</span>
<a name="l00928"></a><a class="code" href="struct_h_t___a_f_i_o___type_def.html#ab508b8bec6330abb4cacd3dd1802288b">00928</a> <span class="preprocessor"></span>  __IO uint32_t ESSR[2];         <span class="comment">/*!&lt; 0x000         EXTI Source Selection Register 0 ~ 1                    */</span>
<a name="l00929"></a><a class="code" href="struct_h_t___a_f_i_o___type_def.html#a07dc45c3b1419335a12fd66aaaaf593f">00929</a>        uint32_t RESERVE0[6];     <span class="comment">/*!&lt; 0x008 - 0x01C Reserved                                                */</span>
<a name="l00930"></a>00930 <span class="preprocessor">  #endif</span>
<a name="l00931"></a><a class="code" href="struct_h_t___a_f_i_o___type_def.html#a7e2c8f11958c84bd035f2c59de696a1d">00931</a> <span class="preprocessor"></span>  __IO uint32_t GPACFGR[2];      <span class="comment">/*!&lt; 0x020         GPIO Port A Configuration Register 0 ~ 1                */</span>
<a name="l00932"></a><a class="code" href="struct_h_t___a_f_i_o___type_def.html#ac0d32eb3efa0e875f81e61cdeb1d0d78">00932</a>   __IO uint32_t GPBCFGR[2];      <span class="comment">/*!&lt; 0x028         GPIO Port B Configuration Register 0 ~ 1                */</span>
<a name="l00933"></a>00933 <span class="preprocessor">  #if !defined(USE_HT32F52220_30)</span>
<a name="l00934"></a><a class="code" href="struct_h_t___a_f_i_o___type_def.html#a49197e47044c1f665e70635fc82b7b0c">00934</a> <span class="preprocessor"></span>  __IO uint32_t GPCCFGR[2];      <span class="comment">/*!&lt; 0x030         GPIO Port C Configuration Register 0 ~ 1                */</span>
<a name="l00935"></a>00935 <span class="preprocessor">  #endif</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52342_52) || defined(USE_HT32F52243_53) || defined(USE_HT32F5826) || defined(USE_HT32F52344_54) || defined(USE_HT32F0006) || defined(USE_HT32F52357_67) || defined(USE_HT32F57342_52) || defined(USE_HT32F57331_41) || defined(USE_HT32F54243_53) || defined(USE_HT32F61244_45) || defined(USE_HT32F53231_41) || defined(USE_HT32F53242_52) || defined(USE_HT32F50431_41) || defined(USE_HT32F50442_52)</span>
<a name="l00937"></a><a class="code" href="struct_h_t___a_f_i_o___type_def.html#a87d728441eba9a59356e38f7ac874b34">00937</a> <span class="preprocessor"></span>  __IO uint32_t GPDCFGR[2];      <span class="comment">/*!&lt; 0x038         GPIO Port D Configuration Register 0 ~ 1                */</span>
<a name="l00938"></a>00938 <span class="preprocessor">  #endif</span>
<a name="l00939"></a>00939 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52357_67) || defined(USE_HT32F57342_52) || defined(USE_HT32F57331_41)</span>
<a name="l00940"></a>00940 <span class="preprocessor"></span>  __IO uint32_t GPECFGR[2];      <span class="comment">/*!&lt; 0x040         GPIO Port E Configuration Register 0 ~ 1                */</span>
<a name="l00941"></a>00941 <span class="preprocessor">  #endif</span>
<a name="l00942"></a>00942 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F0008) || defined(USE_HT32F50020_30)</span>
<a name="l00943"></a>00943 <span class="preprocessor"></span>       uint32_t RESERVE1[4];     <span class="comment">/*!&lt; 0x038 - 0x044 Reserved                                                */</span>
<a name="l00944"></a>00944   __IO uint32_t GPFCFGR[2];      <span class="comment">/*!&lt; 0x048         GPIO Port F Configuration Register 0 ~ 1                */</span>
<a name="l00945"></a>00945 <span class="preprocessor">  #endif</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span>} <a class="code" href="struct_h_t___a_f_i_o___type_def.html" title="AFIO.">HT_AFIO_TypeDef</a>;
<a name="l00947"></a>00947 
<a name="l00948"></a>00948 <span class="comment"></span>
<a name="l00949"></a>00949 <span class="comment">/**</span>
<a name="l00950"></a>00950 <span class="comment"> * @brief External Interrupt/Event Controller</span>
<a name="l00951"></a>00951 <span class="comment"> */</span>
<a name="l00952"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html">00952</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00953"></a>00953 {
<a name="l00954"></a>00954                                  <span class="comment">/* EXTI: 0x40024000                                                        */</span>
<a name="l00955"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#adb3d8188b19e5ef679597062d450d8b3">00955</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#adb3d8188b19e5ef679597062d450d8b3">CFGR0</a>;           <span class="comment">/*!&lt; 0x000         EXTI Interrupt 0 Configuration Register                 */</span>
<a name="l00956"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">00956</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>;           <span class="comment">/*!&lt; 0x004         EXTI Interrupt 1 Configuration Register                 */</span>
<a name="l00957"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">00957</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>;           <span class="comment">/*!&lt; 0x008         EXTI Interrupt 2 Configuration Register                 */</span>
<a name="l00958"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#a2a080bea2fd90b70e0e528b9b655cf6a">00958</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#a2a080bea2fd90b70e0e528b9b655cf6a">CFGR3</a>;           <span class="comment">/*!&lt; 0x00C         EXTI Interrupt 3 Configuration Register                 */</span>
<a name="l00959"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#a11690c82016f61f92e38ec0a88c163bf">00959</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#a11690c82016f61f92e38ec0a88c163bf">CFGR4</a>;           <span class="comment">/*!&lt; 0x010         EXTI Interrupt 4 Configuration Register                 */</span>
<a name="l00960"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#a8f181e3de78721482be075ef52e61d4a">00960</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#a8f181e3de78721482be075ef52e61d4a">CFGR5</a>;           <span class="comment">/*!&lt; 0x014         EXTI Interrupt 5 Configuration Register                 */</span>
<a name="l00961"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#a07d27c0b83fc6052b8835ef5ed6615a7">00961</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#a07d27c0b83fc6052b8835ef5ed6615a7">CFGR6</a>;           <span class="comment">/*!&lt; 0x018         EXTI Interrupt 6 Configuration Register                 */</span>
<a name="l00962"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#affaca938ed86446f2af227f6355dec55">00962</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#affaca938ed86446f2af227f6355dec55">CFGR7</a>;           <span class="comment">/*!&lt; 0x01C         EXTI Interrupt 7 Configuration Register                 */</span>
<a name="l00963"></a>00963 <span class="preprocessor">  #if defined(USE_HT32F50020_30)</span>
<a name="l00964"></a>00964 <span class="preprocessor"></span>  __IO uint32_t RESERVE0[8];     <span class="comment">/*!&lt; 0x020 - 0x3C  Reserved                                                */</span>  
<a name="l00965"></a>00965 <span class="preprocessor">  #else</span>
<a name="l00966"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#a2cdf04bb009b78f7a8ebe7dbe9e19bf2">00966</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#a2cdf04bb009b78f7a8ebe7dbe9e19bf2">CFGR8</a>;           <span class="comment">/*!&lt; 0x020         EXTI Interrupt 8 Configuration Register                 */</span>
<a name="l00967"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#a65a2f2b2b9e3a947c0c0e768cb4b22d4">00967</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#a65a2f2b2b9e3a947c0c0e768cb4b22d4">CFGR9</a>;           <span class="comment">/*!&lt; 0x024         EXTI Interrupt 9 Configuration Register                 */</span>
<a name="l00968"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#ad2caf433c2e9d04cba22cc99016ed504">00968</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#ad2caf433c2e9d04cba22cc99016ed504">CFGR10</a>;          <span class="comment">/*!&lt; 0x028         EXTI Interrupt 10 Configuration Register                */</span>
<a name="l00969"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#ae6d13479eda0648a1af48b378cf7889d">00969</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#ae6d13479eda0648a1af48b378cf7889d">CFGR11</a>;          <span class="comment">/*!&lt; 0x02C         EXTI Interrupt 11 Configuration Register                */</span>
<a name="l00970"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#a131b319cc768234bfe0b0e5154f827d6">00970</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#a131b319cc768234bfe0b0e5154f827d6">CFGR12</a>;          <span class="comment">/*!&lt; 0x030         EXTI Interrupt 12 Configuration Register                */</span>
<a name="l00971"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#a501abb6e8f489f083f8c4b1ba4bc2021">00971</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#a501abb6e8f489f083f8c4b1ba4bc2021">CFGR13</a>;          <span class="comment">/*!&lt; 0x034         EXTI Interrupt 13 Configuration Register                */</span>
<a name="l00972"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#a4a70f5e5bb0166d48811460a3a775962">00972</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#a4a70f5e5bb0166d48811460a3a775962">CFGR14</a>;          <span class="comment">/*!&lt; 0x038         EXTI Interrupt 14 Configuration Register                */</span>
<a name="l00973"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#a4e450165dfb7968bfc97d6179775a5a5">00973</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#a4e450165dfb7968bfc97d6179775a5a5">CFGR15</a>;          <span class="comment">/*!&lt; 0x03C         EXTI Interrupt 15 Configuration Register                */</span>
<a name="l00974"></a>00974 <span class="preprocessor">  #endif</span>
<a name="l00975"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00975</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x040         EXTI Interrupt Control Register                         */</span>
<a name="l00976"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#a2bd537facf158cda4104a03f9f0dede9">00976</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#a2bd537facf158cda4104a03f9f0dede9">EDGEFLGR</a>;        <span class="comment">/*!&lt; 0x044         EXTI Interrupt Edge Flag Register                       */</span>
<a name="l00977"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#a77d5eb726c55ea7695aa5b62931a108b">00977</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#a77d5eb726c55ea7695aa5b62931a108b">EDGESR</a>;          <span class="comment">/*!&lt; 0x048         EXTI Interrupt Edge Status Register                     */</span>
<a name="l00978"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#a3aa8cb3b286c630b9fa126616a1f6498">00978</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#a3aa8cb3b286c630b9fa126616a1f6498">SSCR</a>;            <span class="comment">/*!&lt; 0x04C         EXTI Interrupt Software Set Command Register            */</span>
<a name="l00979"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#afcd018c854b6006f9724399d3bc04f89">00979</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#afcd018c854b6006f9724399d3bc04f89">WAKUPCR</a>;         <span class="comment">/*!&lt; 0x050         EXTI Interrupt Wakeup Control Register                  */</span>
<a name="l00980"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#afebd2e3fc8b81fe6305350b99c5b6dfc">00980</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#afebd2e3fc8b81fe6305350b99c5b6dfc">WAKUPPOLR</a>;       <span class="comment">/*!&lt; 0x054         EXTI Interrupt Wakeup Polarity Register                 */</span>
<a name="l00981"></a><a class="code" href="struct_h_t___e_x_t_i___type_def.html#aae96b5d7b7df80ab4abaa1b4c6f378c6">00981</a>   __IO uint32_t <a class="code" href="struct_h_t___e_x_t_i___type_def.html#aae96b5d7b7df80ab4abaa1b4c6f378c6">WAKUPFLG</a>;        <span class="comment">/*!&lt; 0x058         EXTI Interrupt Wakeup Flag Register                     */</span>
<a name="l00982"></a>00982 } <a class="code" href="struct_h_t___e_x_t_i___type_def.html" title="External Interrupt/Event Controller.">HT_EXTI_TypeDef</a>;
<a name="l00983"></a>00983 
<a name="l00984"></a>00984 <span class="comment"></span>
<a name="l00985"></a>00985 <span class="comment">/**</span>
<a name="l00986"></a>00986 <span class="comment"> * @brief Inter-integrated Circuit Interface</span>
<a name="l00987"></a>00987 <span class="comment"> */</span>
<a name="l00988"></a><a class="code" href="struct_h_t___i2_c___type_def.html">00988</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00989"></a>00989 {
<a name="l00990"></a>00990                                  <span class="comment">/* I2C2: 0x40008000                                                        */</span>
<a name="l00991"></a>00991                                  <span class="comment">/* I2C0: 0x40048000                                                        */</span>
<a name="l00992"></a>00992                                  <span class="comment">/* I2C1: 0x40049000                                                        */</span>
<a name="l00993"></a><a class="code" href="struct_h_t___i2_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">00993</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000         Control Register                                        */</span>
<a name="l00994"></a><a class="code" href="struct_h_t___i2_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">00994</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;             <span class="comment">/*!&lt; 0x004         Interrupt Enable Register                               */</span>
<a name="l00995"></a><a class="code" href="struct_h_t___i2_c___type_def.html#a76ad3d64ab4e5e952bf1b803fac261b2">00995</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_c___type_def.html#a76ad3d64ab4e5e952bf1b803fac261b2">ADDR</a>;            <span class="comment">/*!&lt; 0x008         Address Register                                        */</span>
<a name="l00996"></a><a class="code" href="struct_h_t___i2_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">00996</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              <span class="comment">/*!&lt; 0x00C         Status Register                                         */</span>
<a name="l00997"></a><a class="code" href="struct_h_t___i2_c___type_def.html#af106eb46c7b6439471a4f2e2c8f84221">00997</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_c___type_def.html#af106eb46c7b6439471a4f2e2c8f84221">SHPGR</a>;           <span class="comment">/*!&lt; 0x010         SCL High Period Generation Register                     */</span>
<a name="l00998"></a><a class="code" href="struct_h_t___i2_c___type_def.html#af7c489a5fff9fd2114ad4ae2f009a7a6">00998</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_c___type_def.html#af7c489a5fff9fd2114ad4ae2f009a7a6">SLPGR</a>;           <span class="comment">/*!&lt; 0x014         SCL Low Period Generation Register                      */</span>
<a name="l00999"></a><a class="code" href="struct_h_t___i2_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">00999</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;              <span class="comment">/*!&lt; 0x018         Data Register                                           */</span>
<a name="l01000"></a><a class="code" href="struct_h_t___i2_c___type_def.html#a98069e908f0dbdf30857c4c33e5680b8">01000</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_c___type_def.html#a98069e908f0dbdf30857c4c33e5680b8">TAR</a>;             <span class="comment">/*!&lt; 0x01C         Target Register                                         */</span>
<a name="l01001"></a><a class="code" href="struct_h_t___i2_c___type_def.html#a3c0b646a1105ea89b40929ea97ff4359">01001</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_c___type_def.html#a3c0b646a1105ea89b40929ea97ff4359">ADDMR</a>;           <span class="comment">/*!&lt; 0x020         Address Mask Register                                   */</span>
<a name="l01002"></a><a class="code" href="struct_h_t___i2_c___type_def.html#afeed32711c906f5a0d4cb08fd1ef0dba">01002</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_c___type_def.html#afeed32711c906f5a0d4cb08fd1ef0dba">ADDSR</a>;           <span class="comment">/*!&lt; 0x024         Address Snoop Register                                  */</span>
<a name="l01003"></a><a class="code" href="struct_h_t___i2_c___type_def.html#ad7f021a5f78fa0f06b75e26b9cb96845">01003</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_c___type_def.html#ad7f021a5f78fa0f06b75e26b9cb96845">TOUT</a>;            <span class="comment">/*!&lt; 0x028         Timeout Register                                        */</span>
<a name="l01004"></a>01004 } <a class="code" href="struct_h_t___i2_c___type_def.html" title="Inter-integrated Circuit Interface.">HT_I2C_TypeDef</a>;
<a name="l01005"></a>01005 
<a name="l01006"></a>01006 <span class="comment"></span>
<a name="l01007"></a>01007 <span class="comment">/**</span>
<a name="l01008"></a>01008 <span class="comment"> * @brief WATCHDOG</span>
<a name="l01009"></a>01009 <span class="comment"> */</span>
<a name="l01010"></a><a class="code" href="struct_h_t___w_d_t___type_def.html">01010</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01011"></a>01011 {
<a name="l01012"></a>01012                                  <span class="comment">/* WDT: 0x40068000                                                         */</span>
<a name="l01013"></a><a class="code" href="struct_h_t___w_d_t___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">01013</a>   __IO uint32_t <a class="code" href="struct_h_t___w_d_t___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000         Control Register                                        */</span>
<a name="l01014"></a><a class="code" href="struct_h_t___w_d_t___type_def.html#aa030eda602f2092e529986543d7960f9">01014</a>   __IO uint32_t <a class="code" href="struct_h_t___w_d_t___type_def.html#aa030eda602f2092e529986543d7960f9">MR0</a>;             <span class="comment">/*!&lt; 0x004         Mode 0 Register                                         */</span>
<a name="l01015"></a><a class="code" href="struct_h_t___w_d_t___type_def.html#ad73ee839cf686a7e99bd84568b141abb">01015</a>   __IO uint32_t <a class="code" href="struct_h_t___w_d_t___type_def.html#ad73ee839cf686a7e99bd84568b141abb">MR1</a>;             <span class="comment">/*!&lt; 0x008         Mode 1 Register                                         */</span>
<a name="l01016"></a><a class="code" href="struct_h_t___w_d_t___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">01016</a>   __IO uint32_t <a class="code" href="struct_h_t___w_d_t___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              <span class="comment">/*!&lt; 0x00C         Status Register                                         */</span>
<a name="l01017"></a><a class="code" href="struct_h_t___w_d_t___type_def.html#af8d25514079514d38c104402f46470af">01017</a>   __IO uint32_t <a class="code" href="struct_h_t___w_d_t___type_def.html#af8d25514079514d38c104402f46470af">PR</a>;              <span class="comment">/*!&lt; 0x010         Write Protect Register                                  */</span>
<a name="l01018"></a><a class="code" href="struct_h_t___w_d_t___type_def.html#a40626516c1871e2cb75ae9d5940a9341">01018</a>        uint32_t RESERVED0[1];    <span class="comment">/*!&lt; 0x014         Reserved                                                */</span>
<a name="l01019"></a><a class="code" href="struct_h_t___w_d_t___type_def.html#a876dd0a8546697065f406b7543e27af2">01019</a>   __IO uint32_t <a class="code" href="struct_h_t___w_d_t___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;             <span class="comment">/*!&lt; 0x018         Clock Selection Register                                */</span>
<a name="l01020"></a>01020 } <a class="code" href="struct_h_t___w_d_t___type_def.html" title="WATCHDOG.">HT_WDT_TypeDef</a>;
<a name="l01021"></a>01021 
<a name="l01022"></a>01022 <span class="comment"></span>
<a name="l01023"></a>01023 <span class="comment">/**</span>
<a name="l01024"></a>01024 <span class="comment"> * @brief Real-Time Clock</span>
<a name="l01025"></a>01025 <span class="comment"> */</span>
<a name="l01026"></a><a class="code" href="struct_h_t___r_t_c___type_def.html">01026</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01027"></a>01027 {
<a name="l01028"></a>01028                                  <span class="comment">/* RTC: 0x4006A000                                                         */</span>
<a name="l01029"></a><a class="code" href="struct_h_t___r_t_c___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">01029</a>   __IO uint32_t <a class="code" href="struct_h_t___r_t_c___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;             <span class="comment">/*!&lt; 0x000         RTC Counter Register                                    */</span>
<a name="l01030"></a><a class="code" href="struct_h_t___r_t_c___type_def.html#a12521d40371a2f123a6834c74f2b2041">01030</a>   __IO uint32_t <a class="code" href="struct_h_t___r_t_c___type_def.html#a12521d40371a2f123a6834c74f2b2041">CMP</a>;             <span class="comment">/*!&lt; 0x004         RTC Compare Register                                    */</span>
<a name="l01031"></a><a class="code" href="struct_h_t___r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">01031</a>   __IO uint32_t <a class="code" href="struct_h_t___r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x008         RTC Control Register                                    */</span>
<a name="l01032"></a><a class="code" href="struct_h_t___r_t_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">01032</a>   __IO uint32_t <a class="code" href="struct_h_t___r_t_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              <span class="comment">/*!&lt; 0x00C         RTC Status Register                                     */</span>
<a name="l01033"></a><a class="code" href="struct_h_t___r_t_c___type_def.html#ab26e87c92594cbf7dfebdda4d7bfe759">01033</a>   __IO uint32_t <a class="code" href="struct_h_t___r_t_c___type_def.html#ab26e87c92594cbf7dfebdda4d7bfe759">IWEN</a>;            <span class="comment">/*!&lt; 0x010         RTC Interrupt/Wake-up Enable Register                   */</span>
<a name="l01034"></a>01034 } <a class="code" href="struct_h_t___r_t_c___type_def.html" title="Real-Time Clock.">HT_RTC_TypeDef</a>;
<a name="l01035"></a>01035 
<a name="l01036"></a>01036 <span class="comment"></span>
<a name="l01037"></a>01037 <span class="comment">/**</span>
<a name="l01038"></a>01038 <span class="comment"> * @brief Power Control Unit</span>
<a name="l01039"></a>01039 <span class="comment"> */</span>
<a name="l01040"></a><a class="code" href="struct_h_t___p_w_r_c_u___type_def.html">01040</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01041"></a>01041 {
<a name="l01042"></a>01042                                  <span class="comment">/* PWRCU: 0x4006A100                                                       */</span>
<a name="l01043"></a><a class="code" href="struct_h_t___p_w_r_c_u___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">01043</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_r_c_u___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              <span class="comment">/*!&lt; 0x000         Status Register                                         */</span>
<a name="l01044"></a><a class="code" href="struct_h_t___p_w_r_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">01044</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_r_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x004         Control Register                                        */</span>
<a name="l01045"></a>01045 <span class="preprocessor">  #if !defined(USE_HT32F50220_30) &amp;&amp; !defined(USE_HT32F50231_41)  &amp;&amp; !defined(USE_HT32F65230_40) &amp;&amp; !defined(USE_HT32F50343) &amp;&amp; !defined(USE_HT32F54231_41) &amp;&amp; !defined(USE_HT32F54243_53) &amp;&amp; !defined(USE_HT32F50020_30) &amp;&amp; !defined(USE_HT32F53231_41) &amp;&amp; !defined(USE_HT32F53242_52) &amp;&amp; !defined(USE_HT32F50431_41) &amp;&amp; !defined(USE_HT32F50442_52) &amp;&amp; !defined(USE_HT32F66242) &amp;&amp; !defined(USE_HT32F66246)</span>
<a name="l01046"></a><a class="code" href="struct_h_t___p_w_r_c_u___type_def.html#a071509075a20265b5c09b13d91247a9c">01046</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___p_w_r_c_u___type_def.html#a071509075a20265b5c09b13d91247a9c">TEST</a>;            <span class="comment">/*!&lt; 0x008         Test Register                                           */</span>
<a name="l01047"></a>01047 <span class="preprocessor">  #else</span>
<a name="l01048"></a>01048 <span class="preprocessor"></span>  uint32_t RESERVE0[1];          <span class="comment">/*!&lt; 0x008         Reserved                                                */</span>
<a name="l01049"></a>01049 <span class="preprocessor">  #endif</span>
<a name="l01050"></a>01050 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52342_52) || defined(USE_HT32F5826) || defined(USE_HT32F52357_67)</span>
<a name="l01051"></a><a class="code" href="struct_h_t___p_w_r_c_u___type_def.html#a3922ed8be4b4b2e8faa7b2ef3847c4d2">01051</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___p_w_r_c_u___type_def.html#a3922ed8be4b4b2e8faa7b2ef3847c4d2">HSIRCR</a>;          <span class="comment">/*!&lt; 0x00C         HSI Ready Counter Control Register                      */</span>
<a name="l01052"></a>01052 <span class="preprocessor">  #else</span>
<a name="l01053"></a>01053 <span class="preprocessor"></span>       uint32_t RESERVE1[1];     <span class="comment">/*!&lt; 0x00C         Reserved                                                */</span>
<a name="l01054"></a>01054 <span class="preprocessor">  #endif</span>
<a name="l01055"></a><a class="code" href="struct_h_t___p_w_r_c_u___type_def.html#a114bcdc4430a7d5e437b9d743316ff75">01055</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___p_w_r_c_u___type_def.html#a114bcdc4430a7d5e437b9d743316ff75">LVDCSR</a>;          <span class="comment">/*!&lt; 0x010         Low Voltage/Brown Out Detect Control and Status Register*/</span>
<a name="l01056"></a>01056 <span class="preprocessor">  #if defined(USE_HT32F57342_52)</span>
<a name="l01057"></a>01057 <span class="preprocessor"></span>       uint32_t RESERVE2[2];     <span class="comment">/*!&lt; 0x014 ~ 0x18  Reserved                                                */</span>
<a name="l01058"></a>01058   __IO uint32_t LDOSR   ;        <span class="comment">/*!&lt; 0x01C         Power Control LDO Status Register                       */</span>
<a name="l01059"></a>01059 <span class="preprocessor">  #endif</span>
<a name="l01060"></a>01060 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F52342_52) || defined(USE_HT32F5826) || defined(USE_HT32F52357_67)</span>
<a name="l01061"></a><a class="code" href="struct_h_t___p_w_r_c_u___type_def.html#a19138e757ece25fa9eaf2f911a74193e">01061</a> <span class="preprocessor"></span>       uint32_t RESERVE3[59];    <span class="comment">/*!&lt; 0x014 ~ 0x0FC Reserved                                                */</span>
<a name="l01062"></a><a class="code" href="struct_h_t___p_w_r_c_u___type_def.html#a0940855fb77e27533f4fbe7318461e5b">01062</a>   __IO uint32_t BAKREG[10];      <span class="comment">/*!&lt; 0x100 ~ 0x124 Backup Register 0 ~ 9                                   */</span>
<a name="l01063"></a>01063 <span class="preprocessor">  #endif</span>
<a name="l01064"></a>01064 <span class="preprocessor"></span>} <a class="code" href="struct_h_t___p_w_r_c_u___type_def.html" title="Power Control Unit.">HT_PWRCU_TypeDef</a>;
<a name="l01065"></a>01065 
<a name="l01066"></a>01066 <span class="comment"></span>
<a name="l01067"></a>01067 <span class="comment">/**</span>
<a name="l01068"></a>01068 <span class="comment"> * @brief General-Purpose Timer</span>
<a name="l01069"></a>01069 <span class="comment"> */</span>
<a name="l01070"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html">01070</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01071"></a>01071 {
<a name="l01072"></a>01072                                  <span class="comment">/* GPTM0: 0x4006E000                                                       */</span>
<a name="l01073"></a>01073                                  <span class="comment">/* GPTM1: 0x4006F000                                                       */</span>
<a name="l01074"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#ae406a91ec79c12163737ff7ec7163cd4">01074</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#ae406a91ec79c12163737ff7ec7163cd4">CNTCFR</a>;          <span class="comment">/*!&lt; 0x000          Counter Configuration Register                         */</span>
<a name="l01075"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#aaf78161e998a00be56e02581c07fccad">01075</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#aaf78161e998a00be56e02581c07fccad">MDCFR</a>;           <span class="comment">/*!&lt; 0x004          Mode Configuration Register                            */</span>
<a name="l01076"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#aec7f37738cb9ebc03af437c10177088c">01076</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#aec7f37738cb9ebc03af437c10177088c">TRCFR</a>;           <span class="comment">/*!&lt; 0x008          Trigger Configuration Register                         */</span>
<a name="l01077"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a40626516c1871e2cb75ae9d5940a9341">01077</a>        uint32_t RESERVED0[1];    <span class="comment">/*!&lt; 0x00C          Reserved                                               */</span>
<a name="l01078"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#ac6c5581f201566711d431ea66fb8af8b">01078</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#ac6c5581f201566711d431ea66fb8af8b">CTR</a>;             <span class="comment">/*!&lt; 0x010          Control Register                                       */</span>
<a name="l01079"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a3fbace6e037136ce066518ee2fade33d">01079</a>        uint32_t RESERVED1[3];    <span class="comment">/*!&lt; 0x014 - 0x01C  Reserved                                               */</span>
<a name="l01080"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a971c916edd2ce0afda3d39a6b831b5a4">01080</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a971c916edd2ce0afda3d39a6b831b5a4">CH0ICFR</a>;         <span class="comment">/*!&lt; 0x020          Channel-0 Input Configuration Register                 */</span>
<a name="l01081"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#ae23e7778359fb2fc9178516335da1d07">01081</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#ae23e7778359fb2fc9178516335da1d07">CH1ICFR</a>;         <span class="comment">/*!&lt; 0x024          Channel-1 Input Configuration Register                 */</span>
<a name="l01082"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a79a42988d36889ec8227b90591748e89">01082</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a79a42988d36889ec8227b90591748e89">CH2ICFR</a>;         <span class="comment">/*!&lt; 0x028          Channel-2 Input Configuration Register                 */</span>
<a name="l01083"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a52424d69a10e6e81b051bf271a961d48">01083</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a52424d69a10e6e81b051bf271a961d48">CH3ICFR</a>;         <span class="comment">/*!&lt; 0x02C          Channel-3 Input Configuration Register                 */</span>
<a name="l01084"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a6f5da9a4bd236721b4dae0a04987d684">01084</a>        uint32_t RESERVED2[4];    <span class="comment">/*!&lt; 0x030 - 0x03C  Reserved                                               */</span>
<a name="l01085"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a7689a477de19be8be192090bd4ca2812">01085</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a7689a477de19be8be192090bd4ca2812">CH0OCFR</a>;         <span class="comment">/*!&lt; 0x040          Channel-0 Output Configuration Register                */</span>
<a name="l01086"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#aab7342db4f806aadd9eaf4d3608b15a5">01086</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#aab7342db4f806aadd9eaf4d3608b15a5">CH1OCFR</a>;         <span class="comment">/*!&lt; 0x044          Channel-1 Output Configuration Register                */</span>
<a name="l01087"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a06c180031ad23249833d341c4e21a014">01087</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a06c180031ad23249833d341c4e21a014">CH2OCFR</a>;         <span class="comment">/*!&lt; 0x048          Channel-2 Output Configuration Register                */</span>
<a name="l01088"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a37ecc25dc6eab3ead47078d0c5ddc849">01088</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a37ecc25dc6eab3ead47078d0c5ddc849">CH3OCFR</a>;         <span class="comment">/*!&lt; 0x04C          Channel-3 Output Configuration Register                */</span>
<a name="l01089"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#af73fbeecd5e7d953a360ec5ebdd4ac6c">01089</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#af73fbeecd5e7d953a360ec5ebdd4ac6c">CHCTR</a>;           <span class="comment">/*!&lt; 0x050          Channel Control Register                               */</span>
<a name="l01090"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a0a5a0d84e38170ec6ca5ef31f72e76f6">01090</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a0a5a0d84e38170ec6ca5ef31f72e76f6">CHPOLR</a>;          <span class="comment">/*!&lt; 0x054          Channel Polarity Configuration Register                */</span>
<a name="l01091"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a1714dd5c82cc018beee0788def1e681a">01091</a>        uint32_t RESERVED3[7];    <span class="comment">/*!&lt; 0x058 - 0x070  Reserved                                               */</span>
<a name="l01092"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a13be578598cb35f2568e7e7b4e5de22e">01092</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a13be578598cb35f2568e7e7b4e5de22e">DICTR</a>;           <span class="comment">/*!&lt; 0x074          DMA / Interrupt Control Register                       */</span>
<a name="l01093"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#af01eabf1b4db419fa0f13cdd29a3c30a">01093</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#af01eabf1b4db419fa0f13cdd29a3c30a">EVGR</a>;            <span class="comment">/*!&lt; 0x078          Event Generator Register                               */</span>
<a name="l01094"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a36b323076a1efe42244981d0ca5eb4cf">01094</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a36b323076a1efe42244981d0ca5eb4cf">INTSR</a>;           <span class="comment">/*!&lt; 0x07C          Interrupt Status Register                              */</span>
<a name="l01095"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a3f4200e9d3fa7ab33857cb02e2283fe7">01095</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a3f4200e9d3fa7ab33857cb02e2283fe7">CNTR</a>;            <span class="comment">/*!&lt; 0x080          Counter Register                                       */</span>
<a name="l01096"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#ae7ef7997d88e9fe4e8a61ecd9b5627a3">01096</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#ae7ef7997d88e9fe4e8a61ecd9b5627a3">PSCR</a>;            <span class="comment">/*!&lt; 0x084          Prescaler Register                                     */</span>
<a name="l01097"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a05f729be9b7d8f3b4885ea8984bbf865">01097</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a05f729be9b7d8f3b4885ea8984bbf865">CRR</a>;             <span class="comment">/*!&lt; 0x088          Counter Reload Register                                */</span>
<a name="l01098"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#af0c531739b392deb828f4c141f586dfb">01098</a>        uint32_t RESERVED4[1];    <span class="comment">/*!&lt; 0x08C          Reserved                                               */</span>
<a name="l01099"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#abc31d48b689d7fc5ac8b5941d0303ffd">01099</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#abc31d48b689d7fc5ac8b5941d0303ffd">CH0CCR</a>;          <span class="comment">/*!&lt; 0x090          Channel 0 Capture/Compare Register                     */</span>
<a name="l01100"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a4170c73b49c463a90310f51858f21528">01100</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a4170c73b49c463a90310f51858f21528">CH1CCR</a>;          <span class="comment">/*!&lt; 0x094          Channel 1 Capture/Compare Register                     */</span>
<a name="l01101"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a29be2f88c75af1c00a484d67c4d999a0">01101</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a29be2f88c75af1c00a484d67c4d999a0">CH2CCR</a>;          <span class="comment">/*!&lt; 0x098          Channel 2 Capture/Compare Register                     */</span>
<a name="l01102"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a64ede863a333e7f5a39bc26af04d31d1">01102</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a64ede863a333e7f5a39bc26af04d31d1">CH3CCR</a>;          <span class="comment">/*!&lt; 0x09C          Channel 3 Capture/Compare Register                     */</span>
<a name="l01103"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a5e013e6d000dbdcf6383030350d4101c">01103</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a5e013e6d000dbdcf6383030350d4101c">CH0ACR</a>;          <span class="comment">/*!&lt; 0x0A0          Channel 0 Asymmetric Compare Register                  */</span>
<a name="l01104"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a2e9bdc0f770d9ba1f08e70514ed6a097">01104</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a2e9bdc0f770d9ba1f08e70514ed6a097">CH1ACR</a>;          <span class="comment">/*!&lt; 0x0A4          Channel 1 Asymmetric Compare Register                  */</span>
<a name="l01105"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a9d9331c22a843d6faae2a5e95926daa4">01105</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a9d9331c22a843d6faae2a5e95926daa4">CH2ACR</a>;          <span class="comment">/*!&lt; 0x0A8          Channel 2 Asymmetric Compare Register                  */</span>
<a name="l01106"></a><a class="code" href="struct_h_t___g_p_t_m___type_def.html#a3221172af6cbba1f19b7f04bcd690d79">01106</a>   __IO uint32_t <a class="code" href="struct_h_t___g_p_t_m___type_def.html#a3221172af6cbba1f19b7f04bcd690d79">CH3ACR</a>;          <span class="comment">/*!&lt; 0x0AC          Channel 3 Asymmetric Compare Register                  */</span>
<a name="l01107"></a>01107 } <a class="code" href="struct_h_t___g_p_t_m___type_def.html" title="General-Purpose Timer.">HT_GPTM_TypeDef</a>;
<a name="l01108"></a>01108 
<a name="l01109"></a>01109 <span class="comment"></span>
<a name="l01110"></a>01110 <span class="comment">/**</span>
<a name="l01111"></a>01111 <span class="comment"> * @brief Flash Memory Controller</span>
<a name="l01112"></a>01112 <span class="comment"> */</span>
<a name="l01113"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html">01113</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01114"></a>01114 {
<a name="l01115"></a>01115                                  <span class="comment">/* FLASH: 0x40080000                                                       */</span>
<a name="l01116"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a84ec2f7eb9c241716d199960aa0058f1">01116</a>   __IO uint32_t <a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a84ec2f7eb9c241716d199960aa0058f1">TADR</a>;            <span class="comment">/*!&lt; 0x000         Flash Target Address Register                           */</span>
<a name="l01117"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a036128ab2214ac55610c8d6e6d7d9c67">01117</a>   __IO uint32_t <a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a036128ab2214ac55610c8d6e6d7d9c67">WRDR</a>;            <span class="comment">/*!&lt; 0x004         Flash Write Data Register                               */</span>
<a name="l01118"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a40626516c1871e2cb75ae9d5940a9341">01118</a>        uint32_t RESERVED0[1];    <span class="comment">/*!&lt; 0x008         Reserved                                                */</span>
<a name="l01119"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#ac49a30ce70f1f27413992f1f73042b42">01119</a>   __IO uint32_t <a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#ac49a30ce70f1f27413992f1f73042b42">OCMR</a>;            <span class="comment">/*!&lt; 0x00C         Flash Operation Command Register                        */</span>
<a name="l01120"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a8a18106ce3240335108a6f6291efbd3e">01120</a>   __IO uint32_t <a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a8a18106ce3240335108a6f6291efbd3e">OPCR</a>;            <span class="comment">/*!&lt; 0x010         Flash Operation Control Register                        */</span>
<a name="l01121"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a29a4dce39478e54377d6a9dee981dcb3">01121</a>   __IO uint32_t <a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a29a4dce39478e54377d6a9dee981dcb3">OIER</a>;            <span class="comment">/*!&lt; 0x014         Flash Operation Interrupt Enable Register               */</span>
<a name="l01122"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#aad452eeb899fb8669007cecd12d5934a">01122</a>   __IO uint32_t <a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#aad452eeb899fb8669007cecd12d5934a">OISR</a>;            <span class="comment">/*!&lt; 0x018         Flash Operation Interrupt and Status Register           */</span>
<a name="l01123"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a3e94488b04b41e4c165bbfe6932f4a92">01123</a>        uint32_t RESERVED1[1];    <span class="comment">/*!&lt; 0x01C         Reserved                                                */</span>
<a name="l01124"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a67bc800b7e1b8c84a694c7880c4feb8f">01124</a>   __IO uint32_t PPSR[4];         <span class="comment">/*!&lt; 0x020 ~ 0x02C Flash Page Erase/Program Protection Status Register     */</span>
<a name="l01125"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a140588a82bafbf0bf0c983111aadb351">01125</a>   __IO uint32_t <a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a140588a82bafbf0bf0c983111aadb351">CPSR</a>;            <span class="comment">/*!&lt; 0x030         Flash Security Protection Status Register               */</span>
<a name="l01126"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a2aaaf7e74e86e47fdaf4c144197d14c9">01126</a>        uint32_t RESERVED2[51];   <span class="comment">/*!&lt; 0x034 ~ 0x0FC Reserved                                                */</span>
<a name="l01127"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a1f5e9f6d7b4cd70ea6bbe007a0c80cc2">01127</a>   __IO uint32_t <a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a1f5e9f6d7b4cd70ea6bbe007a0c80cc2">VMCR</a>;            <span class="comment">/*!&lt; 0x100         Flash Vector Mapping Control Register                   */</span>
<a name="l01128"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a9b8fd6d6abdb53c9c474cd1857906546">01128</a>        uint32_t RESERVED3[31];   <span class="comment">/*!&lt; 0x104 ~ 0x17C Reserved                                                */</span>
<a name="l01129"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#ad50c8d1765d372c098d2a68cfa421c46">01129</a>   __IO uint32_t <a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#ad50c8d1765d372c098d2a68cfa421c46">MDID</a>;            <span class="comment">/*!&lt; 0x180         Manufacturer and Device ID Register                     */</span>
<a name="l01130"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a07129d542b8a47af36098e0ae0407928">01130</a>   __IO uint32_t <a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a07129d542b8a47af36098e0ae0407928">PNSR</a>;            <span class="comment">/*!&lt; 0x184         Flash Page Number Status Register                       */</span>
<a name="l01131"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a14d9408c022ecb199a524ca7a8f0614c">01131</a>   __IO uint32_t <a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a14d9408c022ecb199a524ca7a8f0614c">PSSR</a>;            <span class="comment">/*!&lt; 0x188         Flash Page Size Status Register                         */</span>
<a name="l01132"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a7e9616e7d0e19f07af29a2b133f673c1">01132</a>   __IO uint32_t <a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a7e9616e7d0e19f07af29a2b133f673c1">DID</a>;             <span class="comment">/*!&lt; 0x18C         Device ID Register                                      */</span>
<a name="l01133"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a5a0a0047365a138f1d8e5ee30d69d7fc">01133</a>        uint32_t RESERVED4[28];   <span class="comment">/*!&lt; 0x190 ~ 0x1FC Reserved                                                */</span>
<a name="l01134"></a>01134 <span class="preprocessor">  #if defined(USE_HT32F50220_30) || defined(USE_HT32F50231_41)</span>
<a name="l01135"></a>01135 <span class="preprocessor"></span>       uint32_t RESERVED5[1];    <span class="comment">/*!&lt; 0x200         Reserved                                                */</span>
<a name="l01136"></a>01136 <span class="preprocessor">  #else</span>
<a name="l01137"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a02100607c2e943f29b0c4f3378a94507">01137</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a02100607c2e943f29b0c4f3378a94507">CFCR</a>;            <span class="comment">/*!&lt; 0x200         Flash Cache and Pre-fetch Control Register              */</span>
<a name="l01138"></a>01138 <span class="preprocessor">  #endif</span>
<a name="l01139"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a3f051d91ae4ebaebee027be599ae99f1">01139</a> <span class="preprocessor"></span>       uint32_t RESERVED6[67];   <span class="comment">/*!&lt; 0x204 ~ 0x30C Reserved                                                */</span>
<a name="l01140"></a><a class="code" href="struct_h_t___f_l_a_s_h___type_def.html#a9fb1c816002112a663d76f1286e40168">01140</a>   __IO uint32_t CID[4];          <span class="comment">/*!&lt; 0x310 ~ 0x31C Custom ID Register                                      */</span>
<a name="l01141"></a>01141 } <a class="code" href="struct_h_t___f_l_a_s_h___type_def.html" title="Flash Memory Controller.">HT_FLASH_TypeDef</a>;
<a name="l01142"></a>01142 
<a name="l01143"></a>01143 <span class="comment"></span>
<a name="l01144"></a>01144 <span class="comment">/**</span>
<a name="l01145"></a>01145 <span class="comment"> * @brief Clock Control Unit</span>
<a name="l01146"></a>01146 <span class="comment"> */</span>
<a name="l01147"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html">01147</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01148"></a>01148 {
<a name="l01149"></a>01149                                  <span class="comment">/* CKCU: 0x40088000                                                        */</span>
<a name="l01150"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#afb61e3e47d944dadff321c907f45b591">01150</a>   __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#afb61e3e47d944dadff321c907f45b591">GCFGR</a>;           <span class="comment">/*!&lt; 0x000         Global Clock Configuration Register                     */</span>
<a name="l01151"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#afa3f34a7d787d417e9585c6bb59fde71">01151</a>   __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#afa3f34a7d787d417e9585c6bb59fde71">GCCR</a>;            <span class="comment">/*!&lt; 0x004         Global Clock Control Register                           */</span>
<a name="l01152"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#af3a83e53dede756fedfdbf3ad2064280">01152</a>   __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#af3a83e53dede756fedfdbf3ad2064280">GCSR</a>;            <span class="comment">/*!&lt; 0x008         Global Clock Status Register                            */</span>
<a name="l01153"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#a22c848edcb8c877991b6405a68153dfb">01153</a>   __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#a22c848edcb8c877991b6405a68153dfb">GCIR</a>;            <span class="comment">/*!&lt; 0x00C         Global Clock Interrupt Register                         */</span>
<a name="l01154"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#a8be676577db129a84a9a2689519a8502">01154</a>        uint32_t RESERVED0[2];    <span class="comment">/*!&lt; 0x010 ~ 0x14  Reserved                                                */</span>
<a name="l01155"></a>01155 <span class="preprocessor">  #if !defined(USE_HT32F50220_30) &amp;&amp; !defined(USE_HT32F50231_41)</span>
<a name="l01156"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#ae6ff257862eba6b4b367feea786bf1fd">01156</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#ae6ff257862eba6b4b367feea786bf1fd">PLLCFGR</a>;         <span class="comment">/*!&lt; 0x018         PLL Configuration Register                              */</span>
<a name="l01157"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#a8fb304fb828939495daf16547f06c814">01157</a>   __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#a8fb304fb828939495daf16547f06c814">PLLCR</a>;           <span class="comment">/*!&lt; 0x01C         PLL Control Register                                    */</span>
<a name="l01158"></a>01158 <span class="preprocessor">  #else</span>
<a name="l01159"></a>01159 <span class="preprocessor"></span>  uint32_t RESERVED1[2];         <span class="comment">/*!&lt; 0x018 ~ 0x1C  Reserved                                                */</span>
<a name="l01160"></a>01160 <span class="preprocessor">  #endif</span>
<a name="l01161"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#a3bd550aaa8b26a22e21e818bb7de6050">01161</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#a3bd550aaa8b26a22e21e818bb7de6050">AHBCFGR</a>;         <span class="comment">/*!&lt; 0x020         AHB Configuration Register                              */</span>
<a name="l01162"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#a943ea5efca1479160659c2a638eca229">01162</a>   __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#a943ea5efca1479160659c2a638eca229">AHBCCR</a>;          <span class="comment">/*!&lt; 0x024         AHB Clock Control Register                              */</span>
<a name="l01163"></a>01163 <span class="preprocessor">  #if defined(USE_HT32F0008)</span>
<a name="l01164"></a>01164 <span class="preprocessor"></span>       uint32_t RESERVED1[1];    <span class="comment">/*!&lt; 0x028         Reserved                                                */</span>
<a name="l01165"></a>01165 <span class="preprocessor">  #else</span>
<a name="l01166"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#a4f129c0bde7a512077daa2df18c5bb1f">01166</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#a4f129c0bde7a512077daa2df18c5bb1f">APBCFGR</a>;         <span class="comment">/*!&lt; 0x028         APB Configuration Register                              */</span>
<a name="l01167"></a>01167 <span class="preprocessor">  #endif</span>
<a name="l01168"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#ab6a7e0c12732e92df220db61a2c1b0e7">01168</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#ab6a7e0c12732e92df220db61a2c1b0e7">APBCCR0</a>;         <span class="comment">/*!&lt; 0x02C         APB Clock Control Register 0                            */</span>
<a name="l01169"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#a7cf1d1fdd315420ac476adce63072723">01169</a>   __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#a7cf1d1fdd315420ac476adce63072723">APBCCR1</a>;         <span class="comment">/*!&lt; 0x030         APB Clock Control Register 1                            */</span>
<a name="l01170"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#a85be3904fbd9ef676c02e92a0127a830">01170</a>   __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#a85be3904fbd9ef676c02e92a0127a830">CKST</a>;            <span class="comment">/*!&lt; 0x034         Clock source status Register                            */</span>
<a name="l01171"></a>01171 <span class="preprocessor">  #if !defined(USE_HT32F50020_30)</span>
<a name="l01172"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#a6d1af78fdfa7064e298d9eb6fc5c4098">01172</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#a6d1af78fdfa7064e298d9eb6fc5c4098">APBPCSR0</a>;        <span class="comment">/*!&lt; 0x038         APB Peripheral Clock Selection Register 0               */</span>
<a name="l01173"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#a3c5e9b3fdd8f98a780d5c8e34cff3a19">01173</a>   __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#a3c5e9b3fdd8f98a780d5c8e34cff3a19">APBPCSR1</a>;        <span class="comment">/*!&lt; 0x03C         APB Peripheral Clock Selection Register 1               */</span>
<a name="l01174"></a>01174 <span class="preprocessor">  #else</span>
<a name="l01175"></a>01175 <span class="preprocessor"></span>       uint32_t RESERVED2[2];     <span class="comment">/*!&lt; 0x038 ~ 0x3C Reserved                                                */</span>
<a name="l01176"></a>01176 <span class="preprocessor">  #endif</span>
<a name="l01177"></a>01177 <span class="preprocessor"></span><span class="preprocessor">  #if !defined(USE_HT32F50020_30)</span>
<a name="l01178"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#a1fa99a66349b6fcb27e469b573a3b940">01178</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#a1fa99a66349b6fcb27e469b573a3b940">HSICR</a>;           <span class="comment">/*!&lt; 0x040         HSI Control Register                                    */</span>
<a name="l01179"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#aee6cd803f80543969209c9efb629e918">01179</a>   __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#aee6cd803f80543969209c9efb629e918">HSIATCR</a>;         <span class="comment">/*!&lt; 0x044         HSI Auto Trimming Counter Register                      */</span>
<a name="l01180"></a>01180 <span class="preprocessor">  #else</span>
<a name="l01181"></a>01181 <span class="preprocessor"></span>       uint32_t RESERVED3[2];  <span class="comment">/*!&lt; 0x040 ~ 0x44 Reserved                                                */</span>
<a name="l01182"></a>01182 <span class="preprocessor">  #endif</span>
<a name="l01183"></a>01183 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F0008) || defined(USE_HT32F50220_30) || defined(USE_HT32F50231_41) || defined(USE_HT32F0006) || defined(USE_HT32F52357_67) || defined(USE_HT32F57342_52) || defined(USE_HT32F57331_41) || defined(USE_HT32F50343) || defined(USE_HT32F54231_41) || defined(USE_HT32F54243_53) || defined(USE_HT32F61244_45) || defined(USE_HT32F53231_41) || defined(USE_HT32F53242_52) || defined(USE_HT32F50431_41) || defined(USE_HT32F50442_52)</span>
<a name="l01184"></a>01184 <span class="preprocessor"></span>  __IO uint32_t APBPCSR2;        <span class="comment">/*!&lt; 0x048         APB Peripheral Clock Selection Register 2               */</span>
<a name="l01185"></a>01185        uint32_t RESERVED4[173];  <span class="comment">/*!&lt; 0x04C ~ 0x2FC Reserved                                                */</span>
<a name="l01186"></a>01186 <span class="preprocessor">  #elif defined(USE_HT32F52234_44)</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span>  __IO uint32_t APBPCSR2;        <span class="comment">/*!&lt; 0x048         APB Peripheral Clock Selection Register 2               */</span>
<a name="l01188"></a>01188   __IO uint32_t HSIRDYCR;        <span class="comment">/*!&lt; 0x04C         HSI Ready Counter Register                              */</span>
<a name="l01189"></a>01189        uint32_t RESERVED4[172];  <span class="comment">/*!&lt; 0x050 ~ 0x2FC Reserved                                                */</span>
<a name="l01190"></a>01190 <span class="preprocessor">  #else</span>
<a name="l01191"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#a0d1b023dca5da4cdc67efd7c88127bf1">01191</a> <span class="preprocessor"></span>       uint32_t RESERVED4[174];  <span class="comment">/*!&lt; 0x048 ~ 0x2FC Reserved                                                */</span>
<a name="l01192"></a>01192 <span class="preprocessor">  #endif</span>
<a name="l01193"></a>01193 <span class="preprocessor"></span><span class="preprocessor">  #if !defined(USE_HT32F50020_30)</span>
<a name="l01194"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#aa88f7acf487a73acd763e8478ac58e7c">01194</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#aa88f7acf487a73acd763e8478ac58e7c">LPCR</a>;            <span class="comment">/*!&lt; 0x300         Low Power Control Register                              */</span>
<a name="l01195"></a>01195 <span class="preprocessor">  #else</span>
<a name="l01196"></a>01196 <span class="preprocessor"></span>       uint32_t RESERVED5;       <span class="comment">/*!&lt; 0x300         Reserved                                                */</span>
<a name="l01197"></a>01197 <span class="preprocessor">  #endif</span>
<a name="l01198"></a><a class="code" href="struct_h_t___c_k_c_u___type_def.html#a63f7e642cb5529304ae8c54e0169ce19">01198</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___c_k_c_u___type_def.html#a63f7e642cb5529304ae8c54e0169ce19">MCUDBGCR</a>;        <span class="comment">/*!&lt; 0x304         MCU Debug Control Register                              */</span>
<a name="l01199"></a>01199 } <a class="code" href="struct_h_t___c_k_c_u___type_def.html" title="Clock Control Unit.">HT_CKCU_TypeDef</a>;
<a name="l01200"></a>01200 
<a name="l01201"></a>01201 <span class="comment"></span>
<a name="l01202"></a>01202 <span class="comment">/**</span>
<a name="l01203"></a>01203 <span class="comment"> * @brief Reset Control Unit</span>
<a name="l01204"></a>01204 <span class="comment"> */</span>
<a name="l01205"></a><a class="code" href="struct_h_t___r_s_t_c_u___type_def.html">01205</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01206"></a>01206 {
<a name="l01207"></a>01207                                  <span class="comment">/* RSTCU: 0x40088100                                                       */</span>
<a name="l01208"></a><a class="code" href="struct_h_t___r_s_t_c_u___type_def.html#ac72aed375124144a4881e0fe2adda6ab">01208</a>   __IO uint32_t <a class="code" href="struct_h_t___r_s_t_c_u___type_def.html#ac72aed375124144a4881e0fe2adda6ab">GRSR</a>;            <span class="comment">/*!&lt; 0x000         Global Reset Status Register                            */</span>
<a name="l01209"></a><a class="code" href="struct_h_t___r_s_t_c_u___type_def.html#a7af7262dce17baa38006d45b49fb7a09">01209</a>   __IO uint32_t <a class="code" href="struct_h_t___r_s_t_c_u___type_def.html#a7af7262dce17baa38006d45b49fb7a09">AHBPRST</a>;         <span class="comment">/*!&lt; 0x004         AHB Peripheral Reset Register                           */</span>
<a name="l01210"></a><a class="code" href="struct_h_t___r_s_t_c_u___type_def.html#a8ad38548c2ca98f7d8e2e102ba76ed7a">01210</a>   __IO uint32_t <a class="code" href="struct_h_t___r_s_t_c_u___type_def.html#a8ad38548c2ca98f7d8e2e102ba76ed7a">APBPRST0</a>;        <span class="comment">/*!&lt; 0x008         APB Peripheral Reset Register 0                         */</span>
<a name="l01211"></a><a class="code" href="struct_h_t___r_s_t_c_u___type_def.html#ab9411a15239ef3334af15e15be6bc706">01211</a>   __IO uint32_t <a class="code" href="struct_h_t___r_s_t_c_u___type_def.html#ab9411a15239ef3334af15e15be6bc706">APBPRST1</a>;        <span class="comment">/*!&lt; 0x00C         APB Peripheral Reset Register 1                         */</span>
<a name="l01212"></a>01212 } <a class="code" href="struct_h_t___r_s_t_c_u___type_def.html" title="Reset Control Unit.">HT_RSTCU_TypeDef</a>;
<a name="l01213"></a>01213 
<a name="l01214"></a>01214 <span class="comment"></span>
<a name="l01215"></a>01215 <span class="comment">/**</span>
<a name="l01216"></a>01216 <span class="comment"> * @brief Smart Card Interface</span>
<a name="l01217"></a>01217 <span class="comment"> */</span>
<a name="l01218"></a><a class="code" href="struct_h_t___s_c_i___type_def.html">01218</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01219"></a>01219 {
<a name="l01220"></a>01220                                  <span class="comment">/* SCI0: 0x40043000                                                        */</span>
<a name="l01221"></a>01221                                  <span class="comment">/* SCI1: 0x4003A000                                                        */</span>
<a name="l01222"></a><a class="code" href="struct_h_t___s_c_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">01222</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000         Control Register                                        */</span>
<a name="l01223"></a><a class="code" href="struct_h_t___s_c_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">01223</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              <span class="comment">/*!&lt; 0x004         Status Register                                         */</span>
<a name="l01224"></a><a class="code" href="struct_h_t___s_c_i___type_def.html#a5e1322e27c40bf91d172f9673f205c97">01224</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_i___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;             <span class="comment">/*!&lt; 0x008         Contact Control Register                                */</span>
<a name="l01225"></a><a class="code" href="struct_h_t___s_c_i___type_def.html#a3bd22fe35d9583828312883839c110a7">01225</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_i___type_def.html#a3bd22fe35d9583828312883839c110a7">ETU</a>;             <span class="comment">/*!&lt; 0x00C         Elementary Time Unit Register                           */</span>
<a name="l01226"></a><a class="code" href="struct_h_t___s_c_i___type_def.html#a195d658335f381942c4695eb84d09ea2">01226</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_i___type_def.html#a195d658335f381942c4695eb84d09ea2">GT</a>;              <span class="comment">/*!&lt; 0x010         Guardtime Register                                      */</span>
<a name="l01227"></a><a class="code" href="struct_h_t___s_c_i___type_def.html#a7df2b951efeeb85b99e4d1a894915ac7">01227</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_i___type_def.html#a7df2b951efeeb85b99e4d1a894915ac7">WT</a>;              <span class="comment">/*!&lt; 0x014         Waiting Time Register                                   */</span>
<a name="l01228"></a><a class="code" href="struct_h_t___s_c_i___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">01228</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_i___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;             <span class="comment">/*!&lt; 0x018         Interrupt Enable Register                               */</span>
<a name="l01229"></a><a class="code" href="struct_h_t___s_c_i___type_def.html#a974aa1ddbbdaa35cfeca933415efe700">01229</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_i___type_def.html#a974aa1ddbbdaa35cfeca933415efe700">IPR</a>;             <span class="comment">/*!&lt; 0x01C         Interrupt Pending Register                              */</span>
<a name="l01230"></a><a class="code" href="struct_h_t___s_c_i___type_def.html#ad80c578cbebc225258e7de029b2d5402">01230</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_i___type_def.html#ad80c578cbebc225258e7de029b2d5402">TXB</a>;             <span class="comment">/*!&lt; 0x020         Transmit Buffer Register                                */</span>
<a name="l01231"></a><a class="code" href="struct_h_t___s_c_i___type_def.html#a8524a7fd8750505d36bbd9b75580616f">01231</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_i___type_def.html#a8524a7fd8750505d36bbd9b75580616f">RXB</a>;             <span class="comment">/*!&lt; 0x024         Receive Buffer Register                                 */</span>
<a name="l01232"></a><a class="code" href="struct_h_t___s_c_i___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">01232</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_i___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">PSC</a>;             <span class="comment">/*!&lt; 0x028         Prescaler Register                                      */</span>
<a name="l01233"></a>01233 } <a class="code" href="struct_h_t___s_c_i___type_def.html" title="Smart Card Interface.">HT_SCI_TypeDef</a>;
<a name="l01234"></a>01234 
<a name="l01235"></a>01235 <span class="comment"></span>
<a name="l01236"></a>01236 <span class="comment">/**</span>
<a name="l01237"></a>01237 <span class="comment"> * @brief Basic Function Timer</span>
<a name="l01238"></a>01238 <span class="comment"> */</span>
<a name="l01239"></a><a class="code" href="struct_h_t___b_f_t_m___type_def.html">01239</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01240"></a>01240 {
<a name="l01241"></a>01241                                  <span class="comment">/* BFTM0: 0x40076000                                                       */</span>
<a name="l01242"></a>01242                                  <span class="comment">/* BFTM1: 0x40077000                                                       */</span>
<a name="l01243"></a><a class="code" href="struct_h_t___b_f_t_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">01243</a>   __IO uint32_t <a class="code" href="struct_h_t___b_f_t_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000          Control Register                                       */</span>
<a name="l01244"></a><a class="code" href="struct_h_t___b_f_t_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">01244</a>   __IO uint32_t <a class="code" href="struct_h_t___b_f_t_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              <span class="comment">/*!&lt; 0x004          Status Register                                        */</span>
<a name="l01245"></a><a class="code" href="struct_h_t___b_f_t_m___type_def.html#a3f4200e9d3fa7ab33857cb02e2283fe7">01245</a>   __IO uint32_t <a class="code" href="struct_h_t___b_f_t_m___type_def.html#a3f4200e9d3fa7ab33857cb02e2283fe7">CNTR</a>;            <span class="comment">/*!&lt; 0x008          Counter Value Register                                 */</span>
<a name="l01246"></a><a class="code" href="struct_h_t___b_f_t_m___type_def.html#a12521d40371a2f123a6834c74f2b2041">01246</a>   __IO uint32_t <a class="code" href="struct_h_t___b_f_t_m___type_def.html#a12521d40371a2f123a6834c74f2b2041">CMP</a>;             <span class="comment">/*!&lt; 0x00C          Compare Value Register                                 */</span>
<a name="l01247"></a>01247 } <a class="code" href="struct_h_t___b_f_t_m___type_def.html" title="Basic Function Timer.">HT_BFTM_TypeDef</a>;
<a name="l01248"></a>01248 
<a name="l01249"></a>01249 
<a name="l01250"></a>01250 <span class="preprocessor">#if 0</span>
<a name="l01251"></a>01251 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01252"></a>01252 <span class="comment"> * @brief Motor Control Timer</span>
<a name="l01253"></a>01253 <span class="comment"> */</span>
<a name="l01254"></a>01254 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01255"></a>01255 {
<a name="l01256"></a>01256                                  <span class="comment">/* MCTM0: 0x4002C000                                                       */</span>
<a name="l01257"></a>01257   __IO uint32_t CNTCFR;          <span class="comment">/*!&lt; 0x000          Counter Configuration Register                         */</span>
<a name="l01258"></a>01258   __IO uint32_t MDCFR;           <span class="comment">/*!&lt; 0x004          Mode Configuration Register                            */</span>
<a name="l01259"></a>01259   __IO uint32_t TRCFR;           <span class="comment">/*!&lt; 0x008          Trigger Configuration Register                         */</span>
<a name="l01260"></a>01260        uint32_t RESERVED0[1];    <span class="comment">/*!&lt; 0x00C          Reserved                                               */</span>
<a name="l01261"></a>01261   __IO uint32_t CTR;             <span class="comment">/*!&lt; 0x010          Control Register                                       */</span>
<a name="l01262"></a>01262        uint32_t RESERVED1[3];    <span class="comment">/*!&lt; 0x014 - 0x01C  Reserved                                               */</span>
<a name="l01263"></a>01263   __IO uint32_t CH0ICFR;         <span class="comment">/*!&lt; 0x020          Channel-0 Input Configuration Register                 */</span>
<a name="l01264"></a>01264   __IO uint32_t CH1ICFR;         <span class="comment">/*!&lt; 0x024          Channel-1 Input Configuration Register                 */</span>
<a name="l01265"></a>01265   __IO uint32_t CH2ICFR;         <span class="comment">/*!&lt; 0x028          Channel-2 Input Configuration Register                 */</span>
<a name="l01266"></a>01266   __IO uint32_t CH3ICFR;         <span class="comment">/*!&lt; 0x02C          Channel-3 Input Configuration Register                 */</span>
<a name="l01267"></a>01267        uint32_t RESERVED2[4];    <span class="comment">/*!&lt; 0x030 - 0x03C  Reserved                                               */</span>
<a name="l01268"></a>01268   __IO uint32_t CH0OCFR;         <span class="comment">/*!&lt; 0x040          Channel-0 Output Configuration Register                */</span>
<a name="l01269"></a>01269   __IO uint32_t CH1OCFR;         <span class="comment">/*!&lt; 0x044          Channel-1 Output Configuration Register                */</span>
<a name="l01270"></a>01270   __IO uint32_t CH2OCFR;         <span class="comment">/*!&lt; 0x048          Channel-2 Output Configuration Register                */</span>
<a name="l01271"></a>01271   __IO uint32_t CH3OCFR;         <span class="comment">/*!&lt; 0x04C          Channel-3 Output Configuration Register                */</span>
<a name="l01272"></a>01272   __IO uint32_t CHCTR;           <span class="comment">/*!&lt; 0x050          Channel Control Register                               */</span>
<a name="l01273"></a>01273   __IO uint32_t CHPOLR;          <span class="comment">/*!&lt; 0x054          Channel Polarity Configuration Register                */</span>
<a name="l01274"></a>01274        uint32_t RESERVED3[5];    <span class="comment">/*!&lt; 0x058 - 0x068  Reserved                                               */</span>
<a name="l01275"></a>01275   __IO uint32_t CHBRKCFR;        <span class="comment">/*!&lt; 0x06C          Channel Break Configuration Register                   */</span>
<a name="l01276"></a>01276   __IO uint32_t CHBRKCTR;        <span class="comment">/*!&lt; 0x070          Channel Break Control Register                         */</span>
<a name="l01277"></a>01277   __IO uint32_t DICTR;           <span class="comment">/*!&lt; 0x074          DMA / Interrupt Control Register                       */</span>
<a name="l01278"></a>01278   __IO uint32_t EVGR;            <span class="comment">/*!&lt; 0x078          Event Generator Register                               */</span>
<a name="l01279"></a>01279   __IO uint32_t INTSR;           <span class="comment">/*!&lt; 0x07C          Interrupt Status Register                              */</span>
<a name="l01280"></a>01280   __IO uint32_t CNTR;            <span class="comment">/*!&lt; 0x080          Counter Register                                       */</span>
<a name="l01281"></a>01281   __IO uint32_t PSCR;            <span class="comment">/*!&lt; 0x084          Prescaler Register                                     */</span>
<a name="l01282"></a>01282   __IO uint32_t CRR;             <span class="comment">/*!&lt; 0x088          Counter Reload Register                                */</span>
<a name="l01283"></a>01283   __IO uint32_t REPR;            <span class="comment">/*!&lt; 0x08C          Repetition Register                                    */</span>
<a name="l01284"></a>01284   __IO uint32_t CH0CCR;          <span class="comment">/*!&lt; 0x090          Channel 0 Capture/Compare Register                     */</span>
<a name="l01285"></a>01285   __IO uint32_t CH1CCR;          <span class="comment">/*!&lt; 0x094          Channel 1 Capture/Compare Register                     */</span>
<a name="l01286"></a>01286   __IO uint32_t CH2CCR;          <span class="comment">/*!&lt; 0x098          Channel 2 Capture/Compare Register                     */</span>
<a name="l01287"></a>01287   __IO uint32_t CH3CCR;          <span class="comment">/*!&lt; 0x09C          Channel 3 Capture/Compare Register                     */</span>
<a name="l01288"></a>01288   __IO uint32_t CH0ACR;          <span class="comment">/*!&lt; 0x0A0          Channel 0 Asymmetric Compare Register                  */</span>
<a name="l01289"></a>01289   __IO uint32_t CH1ACR;          <span class="comment">/*!&lt; 0x0A4          Channel 1 Asymmetric Compare Register                  */</span>
<a name="l01290"></a>01290   __IO uint32_t CH2ACR;          <span class="comment">/*!&lt; 0x0A8          Channel 2 Asymmetric Compare Register                  */</span>
<a name="l01291"></a>01291   __IO uint32_t CH3ACR;          <span class="comment">/*!&lt; 0x0AC          Channel 3 Asymmetric Compare Register                  */</span>
<a name="l01292"></a>01292 } HT_MCTM_TypeDef;
<a name="l01293"></a>01293 <span class="preprocessor">#endif</span>
<a name="l01294"></a>01294 <span class="preprocessor"></span>
<a name="l01295"></a>01295 <span class="comment"></span>
<a name="l01296"></a>01296 <span class="comment">/**</span>
<a name="l01297"></a>01297 <span class="comment"> * @brief Timer</span>
<a name="l01298"></a>01298 <span class="comment"> */</span>
<a name="l01299"></a><a class="code" href="struct_h_t___t_m___type_def.html">01299</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01300"></a>01300 {
<a name="l01301"></a><a class="code" href="struct_h_t___t_m___type_def.html#ae406a91ec79c12163737ff7ec7163cd4">01301</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#ae406a91ec79c12163737ff7ec7163cd4">CNTCFR</a>;          <span class="comment">/*!&lt; 0x000          Counter Configuration Register                         */</span>
<a name="l01302"></a><a class="code" href="struct_h_t___t_m___type_def.html#aaf78161e998a00be56e02581c07fccad">01302</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#aaf78161e998a00be56e02581c07fccad">MDCFR</a>;           <span class="comment">/*!&lt; 0x004          Mode Configuration Register                            */</span>
<a name="l01303"></a><a class="code" href="struct_h_t___t_m___type_def.html#aec7f37738cb9ebc03af437c10177088c">01303</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#aec7f37738cb9ebc03af437c10177088c">TRCFR</a>;           <span class="comment">/*!&lt; 0x008          Trigger Configuration Register                         */</span>
<a name="l01304"></a><a class="code" href="struct_h_t___t_m___type_def.html#a40626516c1871e2cb75ae9d5940a9341">01304</a>        uint32_t RESERVED0[1];    <span class="comment">/*!&lt; 0x00C          Reserved                                               */</span>
<a name="l01305"></a><a class="code" href="struct_h_t___t_m___type_def.html#ac6c5581f201566711d431ea66fb8af8b">01305</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#ac6c5581f201566711d431ea66fb8af8b">CTR</a>;             <span class="comment">/*!&lt; 0x010          Control Register                                       */</span>
<a name="l01306"></a><a class="code" href="struct_h_t___t_m___type_def.html#a3fbace6e037136ce066518ee2fade33d">01306</a>        uint32_t RESERVED1[3];    <span class="comment">/*!&lt; 0x014 - 0x01C  Reserved                                               */</span>
<a name="l01307"></a><a class="code" href="struct_h_t___t_m___type_def.html#a971c916edd2ce0afda3d39a6b831b5a4">01307</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a971c916edd2ce0afda3d39a6b831b5a4">CH0ICFR</a>;         <span class="comment">/*!&lt; 0x020          Channel-0 Input Configuration Register                 */</span>
<a name="l01308"></a><a class="code" href="struct_h_t___t_m___type_def.html#ae23e7778359fb2fc9178516335da1d07">01308</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#ae23e7778359fb2fc9178516335da1d07">CH1ICFR</a>;         <span class="comment">/*!&lt; 0x024          Channel-1 Input Configuration Register                 */</span>
<a name="l01309"></a><a class="code" href="struct_h_t___t_m___type_def.html#a79a42988d36889ec8227b90591748e89">01309</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a79a42988d36889ec8227b90591748e89">CH2ICFR</a>;         <span class="comment">/*!&lt; 0x028          Channel-2 Input Configuration Register                 */</span>
<a name="l01310"></a><a class="code" href="struct_h_t___t_m___type_def.html#a52424d69a10e6e81b051bf271a961d48">01310</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a52424d69a10e6e81b051bf271a961d48">CH3ICFR</a>;         <span class="comment">/*!&lt; 0x02C          Channel-3 Input Configuration Register                 */</span>
<a name="l01311"></a><a class="code" href="struct_h_t___t_m___type_def.html#a6f5da9a4bd236721b4dae0a04987d684">01311</a>        uint32_t RESERVED2[4];    <span class="comment">/*!&lt; 0x030 - 0x03C  Reserved                                               */</span>
<a name="l01312"></a><a class="code" href="struct_h_t___t_m___type_def.html#a7689a477de19be8be192090bd4ca2812">01312</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a7689a477de19be8be192090bd4ca2812">CH0OCFR</a>;         <span class="comment">/*!&lt; 0x040          Channel-0 Output Configuration Register                */</span>
<a name="l01313"></a><a class="code" href="struct_h_t___t_m___type_def.html#aab7342db4f806aadd9eaf4d3608b15a5">01313</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#aab7342db4f806aadd9eaf4d3608b15a5">CH1OCFR</a>;         <span class="comment">/*!&lt; 0x044          Channel-1 Output Configuration Register                */</span>
<a name="l01314"></a><a class="code" href="struct_h_t___t_m___type_def.html#a06c180031ad23249833d341c4e21a014">01314</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a06c180031ad23249833d341c4e21a014">CH2OCFR</a>;         <span class="comment">/*!&lt; 0x048          Channel-2 Output Configuration Register                */</span>
<a name="l01315"></a><a class="code" href="struct_h_t___t_m___type_def.html#a37ecc25dc6eab3ead47078d0c5ddc849">01315</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a37ecc25dc6eab3ead47078d0c5ddc849">CH3OCFR</a>;         <span class="comment">/*!&lt; 0x04C          Channel-3 Output Configuration Register                */</span>
<a name="l01316"></a><a class="code" href="struct_h_t___t_m___type_def.html#af73fbeecd5e7d953a360ec5ebdd4ac6c">01316</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#af73fbeecd5e7d953a360ec5ebdd4ac6c">CHCTR</a>;           <span class="comment">/*!&lt; 0x050          Channel Control Register                               */</span>
<a name="l01317"></a><a class="code" href="struct_h_t___t_m___type_def.html#a0a5a0d84e38170ec6ca5ef31f72e76f6">01317</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a0a5a0d84e38170ec6ca5ef31f72e76f6">CHPOLR</a>;          <span class="comment">/*!&lt; 0x054          Channel Polarity Configuration Register                */</span>
<a name="l01318"></a><a class="code" href="struct_h_t___t_m___type_def.html#a6c9cfe8d716e5c7979236e43a803600c">01318</a>        uint32_t RESERVED3[5];    <span class="comment">/*!&lt; 0x058 - 0x068  Reserved                                               */</span>
<a name="l01319"></a><a class="code" href="struct_h_t___t_m___type_def.html#ac458c005914686e386f341464982bfdc">01319</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#ac458c005914686e386f341464982bfdc">CHBRKCFR</a>;        <span class="comment">/*!&lt; 0x06C          Channel Break Configuration Register                   */</span>
<a name="l01320"></a><a class="code" href="struct_h_t___t_m___type_def.html#a5a14032036295307e6199a6c4de71685">01320</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a5a14032036295307e6199a6c4de71685">CHBRKCTR</a>;        <span class="comment">/*!&lt; 0x070          Channel Break Control Register                         */</span>
<a name="l01321"></a><a class="code" href="struct_h_t___t_m___type_def.html#a13be578598cb35f2568e7e7b4e5de22e">01321</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a13be578598cb35f2568e7e7b4e5de22e">DICTR</a>;           <span class="comment">/*!&lt; 0x074          DMA / Interrupt Control Register                       */</span>
<a name="l01322"></a><a class="code" href="struct_h_t___t_m___type_def.html#af01eabf1b4db419fa0f13cdd29a3c30a">01322</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#af01eabf1b4db419fa0f13cdd29a3c30a">EVGR</a>;            <span class="comment">/*!&lt; 0x078          Event Generator Register                               */</span>
<a name="l01323"></a><a class="code" href="struct_h_t___t_m___type_def.html#a36b323076a1efe42244981d0ca5eb4cf">01323</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a36b323076a1efe42244981d0ca5eb4cf">INTSR</a>;           <span class="comment">/*!&lt; 0x07C          Interrupt Status Register                              */</span>
<a name="l01324"></a><a class="code" href="struct_h_t___t_m___type_def.html#a3f4200e9d3fa7ab33857cb02e2283fe7">01324</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a3f4200e9d3fa7ab33857cb02e2283fe7">CNTR</a>;            <span class="comment">/*!&lt; 0x080          Counter Register                                       */</span>
<a name="l01325"></a><a class="code" href="struct_h_t___t_m___type_def.html#ae7ef7997d88e9fe4e8a61ecd9b5627a3">01325</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#ae7ef7997d88e9fe4e8a61ecd9b5627a3">PSCR</a>;            <span class="comment">/*!&lt; 0x084          Prescaler Register                                     */</span>
<a name="l01326"></a><a class="code" href="struct_h_t___t_m___type_def.html#a05f729be9b7d8f3b4885ea8984bbf865">01326</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a05f729be9b7d8f3b4885ea8984bbf865">CRR</a>;             <span class="comment">/*!&lt; 0x088          Counter Reload Register                                */</span>
<a name="l01327"></a><a class="code" href="struct_h_t___t_m___type_def.html#a629d17e89bda601f9d927adb45587bc0">01327</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a629d17e89bda601f9d927adb45587bc0">REPR</a>;            <span class="comment">/*!&lt; 0x08C          Repetition Register                                    */</span>
<a name="l01328"></a><a class="code" href="struct_h_t___t_m___type_def.html#abc31d48b689d7fc5ac8b5941d0303ffd">01328</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#abc31d48b689d7fc5ac8b5941d0303ffd">CH0CCR</a>;          <span class="comment">/*!&lt; 0x090          Channel 0 Capture/Compare Register                     */</span>
<a name="l01329"></a><a class="code" href="struct_h_t___t_m___type_def.html#a4170c73b49c463a90310f51858f21528">01329</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a4170c73b49c463a90310f51858f21528">CH1CCR</a>;          <span class="comment">/*!&lt; 0x094          Channel 1 Capture/Compare Register                     */</span>
<a name="l01330"></a><a class="code" href="struct_h_t___t_m___type_def.html#a29be2f88c75af1c00a484d67c4d999a0">01330</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a29be2f88c75af1c00a484d67c4d999a0">CH2CCR</a>;          <span class="comment">/*!&lt; 0x098          Channel 2 Capture/Compare Register                     */</span>
<a name="l01331"></a><a class="code" href="struct_h_t___t_m___type_def.html#a64ede863a333e7f5a39bc26af04d31d1">01331</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a64ede863a333e7f5a39bc26af04d31d1">CH3CCR</a>;          <span class="comment">/*!&lt; 0x09C          Channel 3 Capture/Compare Register                     */</span>
<a name="l01332"></a><a class="code" href="struct_h_t___t_m___type_def.html#a5e013e6d000dbdcf6383030350d4101c">01332</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a5e013e6d000dbdcf6383030350d4101c">CH0ACR</a>;          <span class="comment">/*!&lt; 0x0A0          Channel 0 Asymmetric Compare Register                  */</span>
<a name="l01333"></a><a class="code" href="struct_h_t___t_m___type_def.html#a2e9bdc0f770d9ba1f08e70514ed6a097">01333</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a2e9bdc0f770d9ba1f08e70514ed6a097">CH1ACR</a>;          <span class="comment">/*!&lt; 0x0A4          Channel 1 Asymmetric Compare Register                  */</span>
<a name="l01334"></a><a class="code" href="struct_h_t___t_m___type_def.html#a9d9331c22a843d6faae2a5e95926daa4">01334</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a9d9331c22a843d6faae2a5e95926daa4">CH2ACR</a>;          <span class="comment">/*!&lt; 0x0A8          Channel 2 Asymmetric Compare Register                  */</span>
<a name="l01335"></a><a class="code" href="struct_h_t___t_m___type_def.html#a3221172af6cbba1f19b7f04bcd690d79">01335</a>   __IO uint32_t <a class="code" href="struct_h_t___t_m___type_def.html#a3221172af6cbba1f19b7f04bcd690d79">CH3ACR</a>;          <span class="comment">/*!&lt; 0x0AC          Channel 3 Asymmetric Compare Register                  */</span>
<a name="l01336"></a>01336 <span class="preprocessor">  #if defined(USE_HT32F50343)</span>
<a name="l01337"></a>01337 <span class="preprocessor"></span>       uint32_t RESERVED4[20];   <span class="comment">/*!&lt; 0x0B0 - 0x0FC  Reserved                                               */</span>
<a name="l01338"></a>01338   __IO uint32_t CH4OCFR;         <span class="comment">/*!&lt; 0x100          Channel-4 Output Configuration Register                */</span>
<a name="l01339"></a>01339   __IO uint32_t CH5OCFR;         <span class="comment">/*!&lt; 0x104          Channel-5 Output Configuration Register                */</span>
<a name="l01340"></a>01340   __IO uint32_t CH6OCFR;         <span class="comment">/*!&lt; 0x108          Channel-6 Output Configuration Register                */</span>
<a name="l01341"></a>01341   __IO uint32_t CH7OCFR;         <span class="comment">/*!&lt; 0x10C          Channel-7 Output Configuration Register                */</span>
<a name="l01342"></a>01342   __IO uint32_t CH4CR;           <span class="comment">/*!&lt; 0x110          Channel 4 Compare Register                             */</span>
<a name="l01343"></a>01343   __IO uint32_t CH5CR;           <span class="comment">/*!&lt; 0x114          Channel 5 Compare Register                             */</span>
<a name="l01344"></a>01344   __IO uint32_t CH6CR;           <span class="comment">/*!&lt; 0x118          Channel 6 Compare Register                             */</span>
<a name="l01345"></a>01345   __IO uint32_t CH7CR;           <span class="comment">/*!&lt; 0x11C          Channel 7 Compare Register                             */</span>
<a name="l01346"></a>01346 <span class="preprocessor">  #endif</span>
<a name="l01347"></a>01347 <span class="preprocessor"></span>} <a class="code" href="struct_h_t___t_m___type_def.html" title="Timer.">HT_TM_TypeDef</a>;
<a name="l01348"></a>01348 
<a name="l01349"></a>01349 <span class="comment"></span>
<a name="l01350"></a>01350 <span class="comment">/**</span>
<a name="l01351"></a>01351 <span class="comment"> * @brief Peripheral Direct Memory Access Channel</span>
<a name="l01352"></a>01352 <span class="comment"> */</span>
<a name="l01353"></a><a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html">01353</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01354"></a>01354 {
<a name="l01355"></a><a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">01355</a>   __IO uint32_t <a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000    PDMA Channel Control Register                                */</span>
<a name="l01356"></a><a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html#a42df9870c977c5844dc4dcd1cabe0c38">01356</a>   __IO uint32_t <a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html#a42df9870c977c5844dc4dcd1cabe0c38">SADR</a>;            <span class="comment">/*!&lt; 0x004    PDMA Channel Source Address Register                         */</span>
<a name="l01357"></a><a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html#af88fdd0b5b44a74843ad510500cc0fa7">01357</a>   __IO uint32_t <a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html#af88fdd0b5b44a74843ad510500cc0fa7">DADR</a>;            <span class="comment">/*!&lt; 0x008    PDMA Channel Destination Address Register                    */</span>
<a name="l01358"></a><a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html#a40626516c1871e2cb75ae9d5940a9341">01358</a>        uint32_t RESERVED0[1];    <span class="comment">/*!&lt; 0x00C    Reserved                                                     */</span>
<a name="l01359"></a><a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html#a87e3001757a0cd493785f1f3337dd0e8">01359</a>   __IO uint32_t <a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html#a87e3001757a0cd493785f1f3337dd0e8">TSR</a>;             <span class="comment">/*!&lt; 0x010    PDMA Channel Transfer Size Register                          */</span>
<a name="l01360"></a><a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html#abba875a398354306b3fd2ad3e53855ca">01360</a>   __IO uint32_t <a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html#abba875a398354306b3fd2ad3e53855ca">CTSR</a>;            <span class="comment">/*!&lt; 0x014    PDMA Channel Current Transfer Size Register                  */</span>
<a name="l01361"></a>01361 } <a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html" title="Peripheral Direct Memory Access Channel.">HT_PDMACH_TypeDef</a>;
<a name="l01362"></a>01362 
<a name="l01363"></a>01363 <span class="comment"></span>
<a name="l01364"></a>01364 <span class="comment">/**</span>
<a name="l01365"></a>01365 <span class="comment"> * @brief Peripheral Direct Memory Access Global</span>
<a name="l01366"></a>01366 <span class="comment"> */</span>
<a name="l01367"></a><a class="code" href="struct_h_t___p_d_m_a___type_def.html">01367</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01368"></a>01368 {
<a name="l01369"></a>01369                                   <span class="comment">/* PDMA: 0x40090000                                                       */</span>
<a name="l01370"></a><a class="code" href="struct_h_t___p_d_m_a___type_def.html#a0b27d4cfa294092fc65a1f800273cfb4">01370</a>   <a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html" title="Peripheral Direct Memory Access Channel.">HT_PDMACH_TypeDef</a> <a class="code" href="struct_h_t___p_d_m_a___type_def.html#a0b27d4cfa294092fc65a1f800273cfb4">PDMACH0</a>;      <span class="comment">/*!&lt; 0x000          PDMA channel  0 registers                             */</span>
<a name="l01371"></a><a class="code" href="struct_h_t___p_d_m_a___type_def.html#a20876da89f63feae67736f10aed29336">01371</a>   <a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html" title="Peripheral Direct Memory Access Channel.">HT_PDMACH_TypeDef</a> <a class="code" href="struct_h_t___p_d_m_a___type_def.html#a20876da89f63feae67736f10aed29336">PDMACH1</a>;      <span class="comment">/*!&lt; 0x018          PDMA channel  1 registers                             */</span>
<a name="l01372"></a><a class="code" href="struct_h_t___p_d_m_a___type_def.html#a1e37fa17019c543c7f510af942c6b739">01372</a>   <a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html" title="Peripheral Direct Memory Access Channel.">HT_PDMACH_TypeDef</a> <a class="code" href="struct_h_t___p_d_m_a___type_def.html#a1e37fa17019c543c7f510af942c6b739">PDMACH2</a>;      <span class="comment">/*!&lt; 0x030          PDMA channel  2 registers                             */</span>
<a name="l01373"></a><a class="code" href="struct_h_t___p_d_m_a___type_def.html#a143b10a0c2c7b2fb9c5e420363139ee9">01373</a>   <a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html" title="Peripheral Direct Memory Access Channel.">HT_PDMACH_TypeDef</a> <a class="code" href="struct_h_t___p_d_m_a___type_def.html#a143b10a0c2c7b2fb9c5e420363139ee9">PDMACH3</a>;      <span class="comment">/*!&lt; 0x048          PDMA channel  3 registers                             */</span>
<a name="l01374"></a><a class="code" href="struct_h_t___p_d_m_a___type_def.html#a88a1b024deba233e1aed6946f93f8a44">01374</a>   <a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html" title="Peripheral Direct Memory Access Channel.">HT_PDMACH_TypeDef</a> <a class="code" href="struct_h_t___p_d_m_a___type_def.html#a88a1b024deba233e1aed6946f93f8a44">PDMACH4</a>;      <span class="comment">/*!&lt; 0x060          PDMA channel  4 registers                             */</span>
<a name="l01375"></a><a class="code" href="struct_h_t___p_d_m_a___type_def.html#a0bfe2ef55f215b36eb969c6d44e994e3">01375</a>   <a class="code" href="struct_h_t___p_d_m_a_c_h___type_def.html" title="Peripheral Direct Memory Access Channel.">HT_PDMACH_TypeDef</a> <a class="code" href="struct_h_t___p_d_m_a___type_def.html#a0bfe2ef55f215b36eb969c6d44e994e3">PDMACH5</a>;      <span class="comment">/*!&lt; 0x078          PDMA channel  5 registers                             */</span>
<a name="l01376"></a><a class="code" href="struct_h_t___p_d_m_a___type_def.html#a7da385bcf49522f79c6aa3794e98fe4b">01376</a>        uint32_t     RESERVED0[36];<span class="comment">/*!&lt; 0x090 - 0x11C  Reserved                                              */</span>
<a name="l01377"></a><a class="code" href="struct_h_t___p_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">01377</a>   __IO uint32_t     <a class="code" href="struct_h_t___p_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;          <span class="comment">/*!&lt; 0x120          PDMA Interrupt Status Register                        */</span>
<a name="l01378"></a><a class="code" href="struct_h_t___p_d_m_a___type_def.html#a3e94488b04b41e4c165bbfe6932f4a92">01378</a>        uint32_t     RESERVED1[1]; <span class="comment">/*!&lt; 0x124          Reserved                                              */</span>
<a name="l01379"></a><a class="code" href="struct_h_t___p_d_m_a___type_def.html#a0e8f6d2b4768813502c16962a6c75e44">01379</a>   __IO uint32_t     <a class="code" href="struct_h_t___p_d_m_a___type_def.html#a0e8f6d2b4768813502c16962a6c75e44">ISCR</a>;         <span class="comment">/*!&lt; 0x128          PDMA Interrupt Status Clear Register                  */</span>
<a name="l01380"></a><a class="code" href="struct_h_t___p_d_m_a___type_def.html#a032c71ff46a97d2398e5c15a1b4fa50d">01380</a>        uint32_t     RESERVED2[1]; <span class="comment">/*!&lt; 0x12C          Reserved                                              */</span>
<a name="l01381"></a><a class="code" href="struct_h_t___p_d_m_a___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">01381</a>   __IO uint32_t     <a class="code" href="struct_h_t___p_d_m_a___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;          <span class="comment">/*!&lt; 0x130          PDMA Interrupt Enable Register                        */</span>
<a name="l01382"></a>01382 } <a class="code" href="struct_h_t___p_d_m_a___type_def.html" title="Peripheral Direct Memory Access Global.">HT_PDMA_TypeDef</a>;
<a name="l01383"></a>01383 
<a name="l01384"></a>01384 <span class="comment"></span>
<a name="l01385"></a>01385 <span class="comment">/**</span>
<a name="l01386"></a>01386 <span class="comment"> * @brief Universal Serial Bus Global</span>
<a name="l01387"></a>01387 <span class="comment"> */</span>
<a name="l01388"></a><a class="code" href="struct_h_t___u_s_b___type_def.html">01388</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01389"></a>01389 {
<a name="l01390"></a>01390                                  <span class="comment">/* USB: 0x400A8000                                                         */</span>
<a name="l01391"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a876dd0a8546697065f406b7543e27af2">01391</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;             <span class="comment">/*!&lt; 0x000 USB Control and Status Register                                 */</span>
<a name="l01392"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">01392</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;             <span class="comment">/*!&lt; 0x004 USB Interrupt Enable Register                                   */</span>
<a name="l01393"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">01393</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;             <span class="comment">/*!&lt; 0x008 USB Interrupt Status Register                                   */</span>
<a name="l01394"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">01394</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a>;             <span class="comment">/*!&lt; 0x00C USB Frame Count Register                                        */</span>
<a name="l01395"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#acbf1142766f20ea3e410b259bb8f173a">01395</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#acbf1142766f20ea3e410b259bb8f173a">DEVAR</a>;           <span class="comment">/*!&lt; 0x010 USB Device Address Register                                     */</span>
<a name="l01396"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a0e116dfbe85fd2048297e3d6b75edf24">01396</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a0e116dfbe85fd2048297e3d6b75edf24">EP0CSR</a>;          <span class="comment">/*!&lt; 0x014 USB Endpoint 0 Control and Status Register                      */</span>
<a name="l01397"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a8475248a517005c742b55fe4d425e191">01397</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a8475248a517005c742b55fe4d425e191">EP0IER</a>;          <span class="comment">/*!&lt; 0x018 USB Endpoint 0 Interrupt Enable Register                        */</span>
<a name="l01398"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#ac87092b60d7e7d9d4f2f3fce6b699df3">01398</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#ac87092b60d7e7d9d4f2f3fce6b699df3">EP0ISR</a>;          <span class="comment">/*!&lt; 0x01C USB Endpoint 0 Interrupt Status Register                        */</span>
<a name="l01399"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#aec69e84564ce49d48defc9f77cacdf65">01399</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#aec69e84564ce49d48defc9f77cacdf65">EP0TCR</a>;          <span class="comment">/*!&lt; 0x020 USB Endpoint 0 Transfer Count Register                          */</span>
<a name="l01400"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a92b3cd916afd3357838f4299227a0fd4">01400</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a92b3cd916afd3357838f4299227a0fd4">EP0CFGR</a>;         <span class="comment">/*!&lt; 0x024 USB Endpoint 0 Configuration Register                           */</span>
<a name="l01401"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a48e577a7367557a29859007a930e519a">01401</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a48e577a7367557a29859007a930e519a">EP1CSR</a>;          <span class="comment">/*!&lt; 0x028 USB Endpoint 1 Control and Status Register                      */</span>
<a name="l01402"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a8890540dc228c96c0001a490ebc1870c">01402</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a8890540dc228c96c0001a490ebc1870c">EP1IER</a>;          <span class="comment">/*!&lt; 0x02C USB Endpoint 1 Interrupt Enable Register                        */</span>
<a name="l01403"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a771f17d8c16e3364744c7454da6c1fd7">01403</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a771f17d8c16e3364744c7454da6c1fd7">EP1ISR</a>;          <span class="comment">/*!&lt; 0x030 USB Endpoint 1 Interrupt Status Register                        */</span>
<a name="l01404"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a1454e0cf791f47ee75eadb9ead30f884">01404</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a1454e0cf791f47ee75eadb9ead30f884">EP1TCR</a>;          <span class="comment">/*!&lt; 0x034 USB Endpoint 1 Transfer Count Register                          */</span>
<a name="l01405"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a317ba3310398b8cbd8fd4d94cd995ae6">01405</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a317ba3310398b8cbd8fd4d94cd995ae6">EP1CFGR</a>;         <span class="comment">/*!&lt; 0x038 USB Endpoint 1 Configuration Register                           */</span>
<a name="l01406"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#abfc25955533615ab44fb1a773a28d45a">01406</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#abfc25955533615ab44fb1a773a28d45a">EP2CSR</a>;          <span class="comment">/*!&lt; 0x03C USB Endpoint 2 Control and Status Register                      */</span>
<a name="l01407"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#abb38299ac8d3b27ffb0cf07a571eec46">01407</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#abb38299ac8d3b27ffb0cf07a571eec46">EP2IER</a>;          <span class="comment">/*!&lt; 0x040 USB Endpoint 2 Interrupt Enable Register                        */</span>
<a name="l01408"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#acfd7bd148a9ee409388a2ada89bcd7f9">01408</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#acfd7bd148a9ee409388a2ada89bcd7f9">EP2ISR</a>;          <span class="comment">/*!&lt; 0x044 USB Endpoint 2 Interrupt Status Register                        */</span>
<a name="l01409"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#aa56dae561155ac387379e31529e82a5d">01409</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#aa56dae561155ac387379e31529e82a5d">EP2TCR</a>;          <span class="comment">/*!&lt; 0x048 USB Endpoint 2 Transfer Count Register                          */</span>
<a name="l01410"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a3d0ee08da92d23fa2a03a56778af9de5">01410</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a3d0ee08da92d23fa2a03a56778af9de5">EP2CFGR</a>;         <span class="comment">/*!&lt; 0x04C USB Endpoint 2 Configuration Register                           */</span>
<a name="l01411"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a06438ca5d3399c2f782df59afd04ae0e">01411</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a06438ca5d3399c2f782df59afd04ae0e">EP3CSR</a>;          <span class="comment">/*!&lt; 0x050 USB Endpoint 3 Control and Status Register                      */</span>
<a name="l01412"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#aaf8a16cb8b82703c140ce1a690bb3835">01412</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#aaf8a16cb8b82703c140ce1a690bb3835">EP3IER</a>;          <span class="comment">/*!&lt; 0x054 USB Endpoint 3 Interrupt Enable Register                        */</span>
<a name="l01413"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#ae4dd0f1d0a655f191a71067702fd5bc8">01413</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#ae4dd0f1d0a655f191a71067702fd5bc8">EP3ISR</a>;          <span class="comment">/*!&lt; 0x058 USB Endpoint 3 Interrupt Status Register                        */</span>
<a name="l01414"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#ae831c533c691cb8277e73fe9bcf0803c">01414</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#ae831c533c691cb8277e73fe9bcf0803c">EP3TCR</a>;          <span class="comment">/*!&lt; 0x05C USB Endpoint 3 Transfer Count Register                          */</span>
<a name="l01415"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#afaafeb690bf61e3b738f4a13bea895d6">01415</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#afaafeb690bf61e3b738f4a13bea895d6">EP3CFGR</a>;         <span class="comment">/*!&lt; 0x060 USB Endpoint 3 Configuration Register                           */</span>
<a name="l01416"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a2adfa2aa072844f0f1de046eae19e23e">01416</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a2adfa2aa072844f0f1de046eae19e23e">EP4CSR</a>;          <span class="comment">/*!&lt; 0x064 USB Endpoint 4 Control and Status Register                      */</span>
<a name="l01417"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#aad5a90b258921d4a490844f91d7bca34">01417</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#aad5a90b258921d4a490844f91d7bca34">EP4IER</a>;          <span class="comment">/*!&lt; 0x068 USB Endpoint 4 Interrupt Enable Register                        */</span>
<a name="l01418"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a1b153dd9ddb3beea56ed1f8b573cb621">01418</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a1b153dd9ddb3beea56ed1f8b573cb621">EP4ISR</a>;          <span class="comment">/*!&lt; 0x06C USB Endpoint 4 Interrupt Status Register                        */</span>
<a name="l01419"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a895571513eef8abb941bae594c795350">01419</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a895571513eef8abb941bae594c795350">EP4TCR</a>;          <span class="comment">/*!&lt; 0x070 USB Endpoint 4 Transfer Count Register                          */</span>
<a name="l01420"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#aff41b403a98928101f01173cd6929112">01420</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#aff41b403a98928101f01173cd6929112">EP4CFGR</a>;         <span class="comment">/*!&lt; 0x074 USB Endpoint 4 Configuration Register                           */</span>
<a name="l01421"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a3eb1b955bea00e0dd937591fab309c0b">01421</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a3eb1b955bea00e0dd937591fab309c0b">EP5CSR</a>;          <span class="comment">/*!&lt; 0x078 USB Endpoint 5 Control and Status Register                      */</span>
<a name="l01422"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#afc3b2075e79503f1165074ac57c718da">01422</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#afc3b2075e79503f1165074ac57c718da">EP5IER</a>;          <span class="comment">/*!&lt; 0x07C USB Endpoint 5 Interrupt Enable Register                        */</span>
<a name="l01423"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a16ed806ae9390e878e44fe7617188031">01423</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a16ed806ae9390e878e44fe7617188031">EP5ISR</a>;          <span class="comment">/*!&lt; 0x080 USB Endpoint 5 Interrupt Status Register                        */</span>
<a name="l01424"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#ae5131e10b7209a6b0163ab883c4f5525">01424</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#ae5131e10b7209a6b0163ab883c4f5525">EP5TCR</a>;          <span class="comment">/*!&lt; 0x084 USB Endpoint 5 Transfer Count Register                          */</span>
<a name="l01425"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#ad103921812cae39f6fa1a9102c109854">01425</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#ad103921812cae39f6fa1a9102c109854">EP5CFGR</a>;         <span class="comment">/*!&lt; 0x088 USB Endpoint 5 Configuration Register                           */</span>
<a name="l01426"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a0173b9cf897585069335de9b4c9a2637">01426</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a0173b9cf897585069335de9b4c9a2637">EP6CSR</a>;          <span class="comment">/*!&lt; 0x08C USB Endpoint 6 Control and Status Register                      */</span>
<a name="l01427"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a7005a89d1b9809fea4803dec05168b95">01427</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a7005a89d1b9809fea4803dec05168b95">EP6IER</a>;          <span class="comment">/*!&lt; 0x090 USB Endpoint 6 Interrupt Enable Register                        */</span>
<a name="l01428"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a95bcc03a26e90c445f7534a73d4d5f37">01428</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a95bcc03a26e90c445f7534a73d4d5f37">EP6ISR</a>;          <span class="comment">/*!&lt; 0x094 USB Endpoint 6 Interrupt Status Register                        */</span>
<a name="l01429"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a597a4d8052c2f2510c00c764933207b5">01429</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a597a4d8052c2f2510c00c764933207b5">EP6TCR</a>;          <span class="comment">/*!&lt; 0x098 USB Endpoint 6 Transfer Count Register                          */</span>
<a name="l01430"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a8d3f6e1eb61260557acbe460aadb7ade">01430</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a8d3f6e1eb61260557acbe460aadb7ade">EP6CFGR</a>;         <span class="comment">/*!&lt; 0x09C USB Endpoint 6 Configuration Register                           */</span>
<a name="l01431"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a85d1d8feac0b6ec17feeafcbc17b49e5">01431</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a85d1d8feac0b6ec17feeafcbc17b49e5">EP7CSR</a>;          <span class="comment">/*!&lt; 0x0A0 USB Endpoint 7 Control and Status Register                      */</span>
<a name="l01432"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a59a45e49c27e9c8a9de20f1e884be172">01432</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a59a45e49c27e9c8a9de20f1e884be172">EP7IER</a>;          <span class="comment">/*!&lt; 0x0A4 USB Endpoint 7 Interrupt Enable Register                        */</span>
<a name="l01433"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a31179560b2c3447b99901ddc29eeeabd">01433</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a31179560b2c3447b99901ddc29eeeabd">EP7ISR</a>;          <span class="comment">/*!&lt; 0x0A8 USB Endpoint 7 Interrupt Status Register                        */</span>
<a name="l01434"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#ac4ac5a1e0fb73428cbbde46912494c59">01434</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#ac4ac5a1e0fb73428cbbde46912494c59">EP7TCR</a>;          <span class="comment">/*!&lt; 0x0AC USB Endpoint 7 Transfer Count Register                          */</span>
<a name="l01435"></a><a class="code" href="struct_h_t___u_s_b___type_def.html#a99194be2253103bcc8baaf932214f736">01435</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b___type_def.html#a99194be2253103bcc8baaf932214f736">EP7CFGR</a>;         <span class="comment">/*!&lt; 0x0B0 USB Endpoint 7 Configuration Register                           */</span>
<a name="l01436"></a>01436 <span class="preprocessor">  #if defined(USE_HT32F61141)</span>
<a name="l01437"></a>01437 <span class="preprocessor"></span>  __IO uint32_t EP8CSR;          <span class="comment">/*!&lt; 0x0B4 USB Endpoint 8 Control and Status Register                      */</span>
<a name="l01438"></a>01438   __IO uint32_t EP8IER;          <span class="comment">/*!&lt; 0x0B8 USB Endpoint 8 Interrupt Enable Register                        */</span>
<a name="l01439"></a>01439   __IO uint32_t EP8ISR;          <span class="comment">/*!&lt; 0x0BC USB Endpoint 8 Interrupt Status Register                        */</span>
<a name="l01440"></a>01440   __IO uint32_t EP8TCR;          <span class="comment">/*!&lt; 0x0C0 USB Endpoint 8 Transfer Count Register                          */</span>
<a name="l01441"></a>01441   __IO uint32_t EP8CFGR;         <span class="comment">/*!&lt; 0x0C4 USB Endpoint 8 Configuration Register                           */</span>
<a name="l01442"></a>01442   __IO uint32_t EP9CSR;          <span class="comment">/*!&lt; 0x0C8 USB Endpoint 9 Control and Status Register                      */</span>
<a name="l01443"></a>01443   __IO uint32_t EP9IER;          <span class="comment">/*!&lt; 0x0CC USB Endpoint 9 Interrupt Enable Register                        */</span>
<a name="l01444"></a>01444   __IO uint32_t EP9ISR;          <span class="comment">/*!&lt; 0x0D0 USB Endpoint 9 Interrupt Status Register                        */</span>
<a name="l01445"></a>01445   __IO uint32_t EP9TCR;          <span class="comment">/*!&lt; 0x0D4 USB Endpoint 9 Transfer Count Register                          */</span>
<a name="l01446"></a>01446   __IO uint32_t EP9CFGR;         <span class="comment">/*!&lt; 0x0D8 USB Endpoint 9 Configuration Register                           */</span> 
<a name="l01447"></a>01447 <span class="preprocessor">  #endif</span>
<a name="l01448"></a>01448 <span class="preprocessor"></span>} <a class="code" href="struct_h_t___u_s_b___type_def.html" title="Universal Serial Bus Global.">HT_USB_TypeDef</a>;
<a name="l01449"></a>01449 
<a name="l01450"></a>01450 <span class="comment"></span>
<a name="l01451"></a>01451 <span class="comment">/**</span>
<a name="l01452"></a>01452 <span class="comment"> * @brief Universal Serial Bus Endpoint</span>
<a name="l01453"></a>01453 <span class="comment"> */</span>
<a name="l01454"></a><a class="code" href="struct_h_t___u_s_b_e_p___type_def.html">01454</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01455"></a>01455 {
<a name="l01456"></a>01456                                  <span class="comment">/* USB Endpoint0: 0x400A8014                                               */</span>
<a name="l01457"></a>01457                                  <span class="comment">/* USB Endpoint1: 0x400A8028                                               */</span>
<a name="l01458"></a>01458                                  <span class="comment">/* USB Endpoint2: 0x400A803C                                               */</span>
<a name="l01459"></a>01459                                  <span class="comment">/* USB Endpoint3: 0x400A8050                                               */</span>
<a name="l01460"></a>01460                                  <span class="comment">/* USB Endpoint4: 0x400A8064                                               */</span>
<a name="l01461"></a>01461                                  <span class="comment">/* USB Endpoint5: 0x400A8078                                               */</span>
<a name="l01462"></a>01462                                  <span class="comment">/* USB Endpoint6: 0x400A808C                                               */</span>
<a name="l01463"></a>01463                                  <span class="comment">/* USB Endpoint7: 0x400A80A0                                               */</span>
<a name="l01464"></a>01464                                  <span class="comment">/* USB Endpoint8: 0x400A80B4                                               */</span>
<a name="l01465"></a>01465                                  <span class="comment">/* USB Endpoint9: 0x400A80C8                                               */</span>
<a name="l01466"></a><a class="code" href="struct_h_t___u_s_b_e_p___type_def.html#a876dd0a8546697065f406b7543e27af2">01466</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b_e_p___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;             <span class="comment">/*!&lt; 0x000 USB Endpoint n Control and Status Register                      */</span>
<a name="l01467"></a><a class="code" href="struct_h_t___u_s_b_e_p___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">01467</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b_e_p___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;             <span class="comment">/*!&lt; 0x004 USB Endpoint n Interrupt Enable Register                        */</span>
<a name="l01468"></a><a class="code" href="struct_h_t___u_s_b_e_p___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">01468</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b_e_p___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;             <span class="comment">/*!&lt; 0x008 USB Endpoint n Interrupt Status Register                        */</span>
<a name="l01469"></a><a class="code" href="struct_h_t___u_s_b_e_p___type_def.html#ae9dd9282fab299d0cd6e119564688e53">01469</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b_e_p___type_def.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a>;             <span class="comment">/*!&lt; 0x00C USB Endpoint n Transfer Count Register                          */</span>
<a name="l01470"></a><a class="code" href="struct_h_t___u_s_b_e_p___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">01470</a>   __IO uint32_t <a class="code" href="struct_h_t___u_s_b_e_p___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;            <span class="comment">/*!&lt; 0x010 USB Endpoint n Configuration Register                           */</span>
<a name="l01471"></a>01471 } <a class="code" href="struct_h_t___u_s_b_e_p___type_def.html" title="Universal Serial Bus Endpoint.">HT_USBEP_TypeDef</a>;
<a name="l01472"></a>01472 
<a name="l01473"></a>01473 <span class="comment"></span>
<a name="l01474"></a>01474 <span class="comment">/**</span>
<a name="l01475"></a>01475 <span class="comment"> * @brief External Bus Interface</span>
<a name="l01476"></a>01476 <span class="comment"> */</span>
<a name="l01477"></a><a class="code" href="struct_h_t___e_b_i___type_def.html">01477</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01478"></a>01478 {
<a name="l01479"></a>01479                                  <span class="comment">/* EBI: 0x40098000                                                         */</span>
<a name="l01480"></a><a class="code" href="struct_h_t___e_b_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">01480</a>   __IO uint32_t <a class="code" href="struct_h_t___e_b_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000    EBI Control Register                                         */</span>
<a name="l01481"></a><a class="code" href="struct_h_t___e_b_i___type_def.html#a40626516c1871e2cb75ae9d5940a9341">01481</a>        uint32_t RESERVED0[1];    <span class="comment">/*!&lt; 0x004    Reserved                                                     */</span>
<a name="l01482"></a><a class="code" href="struct_h_t___e_b_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">01482</a>   __IO uint32_t <a class="code" href="struct_h_t___e_b_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              <span class="comment">/*!&lt; 0x008    EBI Status Register                                          */</span>
<a name="l01483"></a><a class="code" href="struct_h_t___e_b_i___type_def.html#a3e94488b04b41e4c165bbfe6932f4a92">01483</a>        uint32_t RESERVED1[1];    <span class="comment">/*!&lt; 0x00C    Reserved                                                     */</span>
<a name="l01484"></a><a class="code" href="struct_h_t___e_b_i___type_def.html#a67d95d87dd3d46730f686c20c3e42090">01484</a>   __IO uint32_t <a class="code" href="struct_h_t___e_b_i___type_def.html#a67d95d87dd3d46730f686c20c3e42090">ATR</a>;             <span class="comment">/*!&lt; 0x010    EBI Address Timing Register                                  */</span>
<a name="l01485"></a><a class="code" href="struct_h_t___e_b_i___type_def.html#a574d4eaae7f63cc64fdb88031c7dbf25">01485</a>   __IO uint32_t <a class="code" href="struct_h_t___e_b_i___type_def.html#a574d4eaae7f63cc64fdb88031c7dbf25">RTR</a>;             <span class="comment">/*!&lt; 0x014    EBI Read Timing Register                                     */</span>
<a name="l01486"></a><a class="code" href="struct_h_t___e_b_i___type_def.html#a988719d9de739a4e90710ac17e294b5b">01486</a>   __IO uint32_t <a class="code" href="struct_h_t___e_b_i___type_def.html#a988719d9de739a4e90710ac17e294b5b">WTR</a>;             <span class="comment">/*!&lt; 0x018    EBI Write Timing Register                                    */</span>
<a name="l01487"></a><a class="code" href="struct_h_t___e_b_i___type_def.html#af8d25514079514d38c104402f46470af">01487</a>   __IO uint32_t <a class="code" href="struct_h_t___e_b_i___type_def.html#af8d25514079514d38c104402f46470af">PR</a>;              <span class="comment">/*!&lt; 0x01C    EBI Parity Register                                          */</span>
<a name="l01488"></a>01488 } <a class="code" href="struct_h_t___e_b_i___type_def.html" title="External Bus Interface.">HT_EBI_TypeDef</a>;
<a name="l01489"></a>01489 
<a name="l01490"></a>01490 <span class="comment"></span>
<a name="l01491"></a>01491 <span class="comment">/**</span>
<a name="l01492"></a>01492 <span class="comment"> * @brief Cyclic Redundancy Check</span>
<a name="l01493"></a>01493 <span class="comment"> */</span>
<a name="l01494"></a><a class="code" href="struct_h_t___c_r_c___type_def.html">01494</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01495"></a>01495 {
<a name="l01496"></a>01496                                  <span class="comment">/* CRC: 0x4008A000                                                         */</span>
<a name="l01497"></a><a class="code" href="struct_h_t___c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">01497</a>   __IO uint32_t <a class="code" href="struct_h_t___c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000 CRC Control Register                                            */</span>
<a name="l01498"></a><a class="code" href="struct_h_t___c_r_c___type_def.html#a31ec835539a30f818b50a01f105272ce">01498</a>   __IO uint32_t <a class="code" href="struct_h_t___c_r_c___type_def.html#a31ec835539a30f818b50a01f105272ce">SDR</a>;             <span class="comment">/*!&lt; 0x004 CRC Seed Register                                               */</span>
<a name="l01499"></a><a class="code" href="struct_h_t___c_r_c___type_def.html#a876dd0a8546697065f406b7543e27af2">01499</a>   __IO uint32_t <a class="code" href="struct_h_t___c_r_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;             <span class="comment">/*!&lt; 0x008 CRC Checksum Register                                           */</span>
<a name="l01500"></a><a class="code" href="struct_h_t___c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">01500</a>   __IO uint32_t <a class="code" href="struct_h_t___c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;              <span class="comment">/*!&lt; 0x00C CRC Data Register                                               */</span>
<a name="l01501"></a>01501 } <a class="code" href="struct_h_t___c_r_c___type_def.html" title="Cyclic Redundancy Check.">HT_CRC_TypeDef</a>;
<a name="l01502"></a>01502 
<a name="l01503"></a>01503 <span class="comment"></span>
<a name="l01504"></a>01504 <span class="comment">/**</span>
<a name="l01505"></a>01505 <span class="comment"> * @brief Integrated Interchip Sound</span>
<a name="l01506"></a>01506 <span class="comment"> */</span>
<a name="l01507"></a><a class="code" href="struct_h_t___i2_s___type_def.html">01507</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01508"></a>01508 {
<a name="l01509"></a>01509                                  <span class="comment">/* I2S: 0x40026000                                                         */</span>
<a name="l01510"></a><a class="code" href="struct_h_t___i2_s___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">01510</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_s___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000 I2S Control Register                                            */</span>
<a name="l01511"></a><a class="code" href="struct_h_t___i2_s___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">01511</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_s___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;             <span class="comment">/*!&lt; 0x004 I2S Interrupt Enable Register                                   */</span>
<a name="l01512"></a><a class="code" href="struct_h_t___i2_s___type_def.html#a760f86a1a18dffffda54fc15a977979f">01512</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_s___type_def.html#a760f86a1a18dffffda54fc15a977979f">CDR</a>;             <span class="comment">/*!&lt; 0x008 I2S Clock Divider Register                                      */</span>
<a name="l01513"></a><a class="code" href="struct_h_t___i2_s___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">01513</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_s___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a>;            <span class="comment">/*!&lt; 0x00C I2S TX Data Register                                            */</span>
<a name="l01514"></a><a class="code" href="struct_h_t___i2_s___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">01514</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_s___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">RXDR</a>;            <span class="comment">/*!&lt; 0x010 I2S RX Data Register                                            */</span>
<a name="l01515"></a><a class="code" href="struct_h_t___i2_s___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">01515</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_s___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a>;             <span class="comment">/*!&lt; 0x014 I2S FIFO Control Register                                       */</span>
<a name="l01516"></a><a class="code" href="struct_h_t___i2_s___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">01516</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_s___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              <span class="comment">/*!&lt; 0x018 I2S Status Register                                             */</span>
<a name="l01517"></a><a class="code" href="struct_h_t___i2_s___type_def.html#acebff9f68cab20e161b9056a0565bd67">01517</a>   __IO uint32_t <a class="code" href="struct_h_t___i2_s___type_def.html#acebff9f68cab20e161b9056a0565bd67">RCNTR</a>;           <span class="comment">/*!&lt; 0x01C I2S Rate Counter Register                                       */</span>
<a name="l01518"></a>01518 } <a class="code" href="struct_h_t___i2_s___type_def.html" title="Integrated Interchip Sound.">HT_I2S_TypeDef</a>;
<a name="l01519"></a>01519 
<a name="l01520"></a>01520 <span class="comment"></span>
<a name="l01521"></a>01521 <span class="comment">/**</span>
<a name="l01522"></a>01522 <span class="comment"> * @brief PWM Timer</span>
<a name="l01523"></a>01523 <span class="comment"> */</span>
<a name="l01524"></a><a class="code" href="struct_h_t___p_w_m___type_def.html">01524</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01525"></a>01525 {
<a name="l01526"></a>01526                                  <span class="comment">/* PWM0: 0x40031000                                                        */</span>
<a name="l01527"></a>01527                                  <span class="comment">/* PWM2: 0x40032000                                                        */</span>
<a name="l01528"></a>01528                                  <span class="comment">/* PWM1: 0x40071000                                                        */</span>
<a name="l01529"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#ae406a91ec79c12163737ff7ec7163cd4">01529</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#ae406a91ec79c12163737ff7ec7163cd4">CNTCFR</a>;          <span class="comment">/*!&lt; 0x000          Counter Configuration Register                         */</span>
<a name="l01530"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#aaf78161e998a00be56e02581c07fccad">01530</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#aaf78161e998a00be56e02581c07fccad">MDCFR</a>;           <span class="comment">/*!&lt; 0x004          Mode Configuration Register                            */</span>
<a name="l01531"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#aec7f37738cb9ebc03af437c10177088c">01531</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#aec7f37738cb9ebc03af437c10177088c">TRCFR</a>;           <span class="comment">/*!&lt; 0x008          Trigger Configuration Register                         */</span>
<a name="l01532"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a40626516c1871e2cb75ae9d5940a9341">01532</a>        uint32_t RESERVED0[1];    <span class="comment">/*!&lt; 0x00C          Reserved                                               */</span>
<a name="l01533"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#ac6c5581f201566711d431ea66fb8af8b">01533</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#ac6c5581f201566711d431ea66fb8af8b">CTR</a>;             <span class="comment">/*!&lt; 0x010          Control Register                                       */</span>
<a name="l01534"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a75b5663911cd42c25e0a7c81cd7755cf">01534</a>        uint32_t RESERVED1[11];   <span class="comment">/*!&lt; 0x014 - 0x03C  Reserved                                               */</span>
<a name="l01535"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a7689a477de19be8be192090bd4ca2812">01535</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#a7689a477de19be8be192090bd4ca2812">CH0OCFR</a>;         <span class="comment">/*!&lt; 0x040          Channel-0 Output Configuration Register                */</span>
<a name="l01536"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#aab7342db4f806aadd9eaf4d3608b15a5">01536</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#aab7342db4f806aadd9eaf4d3608b15a5">CH1OCFR</a>;         <span class="comment">/*!&lt; 0x044          Channel-1 Output Configuration Register                */</span>
<a name="l01537"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a06c180031ad23249833d341c4e21a014">01537</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#a06c180031ad23249833d341c4e21a014">CH2OCFR</a>;         <span class="comment">/*!&lt; 0x048          Channel-2 Output Configuration Register                */</span>
<a name="l01538"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a37ecc25dc6eab3ead47078d0c5ddc849">01538</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#a37ecc25dc6eab3ead47078d0c5ddc849">CH3OCFR</a>;         <span class="comment">/*!&lt; 0x04C          Channel-3 Output Configuration Register                */</span>
<a name="l01539"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#af73fbeecd5e7d953a360ec5ebdd4ac6c">01539</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#af73fbeecd5e7d953a360ec5ebdd4ac6c">CHCTR</a>;           <span class="comment">/*!&lt; 0x050          Channel Control Register                               */</span>
<a name="l01540"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a0a5a0d84e38170ec6ca5ef31f72e76f6">01540</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#a0a5a0d84e38170ec6ca5ef31f72e76f6">CHPOLR</a>;          <span class="comment">/*!&lt; 0x054          Channel Polarity Configuration Register                */</span>
<a name="l01541"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a16f8328b824869e19e116921616ac811">01541</a>        uint32_t RESERVED2[7];    <span class="comment">/*!&lt; 0x058 - 0x070  Reserved                                               */</span>
<a name="l01542"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a13be578598cb35f2568e7e7b4e5de22e">01542</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#a13be578598cb35f2568e7e7b4e5de22e">DICTR</a>;           <span class="comment">/*!&lt; 0x074          DMA / Interrupt Control Register                       */</span>
<a name="l01543"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#af01eabf1b4db419fa0f13cdd29a3c30a">01543</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#af01eabf1b4db419fa0f13cdd29a3c30a">EVGR</a>;            <span class="comment">/*!&lt; 0x078          Event Generator Register                               */</span>
<a name="l01544"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a36b323076a1efe42244981d0ca5eb4cf">01544</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#a36b323076a1efe42244981d0ca5eb4cf">INTSR</a>;           <span class="comment">/*!&lt; 0x07C          Interrupt Status Register                              */</span>
<a name="l01545"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a3f4200e9d3fa7ab33857cb02e2283fe7">01545</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#a3f4200e9d3fa7ab33857cb02e2283fe7">CNTR</a>;            <span class="comment">/*!&lt; 0x080          Counter Register                                       */</span>
<a name="l01546"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#ae7ef7997d88e9fe4e8a61ecd9b5627a3">01546</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#ae7ef7997d88e9fe4e8a61ecd9b5627a3">PSCR</a>;            <span class="comment">/*!&lt; 0x084          Prescaler Register                                     */</span>
<a name="l01547"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a05f729be9b7d8f3b4885ea8984bbf865">01547</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#a05f729be9b7d8f3b4885ea8984bbf865">CRR</a>;             <span class="comment">/*!&lt; 0x088          Counter Reload Register                                */</span>
<a name="l01548"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#ad4a213d23b6c7413d93b180984c5542c">01548</a>        uint32_t RESERVED3[1];    <span class="comment">/*!&lt; 0x08C          Reserved                                               */</span>
<a name="l01549"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a3b3e765b774793e863703089ec3f4c60">01549</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#a3b3e765b774793e863703089ec3f4c60">CH0CR</a>;           <span class="comment">/*!&lt; 0x090          Channel 0 Compare Register                             */</span>
<a name="l01550"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#afea03e5e37f76fc6d50a176d758dd36f">01550</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#afea03e5e37f76fc6d50a176d758dd36f">CH1CR</a>;           <span class="comment">/*!&lt; 0x094          Channel 1 Compare Register                             */</span>
<a name="l01551"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a4ee73d20e10db8a05b6f99f3c4556b29">01551</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#a4ee73d20e10db8a05b6f99f3c4556b29">CH2CR</a>;           <span class="comment">/*!&lt; 0x098          Channel 2 Compare Register                             */</span>
<a name="l01552"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a6027950dc5b408db9280b5e51f06797a">01552</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#a6027950dc5b408db9280b5e51f06797a">CH3CR</a>;           <span class="comment">/*!&lt; 0x09C          Channel 3 Compare Register                             */</span>
<a name="l01553"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a5e013e6d000dbdcf6383030350d4101c">01553</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#a5e013e6d000dbdcf6383030350d4101c">CH0ACR</a>;          <span class="comment">/*!&lt; 0x0A0          Channel 0 Asymmetric Compare Register                  */</span>
<a name="l01554"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a2e9bdc0f770d9ba1f08e70514ed6a097">01554</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#a2e9bdc0f770d9ba1f08e70514ed6a097">CH1ACR</a>;          <span class="comment">/*!&lt; 0x0A4          Channel 1 Asymmetric Compare Register                  */</span>
<a name="l01555"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a9d9331c22a843d6faae2a5e95926daa4">01555</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#a9d9331c22a843d6faae2a5e95926daa4">CH2ACR</a>;          <span class="comment">/*!&lt; 0x0A8          Channel 2 Asymmetric Compare Register                  */</span>
<a name="l01556"></a><a class="code" href="struct_h_t___p_w_m___type_def.html#a3221172af6cbba1f19b7f04bcd690d79">01556</a>   __IO uint32_t <a class="code" href="struct_h_t___p_w_m___type_def.html#a3221172af6cbba1f19b7f04bcd690d79">CH3ACR</a>;          <span class="comment">/*!&lt; 0x0AC          Channel 3 Asymmetric Compare Register                  */</span>
<a name="l01557"></a>01557 <span class="preprocessor">  #if defined(USE_HT32F50343)</span>
<a name="l01558"></a>01558 <span class="preprocessor"></span>       uint32_t RESERVED4[20];   <span class="comment">/*!&lt; 0x0B0 - 0x0FC  Reserved                                               */</span>
<a name="l01559"></a>01559   __IO uint32_t CH4OCFR;         <span class="comment">/*!&lt; 0x100          Channel-4 Output Configuration Register                */</span>
<a name="l01560"></a>01560   __IO uint32_t CH5OCFR;         <span class="comment">/*!&lt; 0x104          Channel-5 Output Configuration Register                */</span>
<a name="l01561"></a>01561   __IO uint32_t CH6OCFR;         <span class="comment">/*!&lt; 0x108          Channel-6 Output Configuration Register                */</span>
<a name="l01562"></a>01562   __IO uint32_t CH7OCFR;         <span class="comment">/*!&lt; 0x10C          Channel-7 Output Configuration Register                */</span>
<a name="l01563"></a>01563   __IO uint32_t CH4CR;           <span class="comment">/*!&lt; 0x110          Channel 4 Compare Register                             */</span>
<a name="l01564"></a>01564   __IO uint32_t CH5CR;           <span class="comment">/*!&lt; 0x114          Channel 5 Compare Register                             */</span>
<a name="l01565"></a>01565   __IO uint32_t CH6CR;           <span class="comment">/*!&lt; 0x118          Channel 6 Compare Register                             */</span>
<a name="l01566"></a>01566   __IO uint32_t CH7CR;           <span class="comment">/*!&lt; 0x11C          Channel 7 Compare Register                             */</span>
<a name="l01567"></a>01567 <span class="preprocessor">  #endif</span>
<a name="l01568"></a>01568 <span class="preprocessor"></span>} <a class="code" href="struct_h_t___p_w_m___type_def.html" title="PWM Timer.">HT_PWM_TypeDef</a>;
<a name="l01569"></a>01569 
<a name="l01570"></a>01570 <span class="comment"></span>
<a name="l01571"></a>01571 <span class="comment">/**</span>
<a name="l01572"></a>01572 <span class="comment"> * @brief Single Channel Timer</span>
<a name="l01573"></a>01573 <span class="comment"> */</span>
<a name="l01574"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html">01574</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01575"></a>01575 {
<a name="l01576"></a>01576                                  <span class="comment">/* SCTM0: 0x40034000                                                       */</span>
<a name="l01577"></a>01577                                  <span class="comment">/* SCTM1: 0x40074000                                                       */</span>
<a name="l01578"></a>01578                                  <span class="comment">/* SCTM2: 0x40035000                                                       */</span>
<a name="l01579"></a>01579                                  <span class="comment">/* SCTM3: 0x40075000                                                       */</span>
<a name="l01580"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#ae406a91ec79c12163737ff7ec7163cd4">01580</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_t_m___type_def.html#ae406a91ec79c12163737ff7ec7163cd4">CNTCFR</a>;          <span class="comment">/*!&lt; 0x000          Counter Configuration Register                         */</span>
<a name="l01581"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#aaf78161e998a00be56e02581c07fccad">01581</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_t_m___type_def.html#aaf78161e998a00be56e02581c07fccad">MDCFR</a>;           <span class="comment">/*!&lt; 0x004          Mode Configuration Register                            */</span>
<a name="l01582"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#aec7f37738cb9ebc03af437c10177088c">01582</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_t_m___type_def.html#aec7f37738cb9ebc03af437c10177088c">TRCFR</a>;           <span class="comment">/*!&lt; 0x008          Trigger Configuration Register                         */</span>
<a name="l01583"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#a40626516c1871e2cb75ae9d5940a9341">01583</a>        uint32_t RESERVED0[1];    <span class="comment">/*!&lt; 0x00C          Reserved                                               */</span>
<a name="l01584"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#ac6c5581f201566711d431ea66fb8af8b">01584</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_t_m___type_def.html#ac6c5581f201566711d431ea66fb8af8b">CTR</a>;             <span class="comment">/*!&lt; 0x010          Control Register                                       */</span>
<a name="l01585"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#a3fbace6e037136ce066518ee2fade33d">01585</a>        uint32_t RESERVED1[3];    <span class="comment">/*!&lt; 0x014 - 0x01C  Reserved                                               */</span>
<a name="l01586"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#a971c916edd2ce0afda3d39a6b831b5a4">01586</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_t_m___type_def.html#a971c916edd2ce0afda3d39a6b831b5a4">CH0ICFR</a>;         <span class="comment">/*!&lt; 0x020          Channel 0 Input Configuration Register                 */</span>
<a name="l01587"></a>01587 <span class="preprocessor">  #if defined(USE_HT32F65230_40) || defined(USE_HT32F65232) || defined(USE_HT32F66242) || defined(USE_HT32F66246)</span>
<a name="l01588"></a>01588 <span class="preprocessor"></span>  __IO uint32_t CH1ICFR;         <span class="comment">/*!&lt; 0x024          Channel 1 Input Configuration Register                 */</span>
<a name="l01589"></a>01589        uint32_t RESERVED2[6];    <span class="comment">/*!&lt; 0x028 - 0x03C  Reserved                                               */</span>
<a name="l01590"></a>01590 <span class="preprocessor">  #else</span>
<a name="l01591"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#a16f8328b824869e19e116921616ac811">01591</a> <span class="preprocessor"></span>       uint32_t RESERVED2[7];    <span class="comment">/*!&lt; 0x024 - 0x03C  Reserved                                               */</span>
<a name="l01592"></a>01592 <span class="preprocessor">  #endif</span>
<a name="l01593"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#ac31e9279c242686e3ff1e61c2c34cc4f">01593</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___s_c_t_m___type_def.html#ac31e9279c242686e3ff1e61c2c34cc4f">CHOCFR</a>;          <span class="comment">/*!&lt; 0x040          Channel Output Configuration Register                  */</span>
<a name="l01594"></a>01594 <span class="preprocessor">  #if defined(USE_HT32F50020_30)</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span>  __IO uint32_t CH1OCFR;         <span class="comment">/*!&lt; 0x044          Channel 1 Output Configuration Register                */</span>
<a name="l01596"></a>01596        uint32_t RESERVED3[2];    <span class="comment">/*!&lt; 0x048 - 0x04C  Reserved                                               */</span>
<a name="l01597"></a>01597 <span class="preprocessor">  #else</span>
<a name="l01598"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#ade4069984b217d62abbb647830016682">01598</a> <span class="preprocessor"></span>       uint32_t RESERVED3[3];    <span class="comment">/*!&lt; 0x044 - 0x04C  Reserved                                               */</span>
<a name="l01599"></a>01599 <span class="preprocessor">  #endif</span>
<a name="l01600"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#af73fbeecd5e7d953a360ec5ebdd4ac6c">01600</a> <span class="preprocessor"></span>  __IO uint32_t <a class="code" href="struct_h_t___s_c_t_m___type_def.html#af73fbeecd5e7d953a360ec5ebdd4ac6c">CHCTR</a>;           <span class="comment">/*!&lt; 0x050          Channel Control Register                               */</span>
<a name="l01601"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#a0a5a0d84e38170ec6ca5ef31f72e76f6">01601</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_t_m___type_def.html#a0a5a0d84e38170ec6ca5ef31f72e76f6">CHPOLR</a>;          <span class="comment">/*!&lt; 0x054          Channel Polarity Configuration Register                */</span>
<a name="l01602"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#a92c27afeb8d6620f2e690c4b9792c86e">01602</a>        uint32_t RESERVED4[7];    <span class="comment">/*!&lt; 0x058 - 0x070  Reserved                                               */</span>
<a name="l01603"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#a13be578598cb35f2568e7e7b4e5de22e">01603</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_t_m___type_def.html#a13be578598cb35f2568e7e7b4e5de22e">DICTR</a>;           <span class="comment">/*!&lt; 0x074          Interrupt Control Register                             */</span>
<a name="l01604"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#af01eabf1b4db419fa0f13cdd29a3c30a">01604</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_t_m___type_def.html#af01eabf1b4db419fa0f13cdd29a3c30a">EVGR</a>;            <span class="comment">/*!&lt; 0x078          Event Generator Register                               */</span>
<a name="l01605"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#a36b323076a1efe42244981d0ca5eb4cf">01605</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_t_m___type_def.html#a36b323076a1efe42244981d0ca5eb4cf">INTSR</a>;           <span class="comment">/*!&lt; 0x07C          Interrupt Status Register                              */</span>
<a name="l01606"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#a3f4200e9d3fa7ab33857cb02e2283fe7">01606</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_t_m___type_def.html#a3f4200e9d3fa7ab33857cb02e2283fe7">CNTR</a>;            <span class="comment">/*!&lt; 0x080          Counter Register                                       */</span>
<a name="l01607"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#ae7ef7997d88e9fe4e8a61ecd9b5627a3">01607</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_t_m___type_def.html#ae7ef7997d88e9fe4e8a61ecd9b5627a3">PSCR</a>;            <span class="comment">/*!&lt; 0x084          Prescaler Register                                     */</span>
<a name="l01608"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#a05f729be9b7d8f3b4885ea8984bbf865">01608</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_t_m___type_def.html#a05f729be9b7d8f3b4885ea8984bbf865">CRR</a>;             <span class="comment">/*!&lt; 0x088          Counter Reload Register                                */</span>
<a name="l01609"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#aea61b67fdda9497406a4b9e7ec0ffa00">01609</a>        uint32_t RESERVED5[1];    <span class="comment">/*!&lt; 0x08C          Reserved                                               */</span>
<a name="l01610"></a><a class="code" href="struct_h_t___s_c_t_m___type_def.html#abc31d48b689d7fc5ac8b5941d0303ffd">01610</a>   __IO uint32_t <a class="code" href="struct_h_t___s_c_t_m___type_def.html#abc31d48b689d7fc5ac8b5941d0303ffd">CH0CCR</a>;          <span class="comment">/*!&lt; 0x090          Channel 0 Capture/Compare Register                     */</span>
<a name="l01611"></a>01611 <span class="preprocessor">  #if defined(USE_HT32F65230_40) || defined(USE_HT32F65232) || defined(USE_HT32F50020_30) || defined(USE_HT32F66242) || defined(USE_HT32F66246)</span>
<a name="l01612"></a>01612 <span class="preprocessor"></span>  __IO uint32_t CH1CCR;          <span class="comment">/*!&lt; 0x094          Channel 1 Capture Register                             */</span>
<a name="l01613"></a>01613 <span class="preprocessor">  #endif</span>
<a name="l01614"></a>01614 <span class="preprocessor"></span>} <a class="code" href="struct_h_t___s_c_t_m___type_def.html" title="Single Channel Timer.">HT_SCTM_TypeDef</a>;
<a name="l01615"></a>01615 
<a name="l01616"></a>01616 <span class="comment"></span>
<a name="l01617"></a>01617 <span class="comment">/**</span>
<a name="l01618"></a>01618 <span class="comment"> * @brief Divider</span>
<a name="l01619"></a>01619 <span class="comment"> */</span>
<a name="l01620"></a><a class="code" href="struct_h_t___d_i_v___type_def.html">01620</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01621"></a>01621 {
<a name="l01622"></a>01622                                  <span class="comment">/* DIV: 0x400CA000                                                         */</span>
<a name="l01623"></a><a class="code" href="struct_h_t___d_i_v___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">01623</a>   __IO uint32_t <a class="code" href="struct_h_t___d_i_v___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000         Control Register                                        */</span>
<a name="l01624"></a><a class="code" href="struct_h_t___d_i_v___type_def.html#a66ef3dff6cfbb8a06adfa598dc275444">01624</a>   __IO uint32_t <a class="code" href="struct_h_t___d_i_v___type_def.html#a66ef3dff6cfbb8a06adfa598dc275444">DDR</a>;             <span class="comment">/*!&lt; 0x004         Dividend register                                       */</span>
<a name="l01625"></a><a class="code" href="struct_h_t___d_i_v___type_def.html#a30adfe22093e54ed42eeb618ec55dfcc">01625</a>   __IO uint32_t <a class="code" href="struct_h_t___d_i_v___type_def.html#a30adfe22093e54ed42eeb618ec55dfcc">DSR</a>;             <span class="comment">/*!&lt; 0x008         Divisor Register                                        */</span>
<a name="l01626"></a><a class="code" href="struct_h_t___d_i_v___type_def.html#ac0fef1073918dc5af56a3b377af52dde">01626</a>   __IO uint32_t <a class="code" href="struct_h_t___d_i_v___type_def.html#ac0fef1073918dc5af56a3b377af52dde">QTR</a>;             <span class="comment">/*!&lt; 0x00C         Quotient Register                                       */</span>
<a name="l01627"></a><a class="code" href="struct_h_t___d_i_v___type_def.html#aed92ad6e80b4c577d8f78cb77ac11f4e">01627</a>   __IO uint32_t <a class="code" href="struct_h_t___d_i_v___type_def.html#aed92ad6e80b4c577d8f78cb77ac11f4e">RMR</a>;             <span class="comment">/*!&lt; 0x010         Remainder Register                                      */</span>
<a name="l01628"></a>01628 } <a class="code" href="struct_h_t___d_i_v___type_def.html" title="Divider.">HT_DIV_TypeDef</a>;
<a name="l01629"></a>01629 
<a name="l01630"></a>01630 <span class="comment"></span>
<a name="l01631"></a>01631 <span class="comment">/**</span>
<a name="l01632"></a>01632 <span class="comment"> * @brief Advanced Encryption Standard</span>
<a name="l01633"></a>01633 <span class="comment"> */</span>
<a name="l01634"></a><a class="code" href="struct_h_t___a_e_s___type_def.html">01634</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01635"></a>01635 {
<a name="l01636"></a>01636                                  <span class="comment">/* AES: 0x400C8000                                                         */</span>
<a name="l01637"></a><a class="code" href="struct_h_t___a_e_s___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">01637</a>   __IO uint32_t <a class="code" href="struct_h_t___a_e_s___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000         Control Register                                        */</span>
<a name="l01638"></a><a class="code" href="struct_h_t___a_e_s___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">01638</a>   __IO uint32_t <a class="code" href="struct_h_t___a_e_s___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              <span class="comment">/*!&lt; 0x004         Status Register                                         */</span>
<a name="l01639"></a><a class="code" href="struct_h_t___a_e_s___type_def.html#a67899157a382a13834751ebd4cd1fc5a">01639</a>   __IO uint32_t <a class="code" href="struct_h_t___a_e_s___type_def.html#a67899157a382a13834751ebd4cd1fc5a">PDMAR</a>;           <span class="comment">/*!&lt; 0x008         PDMA Register                                           */</span>
<a name="l01640"></a><a class="code" href="struct_h_t___a_e_s___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">01640</a>   __IO uint32_t <a class="code" href="struct_h_t___a_e_s___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;             <span class="comment">/*!&lt; 0x00C         Interrupt Status Register                               */</span>
<a name="l01641"></a><a class="code" href="struct_h_t___a_e_s___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">01641</a>   __IO uint32_t <a class="code" href="struct_h_t___a_e_s___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;             <span class="comment">/*!&lt; 0x010         Interrupt Enable Register                               */</span>
<a name="l01642"></a><a class="code" href="struct_h_t___a_e_s___type_def.html#ab8f0cee9139bdd013384279b5ca7b7a8">01642</a>   __IO uint32_t <a class="code" href="struct_h_t___a_e_s___type_def.html#ab8f0cee9139bdd013384279b5ca7b7a8">DINR</a>;            <span class="comment">/*!&lt; 0x014         Data Input Register                                     */</span>
<a name="l01643"></a><a class="code" href="struct_h_t___a_e_s___type_def.html#a727638bfa712935b7bb81674486d6458">01643</a>   __IO uint32_t <a class="code" href="struct_h_t___a_e_s___type_def.html#a727638bfa712935b7bb81674486d6458">DOUTR</a>;           <span class="comment">/*!&lt; 0x018         Data Output Register                                    */</span>
<a name="l01644"></a>01644 <span class="preprocessor">  #if defined(USE_HT32F52357_67)</span>
<a name="l01645"></a>01645 <span class="preprocessor"></span>  __IO uint32_t KEYR[8];         <span class="comment">/*!&lt; 0x01C - 0x038 Key Register 0~7                                        */</span>
<a name="l01646"></a>01646 <span class="preprocessor">  #else</span>
<a name="l01647"></a><a class="code" href="struct_h_t___a_e_s___type_def.html#aba26bb66bab3dd5aa038233fbc52613a">01647</a> <span class="preprocessor"></span>  __IO uint32_t KEYR[4];         <span class="comment">/*!&lt; 0x01C - 0x028 Key Register 0~3                                        */</span>
<a name="l01648"></a><a class="code" href="struct_h_t___a_e_s___type_def.html#aa75efa2d9c4250919b97dd1a9f878624">01648</a>        uint32_t RESERVED0[4];    <span class="comment">/*!&lt; 0x02C - 0x038 Reserved                                                */</span>
<a name="l01649"></a>01649 <span class="preprocessor">  #endif</span>
<a name="l01650"></a><a class="code" href="struct_h_t___a_e_s___type_def.html#a3f926363786f05a10192a31cec07eca4">01650</a> <span class="preprocessor"></span>  __IO uint32_t IVR[4];          <span class="comment">/*!&lt; 0x03C - 0x048 Initial Vector Register 0~3                             */</span>
<a name="l01651"></a>01651 } <a class="code" href="struct_h_t___a_e_s___type_def.html" title="Advanced Encryption Standard.">HT_AES_TypeDef</a>;
<a name="l01652"></a>01652 
<a name="l01653"></a>01653 <span class="comment"></span>
<a name="l01654"></a>01654 <span class="comment">/**</span>
<a name="l01655"></a>01655 <span class="comment"> * @brief MIDI</span>
<a name="l01656"></a>01656 <span class="comment"> */</span>
<a name="l01657"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html">01657</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01658"></a>01658 {
<a name="l01659"></a>01659                                  <span class="comment">/* MIDI: 0x40060000                                                        */</span>
<a name="l01660"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#af6826b7e03544b0e07ae44f46fbf7210">01660</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#af6826b7e03544b0e07ae44f46fbf7210">CHAN</a>;            <span class="comment">/*!&lt; 0x000         MIDI Channel Number Select                              */</span>
<a name="l01661"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#acec869742a160dd39c6ca66e7508b3ac">01661</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#acec869742a160dd39c6ca66e7508b3ac">FREQ</a>;            <span class="comment">/*!&lt; 0x004         MIDI Frequency Number                                   */</span>
<a name="l01662"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#a0fcb2b5ef90f6783d787c4780f48ff46">01662</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#a0fcb2b5ef90f6783d787c4780f48ff46">VOL</a>;             <span class="comment">/*!&lt; 0x008         MIDI Volume Control                                     */</span>
<a name="l01663"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#a99061425f8dffb04adfe2936026873e9">01663</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#a99061425f8dffb04adfe2936026873e9">ST_ADDR</a>;         <span class="comment">/*!&lt; 0x00C         MIDI Start Address                                      */</span>
<a name="l01664"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#adc3f820352818d0e555c5bbf21b8646c">01664</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#adc3f820352818d0e555c5bbf21b8646c">RE_NUM</a>;          <span class="comment">/*!&lt; 0x010         MIDI Repeat Number                                      */</span>
<a name="l01665"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#a8e4c686739b28e443f7056399d9168f4">01665</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#a8e4c686739b28e443f7056399d9168f4">END_ADDR</a>;        <span class="comment">/*!&lt; 0x014         MIDI End Address                                        */</span>
<a name="l01666"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">01666</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;             <span class="comment">/*!&lt; 0x018         MIDI Interrupt/DMA Enable Register                      */</span>
<a name="l01667"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">01667</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              <span class="comment">/*!&lt; 0x01C         MIDI Status Register                                    */</span>
<a name="l01668"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#a122337f50a83f13cfa21330b5701b9d0">01668</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#a122337f50a83f13cfa21330b5701b9d0">MCU_CH0</a>;         <span class="comment">/*!&lt; 0x020         MIDI MCU Channel 0 data                                 */</span>
<a name="l01669"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#a8352ba434db9cc7abaccf05f3a701dd6">01669</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#a8352ba434db9cc7abaccf05f3a701dd6">MCU_CH1</a>;         <span class="comment">/*!&lt; 0x024         MIDI MCU Channel 1 data                                 */</span>
<a name="l01670"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#a67d84b59dfc2c5baae64c38414b1f3b1">01670</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#a67d84b59dfc2c5baae64c38414b1f3b1">MCU_CH2</a>;         <span class="comment">/*!&lt; 0x028         MIDI MCU Channel 2 data                                 */</span>
<a name="l01671"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#a7765555033719efa721139be74a94c06">01671</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#a7765555033719efa721139be74a94c06">MCU_CH3</a>;         <span class="comment">/*!&lt; 0x02C         MIDI MCU Channel 3 data                                 */</span>
<a name="l01672"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#a8d2de299ad31562b5919aaeeece75f05">01672</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#a8d2de299ad31562b5919aaeeece75f05">MIDIL</a>;           <span class="comment">/*!&lt; 0x030         MIDI Engine Waveform of Left Channel                    */</span>
<a name="l01673"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#ad8403cb3e13cf3287cb21cc036576c23">01673</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#ad8403cb3e13cf3287cb21cc036576c23">MIDIR</a>;           <span class="comment">/*!&lt; 0x034         MIDI Engine Waveform of Right Channel                   */</span>
<a name="l01674"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#adb7777ce1fa1eaf03ca0f310afeabddd">01674</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#adb7777ce1fa1eaf03ca0f310afeabddd">SPI_DATA</a>;        <span class="comment">/*!&lt; 0x038         MIDI SPI Flash data read                                */</span>
<a name="l01675"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#aa301f10e150ce8c2a7e1558d4430236d">01675</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#aa301f10e150ce8c2a7e1558d4430236d">SPI_ADDR</a>;        <span class="comment">/*!&lt; 0x03C         MIDI SPI Flash address read                             */</span>
<a name="l01676"></a><a class="code" href="struct_h_t___m_i_d_i___type_def.html#a15fc8d35f045f329b80c544bef35ff64">01676</a>   __IO uint32_t <a class="code" href="struct_h_t___m_i_d_i___type_def.html#a15fc8d35f045f329b80c544bef35ff64">CTRL</a>;            <span class="comment">/*!&lt; 0x040         MIDI Control Register                                   */</span>
<a name="l01677"></a>01677 } <a class="code" href="struct_h_t___m_i_d_i___type_def.html" title="MIDI.">HT_MIDI_TypeDef</a>;
<a name="l01678"></a>01678 
<a name="l01679"></a>01679 <span class="comment"></span>
<a name="l01680"></a>01680 <span class="comment">/**</span>
<a name="l01681"></a>01681 <span class="comment"> * @brief LCD</span>
<a name="l01682"></a>01682 <span class="comment"> */</span>
<a name="l01683"></a><a class="code" href="struct_h_t___l_c_d___type_def.html">01683</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01684"></a>01684 {
<a name="l01685"></a>01685                                  <span class="comment">/* LCD: 0x4001A000                                                         */</span>
<a name="l01686"></a><a class="code" href="struct_h_t___l_c_d___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">01686</a>   __IO uint32_t <a class="code" href="struct_h_t___l_c_d___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000         Control Register                                        */</span>
<a name="l01687"></a><a class="code" href="struct_h_t___l_c_d___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">01687</a>   __IO uint32_t <a class="code" href="struct_h_t___l_c_d___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a>;             <span class="comment">/*!&lt; 0x004         Frame Control Register                                  */</span>
<a name="l01688"></a><a class="code" href="struct_h_t___l_c_d___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">01688</a>   __IO uint32_t <a class="code" href="struct_h_t___l_c_d___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;             <span class="comment">/*!&lt; 0x008         Interrupt Enable Register                               */</span>
<a name="l01689"></a><a class="code" href="struct_h_t___l_c_d___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">01689</a>   __IO uint32_t <a class="code" href="struct_h_t___l_c_d___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              <span class="comment">/*!&lt; 0x00C         Status Register                                         */</span>
<a name="l01690"></a><a class="code" href="struct_h_t___l_c_d___type_def.html#af2bd5517878a28f6939ce8b5048ef98b">01690</a>   __IO uint32_t <a class="code" href="struct_h_t___l_c_d___type_def.html#af2bd5517878a28f6939ce8b5048ef98b">CLR</a>;             <span class="comment">/*!&lt; 0x010         Clear Register                                          */</span>
<a name="l01691"></a><a class="code" href="struct_h_t___l_c_d___type_def.html#a37e36b70adeb00096dc76f9c8a92625e">01691</a>        uint32_t RESERVED[3];     <span class="comment">/*!&lt; 0x014 - 0x020 Reserved                                                */</span>
<a name="l01692"></a><a class="code" href="struct_h_t___l_c_d___type_def.html#a90b57f4c4593a9e3e7fd7eb54762c3e6">01692</a>   __IO uint32_t RAM[16];         <span class="comment">/*!&lt; 0x020 - 0x05C Display Memory                                          */</span>
<a name="l01693"></a>01693 } <a class="code" href="struct_h_t___l_c_d___type_def.html" title="LCD.">HT_LCD_TypeDef</a>;
<a name="l01694"></a>01694 
<a name="l01695"></a>01695 <span class="comment"></span>
<a name="l01696"></a>01696 <span class="comment">/**</span>
<a name="l01697"></a>01697 <span class="comment"> * @brief Serial SLED Interface</span>
<a name="l01698"></a>01698 <span class="comment"> */</span>
<a name="l01699"></a><a class="code" href="struct_h_t___s_l_e_d___type_def.html">01699</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01700"></a>01700 {
<a name="l01701"></a>01701                                  <span class="comment">/* SLED0: 0x4000E000                                                       */</span>
<a name="l01702"></a>01702                                  <span class="comment">/* SLED1: 0x4004E000                                                       */</span>
<a name="l01703"></a><a class="code" href="struct_h_t___s_l_e_d___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">01703</a>   __IO uint32_t <a class="code" href="struct_h_t___s_l_e_d___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000  Control Register                                               */</span>
<a name="l01704"></a><a class="code" href="struct_h_t___s_l_e_d___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">01704</a>   __IO uint32_t <a class="code" href="struct_h_t___s_l_e_d___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              <span class="comment">/*!&lt; 0x004  Status Register                                                */</span>
<a name="l01705"></a><a class="code" href="struct_h_t___s_l_e_d___type_def.html#a760f86a1a18dffffda54fc15a977979f">01705</a>   __IO uint32_t <a class="code" href="struct_h_t___s_l_e_d___type_def.html#a760f86a1a18dffffda54fc15a977979f">CDR</a>;             <span class="comment">/*!&lt; 0x008  Clock Divider Register                                         */</span>
<a name="l01706"></a><a class="code" href="struct_h_t___s_l_e_d___type_def.html#ae9dd9282fab299d0cd6e119564688e53">01706</a>   __IO uint32_t <a class="code" href="struct_h_t___s_l_e_d___type_def.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a>;             <span class="comment">/*!&lt; 0x00C  Timne Code Register                                            */</span>
<a name="l01707"></a>01707   <span class="keyword">union </span>{
<a name="l01708"></a><a class="code" href="struct_h_t___s_l_e_d___type_def.html#a28586d4c84d81f722debd40faaae3b02">01708</a>   __IO uint8_t  <a class="code" href="struct_h_t___s_l_e_d___type_def.html#a28586d4c84d81f722debd40faaae3b02">DR_8BIT</a>;         <span class="comment">/*!&lt; 0x010  Data Register, 8-bit access, duplicate 4 times into 32-bit     */</span>
<a name="l01709"></a><a class="code" href="struct_h_t___s_l_e_d___type_def.html#af51e148169a1f85e575d6c9d19fb0b3c">01709</a>   __IO uint16_t <a class="code" href="struct_h_t___s_l_e_d___type_def.html#af51e148169a1f85e575d6c9d19fb0b3c">DR_16BIT</a>;        <span class="comment">/*!&lt; 0x010  Data Register, 16-bit access, duplicate 2 times into 32-bit    */</span>
<a name="l01710"></a><a class="code" href="struct_h_t___s_l_e_d___type_def.html#a111be72162eba87f5787ab523d0dab92">01710</a>   __IO uint32_t <a class="code" href="struct_h_t___s_l_e_d___type_def.html#a111be72162eba87f5787ab523d0dab92">DR_32BIT</a>;        <span class="comment">/*!&lt; 0x010  Data Register                                                  */</span>
<a name="l01711"></a>01711   };
<a name="l01712"></a><a class="code" href="struct_h_t___s_l_e_d___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">01712</a>   __IO uint32_t <a class="code" href="struct_h_t___s_l_e_d___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a>;             <span class="comment">/*!&lt; 0x014  FIFO Control Register                                          */</span>
<a name="l01713"></a>01713 } <a class="code" href="struct_h_t___s_l_e_d___type_def.html" title="Serial SLED Interface.">HT_SLED_TypeDef</a>;
<a name="l01714"></a>01714 
<a name="l01715"></a>01715 <span class="comment"></span>
<a name="l01716"></a>01716 <span class="comment">/**</span>
<a name="l01717"></a>01717 <span class="comment"> * @brief Touch Key Module</span>
<a name="l01718"></a>01718 <span class="comment"> */</span>
<a name="l01719"></a><a class="code" href="struct_h_t___t_k_m___type_def.html">01719</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01720"></a>01720 {
<a name="l01721"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">01721</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000          Touch Key Module Control Register                      */</span>
<a name="l01722"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#a051eba1cfde444904b0d454efba412d4">01722</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#a051eba1cfde444904b0d454efba412d4">KCFGR</a>;           <span class="comment">/*!&lt; 0x004          Touch Key Module Key Configuration Register            */</span>
<a name="l01723"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">01723</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              <span class="comment">/*!&lt; 0x008          Touch Key Module Status Register                       */</span>
<a name="l01724"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#ac7a513243ba4d95803a56e6ec5cb7f56">01724</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#ac7a513243ba4d95803a56e6ec5cb7f56">ROCPR</a>;           <span class="comment">/*!&lt; 0x00C          Touch Key Module Reference OSC Capacitor Register      */</span>
<a name="l01725"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#ad5bdf2848130b98378de828cda9e6e17">01725</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#ad5bdf2848130b98378de828cda9e6e17">K3CPR</a>;           <span class="comment">/*!&lt; 0x010          Touch Key Module Key 3 Capacitor Register              */</span>
<a name="l01726"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#ada6aa914e20d73b5f876596b8cf54985">01726</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#ada6aa914e20d73b5f876596b8cf54985">K2CPR</a>;           <span class="comment">/*!&lt; 0x014          Touch Key Module Key 2 Capacitor Register              */</span>
<a name="l01727"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#a89f05d15eff4984bc817273ad060e90d">01727</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#a89f05d15eff4984bc817273ad060e90d">K1CPR</a>;           <span class="comment">/*!&lt; 0x018          Touch Key Module Key 1 Capacitor Register              */</span>
<a name="l01728"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#a6fdc51da0e9a48fd11688d4e8aa11f1e">01728</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#a6fdc51da0e9a48fd11688d4e8aa11f1e">K0CPR</a>;           <span class="comment">/*!&lt; 0x01C          Touch Key Module Key 0 Capacitor Register              */</span>
<a name="l01729"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#a0d37bb8a6675a232d9d545fbcfd68c09">01729</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#a0d37bb8a6675a232d9d545fbcfd68c09">CFCNTR</a>;          <span class="comment">/*!&lt; 0x020          Touch Key Module C/F Counter Register                  */</span>
<a name="l01730"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#a244e092fe91c7996468d5106878d4c6f">01730</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#a244e092fe91c7996468d5106878d4c6f">K3CNTR</a>;          <span class="comment">/*!&lt; 0x024          Touch Key Module Key 3 Counter Register                */</span>
<a name="l01731"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#a22f766f1b8c7b6c7bc5776a5ad4ab6ce">01731</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#a22f766f1b8c7b6c7bc5776a5ad4ab6ce">K2CNTR</a>;          <span class="comment">/*!&lt; 0x028          Touch Key Module Key 2 Counter Register                */</span>
<a name="l01732"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#a3ec88b70bb249abedcdb92040b9e90cf">01732</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#a3ec88b70bb249abedcdb92040b9e90cf">K1CNTR</a>;          <span class="comment">/*!&lt; 0x02C          Touch Key Module Key 1 Counter Register                */</span>
<a name="l01733"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#a36b7f0ebc0736d28243f2716641f54ca">01733</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#a36b7f0ebc0736d28243f2716641f54ca">K0CNTR</a>;          <span class="comment">/*!&lt; 0x030          Touch Key Module Key 0 Counter Register                */</span>
<a name="l01734"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#aea103e58c5039a27463f67f06ed41259">01734</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#aea103e58c5039a27463f67f06ed41259">K3THR</a>;           <span class="comment">/*!&lt; 0x034          Touch Key Module Key 3 Threshold Register              */</span>
<a name="l01735"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#ac5f7284e16c834f769d7b7905d9adff2">01735</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#ac5f7284e16c834f769d7b7905d9adff2">K2THR</a>;           <span class="comment">/*!&lt; 0x038          Touch Key Module Key 2 Threshold Register              */</span>
<a name="l01736"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#a0c1fae99b45cf5219205ca17ea2fc8a2">01736</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#a0c1fae99b45cf5219205ca17ea2fc8a2">K1THR</a>;           <span class="comment">/*!&lt; 0x03C          Touch Key Module Key 1 Threshold Register              */</span>
<a name="l01737"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#a62f389fd97061c0bd2d4146bb741c58c">01737</a>   __IO uint32_t <a class="code" href="struct_h_t___t_k_m___type_def.html#a62f389fd97061c0bd2d4146bb741c58c">K0THR</a>;           <span class="comment">/*!&lt; 0x040          Touch Key Module Key 0 Threshold Register              */</span>
<a name="l01738"></a><a class="code" href="struct_h_t___t_k_m___type_def.html#a0eeb1aa357815a61678d95f6ed3bb828">01738</a>        uint32_t RESERVED0[47];   <span class="comment">/*!&lt; 0x044 - 0x0FC  Reserved                                               */</span>
<a name="l01739"></a>01739 } <a class="code" href="struct_h_t___t_k_m___type_def.html" title="Touch Key Module.">HT_TKM_TypeDef</a>;
<a name="l01740"></a>01740 
<a name="l01741"></a>01741 <span class="comment"></span>
<a name="l01742"></a>01742 <span class="comment">/**</span>
<a name="l01743"></a>01743 <span class="comment"> * @brief Touch Key</span>
<a name="l01744"></a>01744 <span class="comment"> */</span>
<a name="l01745"></a><a class="code" href="struct_h_t___t_k_e_y___type_def.html">01745</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01746"></a>01746 {
<a name="l01747"></a>01747                                  <span class="comment">/* TKEY: 0x4001A000                                                        */</span>
<a name="l01748"></a><a class="code" href="struct_h_t___t_k_e_y___type_def.html#af5ca8d927e469ad24e7627c682920729">01748</a>   __IO uint32_t  <a class="code" href="struct_h_t___t_k_e_y___type_def.html#af5ca8d927e469ad24e7627c682920729">TKCR</a>;           <span class="comment">/*!&lt; 0x000          Touch Key Control Register                             */</span>
<a name="l01749"></a><a class="code" href="struct_h_t___t_k_e_y___type_def.html#adfec6f9aa05d98046a3f8a86f1b419cb">01749</a>   __IO uint32_t  <a class="code" href="struct_h_t___t_k_e_y___type_def.html#adfec6f9aa05d98046a3f8a86f1b419cb">TKCNTR</a>;         <span class="comment">/*!&lt; 0x004          Touch Key Counter Register                             */</span>
<a name="l01750"></a><a class="code" href="struct_h_t___t_k_e_y___type_def.html#aeca689e431cbfd3b5bc6fa16fd8c3ef3">01750</a>   __IO uint32_t  <a class="code" href="struct_h_t___t_k_e_y___type_def.html#aeca689e431cbfd3b5bc6fa16fd8c3ef3">TKTSCRR</a>;        <span class="comment">/*!&lt; 0x008          Touch Key Time Slot Counter Reload Register            */</span>
<a name="l01751"></a><a class="code" href="struct_h_t___t_k_e_y___type_def.html#adcc67df47fc9392a440054b2eb2f5bc3">01751</a>   __IO uint32_t  <a class="code" href="struct_h_t___t_k_e_y___type_def.html#adcc67df47fc9392a440054b2eb2f5bc3">TKIER</a>;          <span class="comment">/*!&lt; 0x00C          Touch Key Interrupt Enable Register                    */</span>
<a name="l01752"></a><a class="code" href="struct_h_t___t_k_e_y___type_def.html#a963ebd844d93c4ff0abf0baf4d43133f">01752</a>   __IO uint32_t  <a class="code" href="struct_h_t___t_k_e_y___type_def.html#a963ebd844d93c4ff0abf0baf4d43133f">TKSR</a>;           <span class="comment">/*!&lt; 0x010          Touch Key Status Register                              */</span>
<a name="l01753"></a><a class="code" href="struct_h_t___t_k_e_y___type_def.html#a5b82258297d23b97d52b3470223489b4">01753</a>        uint32_t  RESERVED0[59];  <span class="comment">/*!&lt; 0x014 - 0x0FC  Reserved                                               */</span>
<a name="l01754"></a><a class="code" href="struct_h_t___t_k_e_y___type_def.html#a5e8bf6e0abe86169d7f0ff6a078d904d">01754</a>   <a class="code" href="struct_h_t___t_k_m___type_def.html" title="Touch Key Module.">HT_TKM_TypeDef</a> <a class="code" href="struct_h_t___t_k_e_y___type_def.html#a5e8bf6e0abe86169d7f0ff6a078d904d">TKM0</a>;           <span class="comment">/*!&lt; 0x100          Touch Key Module 0 registers                           */</span>
<a name="l01755"></a><a class="code" href="struct_h_t___t_k_e_y___type_def.html#a759506d3cbe8349ade8c2a84f6345f7b">01755</a>   <a class="code" href="struct_h_t___t_k_m___type_def.html" title="Touch Key Module.">HT_TKM_TypeDef</a> <a class="code" href="struct_h_t___t_k_e_y___type_def.html#a759506d3cbe8349ade8c2a84f6345f7b">TKM1</a>;           <span class="comment">/*!&lt; 0x200          Touch Key Module 1 registers                           */</span>
<a name="l01756"></a><a class="code" href="struct_h_t___t_k_e_y___type_def.html#a0133098338d8035c28e4dcf3108f6f0a">01756</a>   <a class="code" href="struct_h_t___t_k_m___type_def.html" title="Touch Key Module.">HT_TKM_TypeDef</a> <a class="code" href="struct_h_t___t_k_e_y___type_def.html#a0133098338d8035c28e4dcf3108f6f0a">TKM2</a>;           <span class="comment">/*!&lt; 0x300          Touch Key Module 2 registers                           */</span>
<a name="l01757"></a><a class="code" href="struct_h_t___t_k_e_y___type_def.html#a60edff9e5077a10757d7225c3c6f56c8">01757</a>   <a class="code" href="struct_h_t___t_k_m___type_def.html" title="Touch Key Module.">HT_TKM_TypeDef</a> <a class="code" href="struct_h_t___t_k_e_y___type_def.html#a60edff9e5077a10757d7225c3c6f56c8">TKM3</a>;           <span class="comment">/*!&lt; 0x400          Touch Key Module 3 registers                           */</span>
<a name="l01758"></a><a class="code" href="struct_h_t___t_k_e_y___type_def.html#a7d0416a4e040ff9053d9ec4fcbd74ff6">01758</a>   <a class="code" href="struct_h_t___t_k_m___type_def.html" title="Touch Key Module.">HT_TKM_TypeDef</a> <a class="code" href="struct_h_t___t_k_e_y___type_def.html#a7d0416a4e040ff9053d9ec4fcbd74ff6">TKM4</a>;           <span class="comment">/*!&lt; 0x500          Touch Key Module 4 registers                           */</span>
<a name="l01759"></a><a class="code" href="struct_h_t___t_k_e_y___type_def.html#a59312f55bc8bd7cfbbab948583ad930e">01759</a>   <a class="code" href="struct_h_t___t_k_m___type_def.html" title="Touch Key Module.">HT_TKM_TypeDef</a> <a class="code" href="struct_h_t___t_k_e_y___type_def.html#a59312f55bc8bd7cfbbab948583ad930e">TKM5</a>;           <span class="comment">/*!&lt; 0x600          Touch Key Module 5 registers                           */</span>
<a name="l01760"></a>01760 } <a class="code" href="struct_h_t___t_k_e_y___type_def.html" title="Touch Key.">HT_TKEY_TypeDef</a>;
<a name="l01761"></a>01761 
<a name="l01762"></a>01762 <span class="comment"></span>
<a name="l01763"></a>01763 <span class="comment">/**</span>
<a name="l01764"></a>01764 <span class="comment"> * @brief LED Controller</span>
<a name="l01765"></a>01765 <span class="comment"> */</span>
<a name="l01766"></a><a class="code" href="struct_h_t___l_e_d_c___type_def.html">01766</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01767"></a>01767 {
<a name="l01768"></a>01768                                  <span class="comment">/* LEDC: 0x4005A000                                                        */</span>
<a name="l01769"></a><a class="code" href="struct_h_t___l_e_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">01769</a>   __IO uint32_t <a class="code" href="struct_h_t___l_e_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;              <span class="comment">/*!&lt; 0x000         LED Control Register                                    */</span>
<a name="l01770"></a><a class="code" href="struct_h_t___l_e_d_c___type_def.html#a48418887ae97a6e291414e0fd2400eca">01770</a>   __IO uint32_t <a class="code" href="struct_h_t___l_e_d_c___type_def.html#a48418887ae97a6e291414e0fd2400eca">CER</a>;             <span class="comment">/*!&lt; 0x004         LED COM Enable Register                                 */</span>
<a name="l01771"></a><a class="code" href="struct_h_t___l_e_d_c___type_def.html#a6091bd215b74df162dd3bc51621c63ca">01771</a>   __IO uint32_t <a class="code" href="struct_h_t___l_e_d_c___type_def.html#a6091bd215b74df162dd3bc51621c63ca">PCR</a>;             <span class="comment">/*!&lt; 0x008         LED Polarity Control Register                           */</span>
<a name="l01772"></a><a class="code" href="struct_h_t___l_e_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">01772</a>   __IO uint32_t <a class="code" href="struct_h_t___l_e_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;             <span class="comment">/*!&lt; 0x00C         LED Interrupt Enable Register                           */</span>
<a name="l01773"></a><a class="code" href="struct_h_t___l_e_d_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">01773</a>   __IO uint32_t <a class="code" href="struct_h_t___l_e_d_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;              <span class="comment">/*!&lt; 0x010         LED Status Register                                     */</span>
<a name="l01774"></a><a class="code" href="struct_h_t___l_e_d_c___type_def.html#a479a123812ed622bde7c2e4961a1153d">01774</a>   __IO uint32_t <a class="code" href="struct_h_t___l_e_d_c___type_def.html#a479a123812ed622bde7c2e4961a1153d">DTCR</a>;            <span class="comment">/*!&lt; 0x014         LED Dead Time Control Register                          */</span>
<a name="l01775"></a>01775 <span class="preprocessor">  #if defined(USE_HT32F54231_41) || defined(USE_HT32F50020_30) || defined(USE_HT32F53231_41) || defined(USE_HT32F53242_52) || defined(USE_HT32F50431_41) || defined(USE_HT32F50442_52)</span>
<a name="l01776"></a>01776 <span class="preprocessor"></span>  __IO uint32_t DR[8];           <span class="comment">/*!&lt; 0x018 - 0x034 LED Data Register                                       */</span>
<a name="l01777"></a>01777 <span class="preprocessor">  #endif</span>
<a name="l01778"></a>01778 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F54243_53)</span>
<a name="l01779"></a>01779 <span class="preprocessor"></span>  __IO uint32_t DR[12];          <span class="comment">/*!&lt; 0x018 - 0x044 LED Data Register                                       */</span>
<a name="l01780"></a>01780 <span class="preprocessor">  #endif  </span>
<a name="l01781"></a>01781 <span class="preprocessor"></span>} <a class="code" href="struct_h_t___l_e_d_c___type_def.html" title="LED Controller.">HT_LEDC_TypeDef</a>;
<a name="l01782"></a>01782 
<a name="l01783"></a>01783 <span class="comment"></span>
<a name="l01784"></a>01784 <span class="comment">/**</span>
<a name="l01785"></a>01785 <span class="comment"> * @brief Controller Area Network Interface</span>
<a name="l01786"></a>01786 <span class="comment"> */</span>
<a name="l01787"></a><a class="code" href="struct_h_t___c_a_n_i_f___type_def.html">01787</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01788"></a>01788 {
<a name="l01789"></a><a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#a0da090592ee5707e92b0d09607e9dfb9">01789</a>   __IO uint32_t <a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#a0da090592ee5707e92b0d09607e9dfb9">CREQ</a>;            <span class="comment">/*!&lt; 0x000         CAN Interface Command Request Register                  */</span>
<a name="l01790"></a><a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#a33777f513ca8d3069d11e0377c36dbf8">01790</a>   __IO uint32_t <a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#a33777f513ca8d3069d11e0377c36dbf8">CMASK</a>;           <span class="comment">/*!&lt; 0x004         CAN Interface Command Mask Register                     */</span>
<a name="l01791"></a><a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#ab3f06e2cb3a76edc6f3fc90af88671ba">01791</a>   __IO uint32_t <a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#ab3f06e2cb3a76edc6f3fc90af88671ba">MASK0</a>;           <span class="comment">/*!&lt; 0x008         CAN Interface Mask Register 0                           */</span>
<a name="l01792"></a><a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#ad55962dd61d94bd029f6927adc48bc31">01792</a>   __IO uint32_t <a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#ad55962dd61d94bd029f6927adc48bc31">MASK1</a>;           <span class="comment">/*!&lt; 0x00C         CAN Interface Mask Register 1                           */</span>
<a name="l01793"></a><a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#ac9681cc7aa5e081d8dfd57a7cccee3d8">01793</a>   __IO uint32_t <a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#ac9681cc7aa5e081d8dfd57a7cccee3d8">ARB0</a>;            <span class="comment">/*!&lt; 0x010         CAN Interface Arbitration Register 0                    */</span>
<a name="l01794"></a><a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#a422ddf34026d15ba1fc9d263af854abc">01794</a>   __IO uint32_t <a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#a422ddf34026d15ba1fc9d263af854abc">ARB1</a>;            <span class="comment">/*!&lt; 0x014         CAN Interface Arbitration Register 1                    */</span>
<a name="l01795"></a><a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">01795</a>   __IO uint32_t <a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;             <span class="comment">/*!&lt; 0x018         CAN Interface Message Control Register                  */</span>
<a name="l01796"></a><a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#a0a936374a41e60997bc26ce3ff443d20">01796</a>   __IO uint32_t <a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#a0a936374a41e60997bc26ce3ff443d20">DA0R</a>;            <span class="comment">/*!&lt; 0x01C         CAN Interface Data A 0 Register                         */</span>
<a name="l01797"></a><a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#ac5a4067cd22d583c0b15ad7b472442bf">01797</a>   __IO uint32_t <a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#ac5a4067cd22d583c0b15ad7b472442bf">DA1R</a>;            <span class="comment">/*!&lt; 0x020         CAN Interface Data A 1 Register                         */</span>
<a name="l01798"></a><a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#a500ac977bcc8676826baaa7855864367">01798</a>   __IO uint32_t <a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#a500ac977bcc8676826baaa7855864367">DB0R</a>;            <span class="comment">/*!&lt; 0x024         CAN Interface Data B 0 Register                         */</span>
<a name="l01799"></a><a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#a80ce22ed93b7804b55dffadeb510b4cc">01799</a>   __IO uint32_t <a class="code" href="struct_h_t___c_a_n_i_f___type_def.html#a80ce22ed93b7804b55dffadeb510b4cc">DB1R</a>;            <span class="comment">/*!&lt; 0x028         CAN Interface Data B 1 Register                         */</span>
<a name="l01800"></a>01800 } <a class="code" href="struct_h_t___c_a_n_i_f___type_def.html" title="Controller Area Network Interface.">HT_CANIF_TypeDef</a>;
<a name="l01801"></a>01801 <span class="comment"></span>
<a name="l01802"></a>01802 <span class="comment">/**</span>
<a name="l01803"></a>01803 <span class="comment"> * @brief Controller Area Network Global</span>
<a name="l01804"></a>01804 <span class="comment"> */</span>
<a name="l01805"></a><a class="code" href="struct_h_t___c_a_n___type_def.html">01805</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01806"></a>01806 {
<a name="l01807"></a>01807                                  <span class="comment">/* CAN: 0x4000C000                                                         */</span>
<a name="l01808"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">01808</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_a_n___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           <span class="comment">/*!&lt; 0x000         Control Register                                        */</span>
<a name="l01809"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">01809</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_a_n___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;           <span class="comment">/*!&lt; 0x004         Status Register                                         */</span>
<a name="l01810"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#a1c146954c72b1cc2c05a85dd55ae5c9b">01810</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_a_n___type_def.html#a1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a>;          <span class="comment">/*!&lt; 0x008         Error Counter Register                                  */</span>
<a name="l01811"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#a5c0fcd3e7b4c59ab1dd68f6bd8f74e07">01811</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_a_n___type_def.html#a5c0fcd3e7b4c59ab1dd68f6bd8f74e07">BTR</a>;          <span class="comment">/*!&lt; 0x00C         Bit Timing Register                                     */</span>
<a name="l01812"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#a6615bc39cfcd7131bdc8662583cc6714">01812</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_a_n___type_def.html#a6615bc39cfcd7131bdc8662583cc6714">IR</a>;           <span class="comment">/*!&lt; 0x010         Interrupt Register                                      */</span>
<a name="l01813"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#a63d179b7a36a715dce7203858d3be132">01813</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_a_n___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a>;           <span class="comment">/*!&lt; 0x014         Test Register                                           */</span>
<a name="l01814"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#acecf43cd26aed47b6dd0212c1cd325da">01814</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_a_n___type_def.html#acecf43cd26aed47b6dd0212c1cd325da">BRPER</a>;        <span class="comment">/*!&lt; 0x018         BRP Extension Register                                  */</span>
<a name="l01815"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#a40626516c1871e2cb75ae9d5940a9341">01815</a>        uint32_t    RESERVED0[1]; <span class="comment">/*!&lt; 0x01C         Reserved                                                */</span>
<a name="l01816"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#adf3a3eba5d26402d70202ff4101affe1">01816</a>   <a class="code" href="struct_h_t___c_a_n_i_f___type_def.html" title="Controller Area Network Interface.">HT_CANIF_TypeDef</a> <a class="code" href="struct_h_t___c_a_n___type_def.html#adf3a3eba5d26402d70202ff4101affe1">IF0</a>;          <span class="comment">/*!&lt; 0x020 - 0x048 CAN Interface 0 registers                               */</span>
<a name="l01817"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#a2d531df35272b1f3d787e5726ed5c52c">01817</a>        uint32_t    RESERVED1[13];<span class="comment">/*!&lt; 0x04C - 0x07C Reserved                                                */</span>
<a name="l01818"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#ab9b39e8f8ff96f0d4163518bcd006748">01818</a>   <a class="code" href="struct_h_t___c_a_n_i_f___type_def.html" title="Controller Area Network Interface.">HT_CANIF_TypeDef</a> <a class="code" href="struct_h_t___c_a_n___type_def.html#ab9b39e8f8ff96f0d4163518bcd006748">IF1</a>;          <span class="comment">/*!&lt; 0x080 - 0x0A8 CAN Interface 1 registers                               */</span>
<a name="l01819"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#a8b725e6d700c50c5bd4b7520021e0e29">01819</a>        uint32_t    RESERVED2[21];<span class="comment">/*!&lt; 0x0AC - 0x0FC Reserved                                                */</span>
<a name="l01820"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#ae2cefd69f4a624d25a324c9796d321bd">01820</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_a_n___type_def.html#ae2cefd69f4a624d25a324c9796d321bd">TRR0</a>;         <span class="comment">/*!&lt; 0x100         Transmission Request Register 0                         */</span>
<a name="l01821"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#ad61710f31d1d9fd4a21a4a45510ef069">01821</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_a_n___type_def.html#ad61710f31d1d9fd4a21a4a45510ef069">TRR1</a>;         <span class="comment">/*!&lt; 0x104         Transmission Request Register 1                         */</span>
<a name="l01822"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#a3707efeb419922a7a78ed0519272c5cd">01822</a>        uint32_t    RESERVED3[6]; <span class="comment">/*!&lt; 0x108 - 0x11C Reserved                                                */</span>
<a name="l01823"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#a42b0fe0cd937115b6b0fd9b11667bf1d">01823</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_a_n___type_def.html#a42b0fe0cd937115b6b0fd9b11667bf1d">NDR0</a>;         <span class="comment">/*!&lt; 0x120         New Data Register 0                                     */</span>
<a name="l01824"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#ad638890bf716b8980183938444c823b6">01824</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_a_n___type_def.html#ad638890bf716b8980183938444c823b6">NDR1</a>;         <span class="comment">/*!&lt; 0x124         New Data Register 1                                     */</span>
<a name="l01825"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#ab4130ef64207f883d659449997b8189d">01825</a>        uint32_t    RESERVED4[6]; <span class="comment">/*!&lt; 0x128 - 0x13C Reserved                                                */</span>
<a name="l01826"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#a3f88adffe93517a813057df2bff256c7">01826</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_a_n___type_def.html#a3f88adffe93517a813057df2bff256c7">IPR0</a>;         <span class="comment">/*!&lt; 0x140         Interrupt Pending Register 0                            */</span>
<a name="l01827"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#ad16ef201b5fe6d50c45cd6a498b1755c">01827</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_a_n___type_def.html#ad16ef201b5fe6d50c45cd6a498b1755c">IPR1</a>;         <span class="comment">/*!&lt; 0x144         Interrupt Pending Register 1                            */</span>
<a name="l01828"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#a1427341695585b4e14dc83bd6d7e2cd7">01828</a>        uint32_t    RESERVED5[6]; <span class="comment">/*!&lt; 0x148 - 0x15C Reserved                                                */</span>
<a name="l01829"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#a45f166b6b0f2b3b5712121a49846a0d5">01829</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_a_n___type_def.html#a45f166b6b0f2b3b5712121a49846a0d5">MVR0</a>;         <span class="comment">/*!&lt; 0x160         Message Valid Register 0                                */</span>
<a name="l01830"></a><a class="code" href="struct_h_t___c_a_n___type_def.html#a95ba86e3393df758ec4f0ba366f12d93">01830</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_a_n___type_def.html#a95ba86e3393df758ec4f0ba366f12d93">MVR1</a>;         <span class="comment">/*!&lt; 0x164         Message Valid Register 1                                */</span>
<a name="l01831"></a>01831 } <a class="code" href="struct_h_t___c_a_n___type_def.html" title="Controller Area Network Global.">HT_CAN_TypeDef</a>;
<a name="l01832"></a>01832 <span class="comment"></span>
<a name="l01833"></a>01833 <span class="comment">/**</span>
<a name="l01834"></a>01834 <span class="comment"> * @brief Coordinate Rotation Digital Computer</span>
<a name="l01835"></a>01835 <span class="comment"> */</span>
<a name="l01836"></a><a class="code" href="struct_h_t___c_o_r_d_i_c___type_def.html">01836</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01837"></a>01837 {
<a name="l01838"></a>01838                                  <span class="comment">/* CORDIC: 0x400DC000                                                      */</span>
<a name="l01839"></a><a class="code" href="struct_h_t___c_o_r_d_i_c___type_def.html#a876dd0a8546697065f406b7543e27af2">01839</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_o_r_d_i_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;          <span class="comment">/*!&lt; 0x000         Control/Satus Register                                  */</span>
<a name="l01840"></a><a class="code" href="struct_h_t___c_o_r_d_i_c___type_def.html#a1a9ec62dc5c37856dec9d9cbeb0db996">01840</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_o_r_d_i_c___type_def.html#a1a9ec62dc5c37856dec9d9cbeb0db996">WDATA</a>;        <span class="comment">/*!&lt; 0x004         Argument Register                                       */</span>
<a name="l01841"></a><a class="code" href="struct_h_t___c_o_r_d_i_c___type_def.html#aa7b31555400f27fecec7f6bd34e2f0ee">01841</a>   __IO uint32_t    <a class="code" href="struct_h_t___c_o_r_d_i_c___type_def.html#aa7b31555400f27fecec7f6bd34e2f0ee">RDATA</a>;        <span class="comment">/*!&lt; 0x008         Result Register                                         */</span>
<a name="l01842"></a>01842 } <a class="code" href="struct_h_t___c_o_r_d_i_c___type_def.html" title="Coordinate Rotation Digital Computer.">HT_CORDIC_TypeDef</a>;
<a name="l01843"></a>01843 <span class="comment"></span>
<a name="l01844"></a>01844 <span class="comment">/**</span>
<a name="l01845"></a>01845 <span class="comment"> * @brief Proportional Integral Derivative controller</span>
<a name="l01846"></a>01846 <span class="comment"> */</span>
<a name="l01847"></a><a class="code" href="struct_h_t___p_i_d___type_def.html">01847</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01848"></a>01848 {
<a name="l01849"></a>01849                                  <span class="comment">/* PID: 0x400EC000                                                         */</span>
<a name="l01850"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a8fe50f18067c0ecfea3157c1720a671f">01850</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a8fe50f18067c0ecfea3157c1720a671f">CR0</a>;             <span class="comment">/*!&lt; 0x000         Control Register 0                                      */</span>
<a name="l01851"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#aff5ba01c4d77b39e4dc454793d4c19a0">01851</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#aff5ba01c4d77b39e4dc454793d4c19a0">UI_INPUT</a>;        <span class="comment">/*!&lt; 0x004                                                                 */</span>
<a name="l01852"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a97fbe3e8a03108ff5a575e21e145a252">01852</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a97fbe3e8a03108ff5a575e21e145a252">ERR_n</a>;           <span class="comment">/*!&lt; 0x008                                                                 */</span>
<a name="l01853"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a48961175853d36e07ce32690bd10d260">01853</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a48961175853d36e07ce32690bd10d260">PID_OUT</a>;         <span class="comment">/*!&lt; 0x00C                                                                 */</span>
<a name="l01854"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a3ff60c27ac4a99d27648ed7a3c768999">01854</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a3ff60c27ac4a99d27648ed7a3c768999">SPD1ERR1</a>;        <span class="comment">/*!&lt; 0x010                                                                 */</span>
<a name="l01855"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#aa6dd9abe17febc9c991780302a3326d5">01855</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#aa6dd9abe17febc9c991780302a3326d5">SPD1KP</a>;          <span class="comment">/*!&lt; 0x014                                                                 */</span>
<a name="l01856"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#ac56a2b9d438e46f51ad7c1683a01a2b5">01856</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#ac56a2b9d438e46f51ad7c1683a01a2b5">SPD1KI</a>;          <span class="comment">/*!&lt; 0x018                                                                 */</span>
<a name="l01857"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a303765fbb10f4ce46ec12e9042caaa22">01857</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a303765fbb10f4ce46ec12e9042caaa22">SPD1KD</a>;          <span class="comment">/*!&lt; 0x01C                                                                 */</span>
<a name="l01858"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#adafb68831efd4a6b04b257d1950b4ec5">01858</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#adafb68831efd4a6b04b257d1950b4ec5">SPD1UI1</a>;         <span class="comment">/*!&lt; 0x020                                                                 */</span>
<a name="l01859"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#ac98a33e44a7636a7102c5fd013f285a0">01859</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#ac98a33e44a7636a7102c5fd013f285a0">SPD1UI_MAX</a>;      <span class="comment">/*!&lt; 0x024                                                                 */</span>
<a name="l01860"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#abea8abd90d5eee40fa2287c914c83392">01860</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#abea8abd90d5eee40fa2287c914c83392">SPD1UI_MIN</a>;      <span class="comment">/*!&lt; 0x028                                                                 */</span>
<a name="l01861"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a68d5574e00a1393475f51a1b0b65eb34">01861</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a68d5574e00a1393475f51a1b0b65eb34">SPD1_PIDOUT_LIM</a>; <span class="comment">/*!&lt; 0x02C                                                                 */</span>
<a name="l01862"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#aa36af15324a519c21ebe2af4f3c0c5d0">01862</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#aa36af15324a519c21ebe2af4f3c0c5d0">IQ1ERR1</a>;         <span class="comment">/*!&lt; 0x030                                                                 */</span>
<a name="l01863"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#acee9c9ab8a523819c11d31592574f8cf">01863</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#acee9c9ab8a523819c11d31592574f8cf">IQ1KP</a>;           <span class="comment">/*!&lt; 0x034                                                                 */</span>
<a name="l01864"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#ab5675a33055783454b9cce31a9a4cbe4">01864</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#ab5675a33055783454b9cce31a9a4cbe4">IQ1KI</a>;           <span class="comment">/*!&lt; 0x038                                                                 */</span>
<a name="l01865"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a294055f82915bf99f3b688db4c604fac">01865</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a294055f82915bf99f3b688db4c604fac">IQ1KD</a>;           <span class="comment">/*!&lt; 0x03C                                                                 */</span>
<a name="l01866"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#ac4335d96de685215f6b848e563204f3a">01866</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#ac4335d96de685215f6b848e563204f3a">IQ1UI1</a>;          <span class="comment">/*!&lt; 0x040                                                                 */</span>
<a name="l01867"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a94c0f2e9c90fd90817496e9d9c8590a2">01867</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a94c0f2e9c90fd90817496e9d9c8590a2">IQ1UI_MAX</a>;       <span class="comment">/*!&lt; 0x044                                                                 */</span>
<a name="l01868"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a4d4bd40361d5691a01868313c7d2f254">01868</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a4d4bd40361d5691a01868313c7d2f254">IQ1UI_MIN</a>;       <span class="comment">/*!&lt; 0x048                                                                 */</span>
<a name="l01869"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#aeff564c3792507a419ab9af74ea261e8">01869</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#aeff564c3792507a419ab9af74ea261e8">IQ1_PIDOUT_LIM</a>;  <span class="comment">/*!&lt; 0x04C                                                                 */</span>
<a name="l01870"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a347a67bb345489c75d6be9e132ca0490">01870</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a347a67bb345489c75d6be9e132ca0490">ID1ERR1</a>;         <span class="comment">/*!&lt; 0x050                                                                 */</span>
<a name="l01871"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#acd346a07aa8c0b3131c6377b044c3fd6">01871</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#acd346a07aa8c0b3131c6377b044c3fd6">ID1KP</a>;           <span class="comment">/*!&lt; 0x054                                                                 */</span>
<a name="l01872"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a10a74271a097bc8d0f927fb72199365d">01872</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a10a74271a097bc8d0f927fb72199365d">ID1KI</a>;           <span class="comment">/*!&lt; 0x058                                                                 */</span>
<a name="l01873"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#ade0f5937029604d78e04726c3a187790">01873</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#ade0f5937029604d78e04726c3a187790">ID1KD</a>;           <span class="comment">/*!&lt; 0x05C                                                                 */</span>
<a name="l01874"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a54be81fe97cd5395b058df2e30b36522">01874</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a54be81fe97cd5395b058df2e30b36522">ID1UI1</a>;          <span class="comment">/*!&lt; 0x060                                                                 */</span>
<a name="l01875"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a30146cc9ae7ba57788352741741378e3">01875</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a30146cc9ae7ba57788352741741378e3">ID1UI_MAX</a>;       <span class="comment">/*!&lt; 0x064                                                                 */</span>
<a name="l01876"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#aca6d946a9b53c3cac8bbc23a6f6035c3">01876</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#aca6d946a9b53c3cac8bbc23a6f6035c3">ID1UI_MIN</a>;       <span class="comment">/*!&lt; 0x068                                                                 */</span>
<a name="l01877"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a0c01551d1c74f0e6eb468368160f2c5f">01877</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a0c01551d1c74f0e6eb468368160f2c5f">ID1_PIDOUT_LIM</a>;  <span class="comment">/*!&lt; 0x06C                                                                 */</span>
<a name="l01878"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a7b14f393ee00bc95ddec448166e0759d">01878</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a7b14f393ee00bc95ddec448166e0759d">FWNK1ERR1</a>;       <span class="comment">/*!&lt; 0x070                                                                 */</span>
<a name="l01879"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a9e492a7a551fa0890095fa033864f120">01879</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a9e492a7a551fa0890095fa033864f120">FWNK1KP</a>;         <span class="comment">/*!&lt; 0x074                                                                 */</span>
<a name="l01880"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a588cae2d51dbad7bc89063826eac6bf2">01880</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a588cae2d51dbad7bc89063826eac6bf2">FWNK1KI</a>;         <span class="comment">/*!&lt; 0x078                                                                 */</span>
<a name="l01881"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a424f46c3db5addc8b642d4db52cc4919">01881</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a424f46c3db5addc8b642d4db52cc4919">FWNK1KD</a>;         <span class="comment">/*!&lt; 0x07C                                                                 */</span>
<a name="l01882"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a6eb31589078d075b40ab21b0eb85711f">01882</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a6eb31589078d075b40ab21b0eb85711f">FWNK1UI1</a>;        <span class="comment">/*!&lt; 0x080                                                                 */</span>
<a name="l01883"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a3375048de6e406ff5b858747f1f15c0c">01883</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a3375048de6e406ff5b858747f1f15c0c">FWNK1UI_MAX</a>;     <span class="comment">/*!&lt; 0x084                                                                 */</span>
<a name="l01884"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a6d083b07940cc04341c691a1741f0fe8">01884</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a6d083b07940cc04341c691a1741f0fe8">FWNK1UI_MIN</a>;     <span class="comment">/*!&lt; 0x088                                                                 */</span>
<a name="l01885"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a59c7c828656c738479a21ec9147134cb">01885</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a59c7c828656c738479a21ec9147134cb">FWNK1_PIDOUT_LIM</a>;<span class="comment">/*!&lt; 0x08C                                                                 */</span>
<a name="l01886"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a14ebc0cf88e6271d9a693b8f9c85db71">01886</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a14ebc0cf88e6271d9a693b8f9c85db71">PLL1ERR1</a>;        <span class="comment">/*!&lt; 0x090                                                                 */</span>
<a name="l01887"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#aacb6c80b2269dba28d976c223358a0c1">01887</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#aacb6c80b2269dba28d976c223358a0c1">PLL1KP</a>;          <span class="comment">/*!&lt; 0x094                                                                 */</span>
<a name="l01888"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a90824814418b8b0d2badee139d7fdf89">01888</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a90824814418b8b0d2badee139d7fdf89">PLL1KI</a>;          <span class="comment">/*!&lt; 0x098                                                                 */</span>
<a name="l01889"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a912754cdfc4b542f1e7ade783fe2e481">01889</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a912754cdfc4b542f1e7ade783fe2e481">PLL1KD</a>;          <span class="comment">/*!&lt; 0x09C                                                                 */</span>
<a name="l01890"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a5c7ef39f3d0bf93fea03119a6b60556d">01890</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a5c7ef39f3d0bf93fea03119a6b60556d">PLL1UI1</a>;         <span class="comment">/*!&lt; 0x0A0                                                                 */</span>
<a name="l01891"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#aa5a2e363df0621a32c01bb08a8b5ff85">01891</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#aa5a2e363df0621a32c01bb08a8b5ff85">PLL1UI_MAX</a>;      <span class="comment">/*!&lt; 0x0A4                                                                 */</span>
<a name="l01892"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a7dc88771393dd90fca92a142ab8c5053">01892</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a7dc88771393dd90fca92a142ab8c5053">PLL1UI_MIN</a>;      <span class="comment">/*!&lt; 0x0A8                                                                 */</span>
<a name="l01893"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a2fefb05672a0d2777a3e736233e726aa">01893</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a2fefb05672a0d2777a3e736233e726aa">PLL1_PIDOUT_LIM</a>; <span class="comment">/*!&lt; 0x0AC                                                                 */</span>
<a name="l01894"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#afbefcab17f739b9e79969bd70a5ec120">01894</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#afbefcab17f739b9e79969bd70a5ec120">USR1ERR1</a>;        <span class="comment">/*!&lt; 0x0B0                                                                 */</span>
<a name="l01895"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#ab0518002e5e2f555c259a98698cd559f">01895</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#ab0518002e5e2f555c259a98698cd559f">USR1KP</a>;          <span class="comment">/*!&lt; 0x0B4                                                                 */</span>
<a name="l01896"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#ada864225e8bef9cbe1d26c44b5452a73">01896</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#ada864225e8bef9cbe1d26c44b5452a73">USR1KI</a>;          <span class="comment">/*!&lt; 0x0B8                                                                 */</span>
<a name="l01897"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a5070f142ff7db909e7eb2ce96a5a3eaf">01897</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a5070f142ff7db909e7eb2ce96a5a3eaf">USR1KD</a>;          <span class="comment">/*!&lt; 0x0BC                                                                 */</span>
<a name="l01898"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#af19d5aab632e1c13c57db546f1336d84">01898</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#af19d5aab632e1c13c57db546f1336d84">USR1UI1</a>;         <span class="comment">/*!&lt; 0x0C0                                                                 */</span>
<a name="l01899"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a183a199f1c0bff6e6c5d763a31eb2e02">01899</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a183a199f1c0bff6e6c5d763a31eb2e02">USR1UI_MAX</a>;      <span class="comment">/*!&lt; 0x0C4                                                                 */</span>
<a name="l01900"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#ad46c1b827e1528a7dd9d92e88cd86c5d">01900</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#ad46c1b827e1528a7dd9d92e88cd86c5d">USR1UI_MIN</a>;      <span class="comment">/*!&lt; 0x0C8                                                                 */</span>
<a name="l01901"></a><a class="code" href="struct_h_t___p_i_d___type_def.html#a6eecf01141bca73e4c87e892da3c5e56">01901</a>   __IO uint32_t <a class="code" href="struct_h_t___p_i_d___type_def.html#a6eecf01141bca73e4c87e892da3c5e56">USR1_PIDOUT_LIM</a>; <span class="comment">/*!&lt; 0x0CC                                                                 */</span>
<a name="l01902"></a>01902 } <a class="code" href="struct_h_t___p_i_d___type_def.html" title="Proportional Integral Derivative controller.">HT_PID_TypeDef</a>;<span class="comment"></span>
<a name="l01903"></a>01903 <span class="comment">/**</span>
<a name="l01904"></a>01904 <span class="comment">  * @}</span>
<a name="l01905"></a>01905 <span class="comment">  */</span>
<a name="l01906"></a>01906 <span class="comment"></span>
<a name="l01907"></a>01907 <span class="comment">/**</span>
<a name="l01908"></a>01908 <span class="comment"> * @brief RF</span>
<a name="l01909"></a>01909 <span class="comment"> */</span>
<a name="l01910"></a><a class="code" href="struct_h_t___r_f___type_def.html">01910</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01911"></a>01911 {
<a name="l01912"></a>01912                                  <span class="comment">/* RF: 0x400D0000                                                          */</span>
<a name="l01913"></a><a class="code" href="struct_h_t___r_f___type_def.html#a078c4004924828aafca839307b7bd59e">01913</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a078c4004924828aafca839307b7bd59e">TRXADR0</a>;          <span class="comment">/*!&lt; 0x000         TX/RX ADDRESS 5BYTES(LSB)                               */</span>
<a name="l01914"></a><a class="code" href="struct_h_t___r_f___type_def.html#a461d8f4d1f46c652541d9e9ba4c42475">01914</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a461d8f4d1f46c652541d9e9ba4c42475">TRXADR1</a>;          <span class="comment">/*!&lt; 0x001         TX/RX ADDRESS 5BYTES                                    */</span>
<a name="l01915"></a><a class="code" href="struct_h_t___r_f___type_def.html#ae8966166405b4fb79ec53db2d57f9028">01915</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#ae8966166405b4fb79ec53db2d57f9028">TRXADR2</a>;          <span class="comment">/*!&lt; 0x002         TX/RX ADDRESS 5BYTES                                    */</span>
<a name="l01916"></a><a class="code" href="struct_h_t___r_f___type_def.html#a05100b7747c631fa89c9577f42b76b13">01916</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a05100b7747c631fa89c9577f42b76b13">TRXADR3</a>;          <span class="comment">/*!&lt; 0x003         TX/RX ADDRESS 5BYTES                                    */</span>
<a name="l01917"></a><a class="code" href="struct_h_t___r_f___type_def.html#ac5c712ab5d5dccfb4317c8fb818e79e8">01917</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#ac5c712ab5d5dccfb4317c8fb818e79e8">TRXADR4</a>;          <span class="comment">/*!&lt; 0x004         TX/RX ADDRESS 5BYTES(MSB)                               */</span>
<a name="l01918"></a><a class="code" href="struct_h_t___r_f___type_def.html#a019606c4875e81549f8425ae48b12089">01918</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a019606c4875e81549f8425ae48b12089">RXP1ADR0</a>;         <span class="comment">/*!&lt; 0x005         RX PIPE1 ADDRESS 5BYTES(LSB)                            */</span>
<a name="l01919"></a><a class="code" href="struct_h_t___r_f___type_def.html#a31dc645cd64d87372340857d12dba7b0">01919</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a31dc645cd64d87372340857d12dba7b0">RXP1ADR1</a>;         <span class="comment">/*!&lt; 0x006         RX PIPE1 ADDRESS 5BYTES                                 */</span>
<a name="l01920"></a><a class="code" href="struct_h_t___r_f___type_def.html#aad5b6aaaf79728ce9a1b83597b6d1e10">01920</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#aad5b6aaaf79728ce9a1b83597b6d1e10">RXP1ADR2</a>;         <span class="comment">/*!&lt; 0x007         RX PIPE1 ADDRESS 5BYTES                                 */</span>
<a name="l01921"></a><a class="code" href="struct_h_t___r_f___type_def.html#a3ffdaef5ae08f7054610f3478e364a14">01921</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a3ffdaef5ae08f7054610f3478e364a14">RXP1ADR3</a>;         <span class="comment">/*!&lt; 0x008         RX PIPE1 ADDRESS 5BYTES                                 */</span>
<a name="l01922"></a><a class="code" href="struct_h_t___r_f___type_def.html#a0625f3f6dc1b595cf0f765b56ef9b18c">01922</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a0625f3f6dc1b595cf0f765b56ef9b18c">RXP1ADR4</a>;         <span class="comment">/*!&lt; 0x009         RX PIPE1 ADDRESS 5BYTES(MSB)                            */</span>
<a name="l01923"></a><a class="code" href="struct_h_t___r_f___type_def.html#a5d8f6e837e06e41c36750dd058c6ffca">01923</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a5d8f6e837e06e41c36750dd058c6ffca">RXP2ADR0</a>;         <span class="comment">/*!&lt; 0x00A         RX PIPE2 ADDRESS 5BYTES(LSB)                            */</span>
<a name="l01924"></a><a class="code" href="struct_h_t___r_f___type_def.html#a666e3db1f4516f12a7a2680c0c4d0e94">01924</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a666e3db1f4516f12a7a2680c0c4d0e94">RXP3ADR0</a>;         <span class="comment">/*!&lt; 0x00B         RX PIPE3 ADDRESS 5BYTES(LSB)                            */</span>
<a name="l01925"></a><a class="code" href="struct_h_t___r_f___type_def.html#a05f736f66f8afb12f1ced246fe8d0ed9">01925</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a05f736f66f8afb12f1ced246fe8d0ed9">RXP4ADR0</a>;         <span class="comment">/*!&lt; 0x00C         RX PIPE4 ADDRESS 5BYTES(LSB)                            */</span>
<a name="l01926"></a><a class="code" href="struct_h_t___r_f___type_def.html#a3292f8b3a4cfb63f0a1fd37725f08d57">01926</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a3292f8b3a4cfb63f0a1fd37725f08d57">RXP5ADR0</a>;         <span class="comment">/*!&lt; 0x00D         RX PIPE5 ADDRESS 5BYTES(LSB)                            */</span>
<a name="l01927"></a><a class="code" href="struct_h_t___r_f___type_def.html#a49ebc3e7c0e06bec305fe4f0a0a2d6cf">01927</a>        uint8_t RESERVED0[2];     <span class="comment">/*!&lt; 0x00E - 0x00F Reserved                                                */</span>
<a name="l01928"></a><a class="code" href="struct_h_t___r_f___type_def.html#af00d9cb13c4c95462f23c7a48c947bca">01928</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#af00d9cb13c4c95462f23c7a48c947bca">TXFIFO</a>;           <span class="comment">/*!&lt; 0x010         TX FIFO WRITE ONLY                                      */</span>
<a name="l01929"></a><a class="code" href="struct_h_t___r_f___type_def.html#ad9fb3ef44fb733b524dcad0dfe34290e">01929</a>        uint8_t RESERVED1[3];     <span class="comment">/*!&lt; 0x011 - 0x013 Reserved                                                */</span>
<a name="l01930"></a><a class="code" href="struct_h_t___r_f___type_def.html#a14417a255927fee5e90cf5ee129cae23">01930</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a14417a255927fee5e90cf5ee129cae23">RXFIFO</a>;           <span class="comment">/*!&lt; 0x014         RX FIFO READ ONLY                                       */</span>
<a name="l01931"></a><a class="code" href="struct_h_t___r_f___type_def.html#aff8b921ce3122ac6c22dc654a4f1b7ca">01931</a>        uint8_t RESERVED2[3];     <span class="comment">/*!&lt; 0x015 - 0x017 Reserved                                                */</span>
<a name="l01932"></a><a class="code" href="struct_h_t___r_f___type_def.html#ad4445ac8ffc0f01453f042a0b6669dc6">01932</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#ad4445ac8ffc0f01453f042a0b6669dc6">FWREND</a>;           <span class="comment">/*!&lt; 0x018         FIFO Read/Write End                                     */</span>
<a name="l01933"></a><a class="code" href="struct_h_t___r_f___type_def.html#a60bf17dbde5d8a9da8860c944d8a34dd">01933</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a60bf17dbde5d8a9da8860c944d8a34dd">FLUSHFF</a>;          <span class="comment">/*!&lt; 0x019         FLUSH TX/RX FIFO                                        */</span>
<a name="l01934"></a><a class="code" href="struct_h_t___r_f___type_def.html#a63a682e5787fd9958f906640be973935">01934</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a63a682e5787fd9958f906640be973935">TXFFSEL</a>;          <span class="comment">/*!&lt; 0x01A         Write TX FIFO Select ACK Payload or NACK Payload        */</span>
<a name="l01935"></a><a class="code" href="struct_h_t___r_f___type_def.html#a392ab737dd34ef4bcb230082034526c4">01935</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a392ab737dd34ef4bcb230082034526c4">PIPESEL</a>;          <span class="comment">/*!&lt; 0x01B         Write TX FIFO for PIPE ACK Payload                      */</span>
<a name="l01936"></a><a class="code" href="struct_h_t___r_f___type_def.html#a7fab0efe730007d7743df62173787d00">01936</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a7fab0efe730007d7743df62173787d00">RFC1</a>;             <span class="comment">/*!&lt; 0x01C         RF Control Register 1                                   */</span>
<a name="l01937"></a><a class="code" href="struct_h_t___r_f___type_def.html#a2709efb99e0714b18e7d74fed1d18a13">01937</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a2709efb99e0714b18e7d74fed1d18a13">RFC2</a>;             <span class="comment">/*!&lt; 0x01D         RF Control Register 2                                   */</span>
<a name="l01938"></a><a class="code" href="struct_h_t___r_f___type_def.html#a90333301ad6dbdaa4c85c282cb5f8b40">01938</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a90333301ad6dbdaa4c85c282cb5f8b40">RFC3</a>;             <span class="comment">/*!&lt; 0x01E         RF Control Register 3                                   */</span>
<a name="l01939"></a><a class="code" href="struct_h_t___r_f___type_def.html#ade550415653e97623abdb3ae9a1a7450">01939</a>        uint8_t RESERVED3[1];     <span class="comment">/*!&lt; 0x01F         Reserved                                                */</span>
<a name="l01940"></a><a class="code" href="struct_h_t___r_f___type_def.html#ad811fa32c74423b43b6ebd22a2ebb095">01940</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#ad811fa32c74423b43b6ebd22a2ebb095">CFG1</a>;             <span class="comment">/*!&lt; 0x020         Configuration Control Register 1                        */</span>
<a name="l01941"></a><a class="code" href="struct_h_t___r_f___type_def.html#a7541d5e1b02f031a9c2206c5f40dccde">01941</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a7541d5e1b02f031a9c2206c5f40dccde">RC1</a>;              <span class="comment">/*!&lt; 0x021         Reset/Clock Control Register 1                          */</span>
<a name="l01942"></a><a class="code" href="struct_h_t___r_f___type_def.html#ad4ab21b1221e1a7c70177d4c910f9e9d">01942</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#ad4ab21b1221e1a7c70177d4c910f9e9d">RC2</a>;              <span class="comment">/*!&lt; 0x022         Reset/Clock Control Register 2                          */</span>
<a name="l01943"></a><a class="code" href="struct_h_t___r_f___type_def.html#adf69c7dfa65ef8e811bf3af9c7365771">01943</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#adf69c7dfa65ef8e811bf3af9c7365771">MASK</a>;             <span class="comment">/*!&lt; 0x023         Mask Control Register                                   */</span>
<a name="l01944"></a><a class="code" href="struct_h_t___r_f___type_def.html#a5e1a496d620d4fefacbecdca4b00918c">01944</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a5e1a496d620d4fefacbecdca4b00918c">IRQ1</a>;             <span class="comment">/*!&lt; 0x024         Interrupt Control Register 1                            */</span>
<a name="l01945"></a><a class="code" href="struct_h_t___r_f___type_def.html#a62e20bce99f34eb7c13874d4d2de23e7">01945</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a62e20bce99f34eb7c13874d4d2de23e7">STATUS</a>;           <span class="comment">/*!&lt; 0x025         FIFO Status Control Register                            */</span>
<a name="l01946"></a><a class="code" href="struct_h_t___r_f___type_def.html#a46e3d7dd37aca91ae8f25402989043a2">01946</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a46e3d7dd37aca91ae8f25402989043a2">IO1</a>;              <span class="comment">/*!&lt; 0x026         IO Control Register 1                                   */</span>
<a name="l01947"></a><a class="code" href="struct_h_t___r_f___type_def.html#af448d31959fbcf6a028a084855fc5ef9">01947</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#af448d31959fbcf6a028a084855fc5ef9">IO2</a>;              <span class="comment">/*!&lt; 0x027         IO Control Register 2                                   */</span>
<a name="l01948"></a><a class="code" href="struct_h_t___r_f___type_def.html#a0ba68c08bb14906880dd9fe8ab36866b">01948</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a0ba68c08bb14906880dd9fe8ab36866b">IO3</a>;              <span class="comment">/*!&lt; 0x028         IO Control Register 3                                   */</span>
<a name="l01949"></a><a class="code" href="struct_h_t___r_f___type_def.html#a030831e5e2a441f6a0619750cd7efa5b">01949</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a030831e5e2a441f6a0619750cd7efa5b">PKT1</a>;             <span class="comment">/*!&lt; 0x029         Packet Control Register 1                               */</span>
<a name="l01950"></a><a class="code" href="struct_h_t___r_f___type_def.html#a13b5d077fd8026d0c24c52695ab7f819">01950</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a13b5d077fd8026d0c24c52695ab7f819">PKT2</a>;             <span class="comment">/*!&lt; 0x02A         Packet Control Register 2                               */</span>
<a name="l01951"></a><a class="code" href="struct_h_t___r_f___type_def.html#abafbe24e23de3c5eaafe9aab83330c78">01951</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#abafbe24e23de3c5eaafe9aab83330c78">PKT3</a>;             <span class="comment">/*!&lt; 0x02B         Packet Control Register 3                               */</span>
<a name="l01952"></a><a class="code" href="struct_h_t___r_f___type_def.html#a0c90ae38f85d9b9f5b366ed54c0a3cb5">01952</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a0c90ae38f85d9b9f5b366ed54c0a3cb5">PKT4</a>;             <span class="comment">/*!&lt; 0x02C         Packet Control Register 4                               */</span>
<a name="l01953"></a><a class="code" href="struct_h_t___r_f___type_def.html#ac2db030fcba8afa94db8bf9f53026c1a">01953</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#ac2db030fcba8afa94db8bf9f53026c1a">PKT5</a>;             <span class="comment">/*!&lt; 0x02D         Packet Control Register 5                               */</span>
<a name="l01954"></a><a class="code" href="struct_h_t___r_f___type_def.html#a1103eacb2903dd9168c0f0237524b736">01954</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a1103eacb2903dd9168c0f0237524b736">MOD1</a>;             <span class="comment">/*!&lt; 0x02E         Modulator Control Register 1                            */</span>
<a name="l01955"></a><a class="code" href="struct_h_t___r_f___type_def.html#a0050addf787102b534abdd5b20b2b09a">01955</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a0050addf787102b534abdd5b20b2b09a">MOD2</a>;             <span class="comment">/*!&lt; 0x02F         Modulator Control Register 2                            */</span>
<a name="l01956"></a><a class="code" href="struct_h_t___r_f___type_def.html#a5760ffa6b84f9d95714d2f1f859c3ea5">01956</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a5760ffa6b84f9d95714d2f1f859c3ea5">DM1</a>;              <span class="comment">/*!&lt; 0x030         De-modulator Control Register 1                         */</span>
<a name="l01957"></a><a class="code" href="struct_h_t___r_f___type_def.html#a6c7fd4d9701f9ce9269b3d0afb5ab251">01957</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a6c7fd4d9701f9ce9269b3d0afb5ab251">DM2</a>;              <span class="comment">/*!&lt; 0x031         De-modulator Control Register 2                         */</span>
<a name="l01958"></a><a class="code" href="struct_h_t___r_f___type_def.html#a3ca641879394526b4e31b2bc8f915868">01958</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a3ca641879394526b4e31b2bc8f915868">RT1</a>;              <span class="comment">/*!&lt; 0x032         PTX Retransmission Control Register 1                   */</span>
<a name="l01959"></a><a class="code" href="struct_h_t___r_f___type_def.html#ae5d6e759c3ffba633988cba57c3021c8">01959</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#ae5d6e759c3ffba633988cba57c3021c8">RT2</a>;              <span class="comment">/*!&lt; 0x033         PTX Retransmission Control Register 2                   */</span>
<a name="l01960"></a><a class="code" href="struct_h_t___r_f___type_def.html#ac5f79f89320fb335614c55403a02602b">01960</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#ac5f79f89320fb335614c55403a02602b">CE</a>;               <span class="comment">/*!&lt; 0x034         Chip Enable Control Register                            */</span>
<a name="l01961"></a><a class="code" href="struct_h_t___r_f___type_def.html#ad6cdc4072c503944987db79eff589757">01961</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#ad6cdc4072c503944987db79eff589757">CP21</a>;             <span class="comment">/*!&lt; 0x035         CP Control Register 21                                  */</span>
<a name="l01962"></a><a class="code" href="struct_h_t___r_f___type_def.html#a5b00750c5484a0309bf840fba935382c">01962</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a5b00750c5484a0309bf840fba935382c">CP22</a>;             <span class="comment">/*!&lt; 0x036         CP Control Register 22                                  */</span>
<a name="l01963"></a><a class="code" href="struct_h_t___r_f___type_def.html#abfaeb634b77878072381f4b35100fe43">01963</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#abfaeb634b77878072381f4b35100fe43">CP31</a>;             <span class="comment">/*!&lt; 0x037         CP Control Register 31                                  */</span>
<a name="l01964"></a><a class="code" href="struct_h_t___r_f___type_def.html#af8d38c78f4d9d4d92e477d3c1acbff9e">01964</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#af8d38c78f4d9d4d92e477d3c1acbff9e">CP2R</a>;             <span class="comment">/*!&lt; 0x038         CP Control Register 2 for Read                          */</span>
<a name="l01965"></a><a class="code" href="struct_h_t___r_f___type_def.html#a82515897f4113e88fb48dc554c9764ac">01965</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a82515897f4113e88fb48dc554c9764ac">CP3R</a>;             <span class="comment">/*!&lt; 0x039         CP Control Register 3 for Read                          */</span>
<a name="l01966"></a><a class="code" href="struct_h_t___r_f___type_def.html#a4a384bdda00adf5ca7f5cd3f62025683">01966</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a4a384bdda00adf5ca7f5cd3f62025683">CP2RX</a>;            <span class="comment">/*!&lt; 0x03A         CP Control Register 2 for RX                            */</span>
<a name="l01967"></a><a class="code" href="struct_h_t___r_f___type_def.html#a21ee13570f5200632b2da27bace447ae">01967</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a21ee13570f5200632b2da27bace447ae">CP3RX</a>;            <span class="comment">/*!&lt; 0x03B         CP Control Register 3 for RX                            */</span>
<a name="l01968"></a><a class="code" href="struct_h_t___r_f___type_def.html#a465eae5636cb90f41570bfffed58b671">01968</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a465eae5636cb90f41570bfffed58b671">PDB</a>;              <span class="comment">/*!&lt; 0x03C         RF Power Down Bar Enable Control Register               */</span>
<a name="l01969"></a><a class="code" href="struct_h_t___r_f___type_def.html#a004b4c132ed809fe8dc2a40c9abca8fa">01969</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a004b4c132ed809fe8dc2a40c9abca8fa">RF1</a>;              <span class="comment">/*!&lt; 0x03D         RF RX control Register 1                                */</span>
<a name="l01970"></a><a class="code" href="struct_h_t___r_f___type_def.html#a973d3d616785029684b877c043be2c9e">01970</a>        uint8_t RESERVED4[2];     <span class="comment">/*!&lt; 0x03E - 0x03F Reserved                                                */</span>
<a name="l01971"></a><a class="code" href="struct_h_t___r_f___type_def.html#ac3f0de5ed6d54deda72edd1a1a111f98">01971</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#ac3f0de5ed6d54deda72edd1a1a111f98">OM</a>;               <span class="comment">/*!&lt; 0x040         Operation Mode Control Register                         */</span>
<a name="l01972"></a><a class="code" href="struct_h_t___r_f___type_def.html#a60b1c53ffae5f3ccae95c1435e6af5f3">01972</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a60b1c53ffae5f3ccae95c1435e6af5f3">CFO1</a>;             <span class="comment">/*!&lt; 0x041         Carrier Frequency Offset Control Register 1             */</span>
<a name="l01973"></a><a class="code" href="struct_h_t___r_f___type_def.html#a3b2b6f225fa3429476de2e7e26a7759a">01973</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a3b2b6f225fa3429476de2e7e26a7759a">SX1</a>;              <span class="comment">/*!&lt; 0x042         Fractional-N Synthesizer Control Register 1             */</span>
<a name="l01974"></a><a class="code" href="struct_h_t___r_f___type_def.html#a92bd20afee51f3d5fcea8090b56033b3">01974</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a92bd20afee51f3d5fcea8090b56033b3">SX2</a>;              <span class="comment">/*!&lt; 0x043         Fractional-N Synthesizer Control Register 2             */</span>
<a name="l01975"></a><a class="code" href="struct_h_t___r_f___type_def.html#a95f53ceb1547aea3c2bc8747e1a11c0a">01975</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a95f53ceb1547aea3c2bc8747e1a11c0a">SX3</a>;              <span class="comment">/*!&lt; 0x044         Fractional-N Synthesizer Control Register 3             */</span>
<a name="l01976"></a><a class="code" href="struct_h_t___r_f___type_def.html#a064dbdfcc5372362b8426434cd1f1507">01976</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a064dbdfcc5372362b8426434cd1f1507">SX4</a>;              <span class="comment">/*!&lt; 0x045         Fractional-N Synthesizer Control Register 4             */</span>
<a name="l01977"></a><a class="code" href="struct_h_t___r_f___type_def.html#afdf09d6410d67c8a6f141354ce1e74f1">01977</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#afdf09d6410d67c8a6f141354ce1e74f1">STA1</a>;             <span class="comment">/*!&lt; 0x046         Status Control Register 1                               */</span>
<a name="l01978"></a><a class="code" href="struct_h_t___r_f___type_def.html#af93d41ca0146e11764a0df063abccdd7">01978</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#af93d41ca0146e11764a0df063abccdd7">RSSI1</a>;            <span class="comment">/*!&lt; 0x047         RSSI Control Register 1                                 */</span>
<a name="l01979"></a><a class="code" href="struct_h_t___r_f___type_def.html#a667c9e180b460a9b1036722bc48c870f">01979</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a667c9e180b460a9b1036722bc48c870f">RSSI2</a>;            <span class="comment">/*!&lt; 0x048         RSSI Control Register 2                                 */</span>
<a name="l01980"></a><a class="code" href="struct_h_t___r_f___type_def.html#af819642fe7af430d71ccb7ba1e40940c">01980</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#af819642fe7af430d71ccb7ba1e40940c">RSSI3</a>;            <span class="comment">/*!&lt; 0x049         RSSI Control Register 3                                 */</span>
<a name="l01981"></a><a class="code" href="struct_h_t___r_f___type_def.html#a9b0dcabbaddeb69c93dde515bc9d6a04">01981</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a9b0dcabbaddeb69c93dde515bc9d6a04">DPL1</a>;             <span class="comment">/*!&lt; 0x04A         Dynamic Payload Length Control Register 1               */</span>
<a name="l01982"></a><a class="code" href="struct_h_t___r_f___type_def.html#a49b87f4dbbcc3b501f00000e9840db1c">01982</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a49b87f4dbbcc3b501f00000e9840db1c">DPL2</a>;             <span class="comment">/*!&lt; 0x04B         Dynamic Payload Length Control Register 2               */</span>
<a name="l01983"></a><a class="code" href="struct_h_t___r_f___type_def.html#a55c77bd038acc3c0e5324669183fdd80">01983</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a55c77bd038acc3c0e5324669183fdd80">RXPW0</a>;            <span class="comment">/*!&lt; 0x04C         RX Payload Length Control Register 0                    */</span>
<a name="l01984"></a><a class="code" href="struct_h_t___r_f___type_def.html#a2dc6524806d574c151b2bfb695b1471b">01984</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a2dc6524806d574c151b2bfb695b1471b">RXPW1</a>;            <span class="comment">/*!&lt; 0x04D         RX Payload Length Control Register 1                    */</span>
<a name="l01985"></a><a class="code" href="struct_h_t___r_f___type_def.html#a9e814e61d5125670a694348b6e388ddc">01985</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a9e814e61d5125670a694348b6e388ddc">RXPW2</a>;            <span class="comment">/*!&lt; 0x04E         RX Payload Length Control Register 2                    */</span>
<a name="l01986"></a><a class="code" href="struct_h_t___r_f___type_def.html#aafe155e7a80727724068e9d504a06d6c">01986</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#aafe155e7a80727724068e9d504a06d6c">RXPW3</a>;            <span class="comment">/*!&lt; 0x04F         RX Payload Length Control Register 3                    */</span>
<a name="l01987"></a><a class="code" href="struct_h_t___r_f___type_def.html#a0fdec464dfdd231e2153bb155799f4cf">01987</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a0fdec464dfdd231e2153bb155799f4cf">RXPW4</a>;            <span class="comment">/*!&lt; 0x050         RX Payload Length Control Register 4                    */</span>
<a name="l01988"></a><a class="code" href="struct_h_t___r_f___type_def.html#a2d46bc87f91c9b04b34706f261498b62">01988</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a2d46bc87f91c9b04b34706f261498b62">RXPW5</a>;            <span class="comment">/*!&lt; 0x051         RX Payload Length Control Register 5                    */</span>
<a name="l01989"></a><a class="code" href="struct_h_t___r_f___type_def.html#a64a4ad767ffc4e27736e725f9dc03f5d">01989</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a64a4ad767ffc4e27736e725f9dc03f5d">ENAA</a>;             <span class="comment">/*!&lt; 0x052         Enable Auto-ACK Control Register                        */</span>
<a name="l01990"></a><a class="code" href="struct_h_t___r_f___type_def.html#a1eec88f4e27ded1961c346dc80d6017c">01990</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a1eec88f4e27ded1961c346dc80d6017c">PEN</a>;              <span class="comment">/*!&lt; 0x053         Pipe Enable Control Register                            */</span>
<a name="l01991"></a><a class="code" href="struct_h_t___r_f___type_def.html#a26be707aa4b8f137c3be110a8a81aa7c">01991</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a26be707aa4b8f137c3be110a8a81aa7c">XO1</a>;              <span class="comment">/*!&lt; 0x054         XO Control Register 1                                   */</span>
<a name="l01992"></a><a class="code" href="struct_h_t___r_f___type_def.html#a9ece354f6c2e1295d700e7e7dd226b31">01992</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a9ece354f6c2e1295d700e7e7dd226b31">XO2</a>;              <span class="comment">/*!&lt; 0x055         XO Control Register 2                                   */</span>
<a name="l01993"></a><a class="code" href="struct_h_t___r_f___type_def.html#aa6e935208c815fb5ff6ed9c8bef504fb">01993</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#aa6e935208c815fb5ff6ed9c8bef504fb">TXP1</a>;             <span class="comment">/*!&lt; 0x056         TX Power Control Register 1                             */</span>
<a name="l01994"></a><a class="code" href="struct_h_t___r_f___type_def.html#af3af57c2ff2eb7983ebee24747629726">01994</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#af3af57c2ff2eb7983ebee24747629726">DM3</a>;              <span class="comment">/*!&lt; 0x057         De-modulator Control Register 3                         */</span>
<a name="l01995"></a><a class="code" href="struct_h_t___r_f___type_def.html#a2162be77a7f073bf249205c5dcf7913c">01995</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a2162be77a7f073bf249205c5dcf7913c">AGC1</a>;             <span class="comment">/*!&lt; 0x058         AGC Control Register 1                                  */</span>
<a name="l01996"></a><a class="code" href="struct_h_t___r_f___type_def.html#a8db8ab40bda5df6fbbf3be7a49262068">01996</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a8db8ab40bda5df6fbbf3be7a49262068">AGC2</a>;             <span class="comment">/*!&lt; 0x059         AGC Control Register 2                                  */</span>
<a name="l01997"></a><a class="code" href="struct_h_t___r_f___type_def.html#a2fdff69e5d9ceb6f550bdf2bb932c616">01997</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a2fdff69e5d9ceb6f550bdf2bb932c616">AGC3</a>;             <span class="comment">/*!&lt; 0x05A         AGC Control Register 3                                  */</span>
<a name="l01998"></a><a class="code" href="struct_h_t___r_f___type_def.html#ab506b7e103096ed033e8357e49340da7">01998</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#ab506b7e103096ed033e8357e49340da7">AGC4</a>;             <span class="comment">/*!&lt; 0x05B         AGC Control Register 4                                  */</span>
<a name="l01999"></a><a class="code" href="struct_h_t___r_f___type_def.html#a004702c33fedcf93e35273316983de77">01999</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a004702c33fedcf93e35273316983de77">FCF1</a>;             <span class="comment">/*!&lt; 0x05C         Filter Coefficient Control Register 1                   */</span>
<a name="l02000"></a><a class="code" href="struct_h_t___r_f___type_def.html#aeee587e5a3220c32c3a2eca5368da2c0">02000</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#aeee587e5a3220c32c3a2eca5368da2c0">FCF2</a>;             <span class="comment">/*!&lt; 0x05D         Filter Coefficient Control Register 2                   */</span>
<a name="l02001"></a><a class="code" href="struct_h_t___r_f___type_def.html#a4faec7b98d9e3b58199f732b323e768a">02001</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a4faec7b98d9e3b58199f732b323e768a">FCF3</a>;             <span class="comment">/*!&lt; 0x05E         Filter Coefficient Control Register 3                   */</span>
<a name="l02002"></a><a class="code" href="struct_h_t___r_f___type_def.html#a7012a24df3eb117bbd00176312a71392">02002</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a7012a24df3eb117bbd00176312a71392">FCF4</a>;             <span class="comment">/*!&lt; 0x05F         Filter Coefficient Control Register 4                   */</span>
<a name="l02003"></a><a class="code" href="struct_h_t___r_f___type_def.html#ae440e6332ae80d2aab75cb09cc5b11ab">02003</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#ae440e6332ae80d2aab75cb09cc5b11ab">RXG</a>;              <span class="comment">/*!&lt; 0x060         RX Gain Control Register                                */</span>
<a name="l02004"></a><a class="code" href="struct_h_t___r_f___type_def.html#a5e11c263b90e91711c60ddad6d02aafa">02004</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a5e11c263b90e91711c60ddad6d02aafa">CP1</a>;              <span class="comment">/*!&lt; 0x061         CP Control Register 1                                   */</span>
<a name="l02005"></a><a class="code" href="struct_h_t___r_f___type_def.html#acaa205ae127e6747938b7d770d469c67">02005</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#acaa205ae127e6747938b7d770d469c67">CP2</a>;              <span class="comment">/*!&lt; 0x062         CP Control Register 2                                   */</span>
<a name="l02006"></a><a class="code" href="struct_h_t___r_f___type_def.html#a01478d0a5535f6680c9fec30285cae62">02006</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a01478d0a5535f6680c9fec30285cae62">CP3</a>;              <span class="comment">/*!&lt; 0x063         CP Control Register 3                                   */</span>
<a name="l02007"></a><a class="code" href="struct_h_t___r_f___type_def.html#aa313411da1a9328818af61d0cf5ef4a6">02007</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#aa313411da1a9328818af61d0cf5ef4a6">OD1</a>;              <span class="comment">/*!&lt; 0x064         MMD and OD Control Register 1                           */</span>
<a name="l02008"></a><a class="code" href="struct_h_t___r_f___type_def.html#a98b37106ee26be3cf014f17745624365">02008</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a98b37106ee26be3cf014f17745624365">OD2</a>;              <span class="comment">/*!&lt; 0x065         MMD and OD Control Register 2                           */</span>
<a name="l02009"></a><a class="code" href="struct_h_t___r_f___type_def.html#a06606f9a93a13da9efc449267963618d">02009</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a06606f9a93a13da9efc449267963618d">VC1</a>;              <span class="comment">/*!&lt; 0x066         VCO Control Register 1                                  */</span>
<a name="l02010"></a><a class="code" href="struct_h_t___r_f___type_def.html#ab1c06cd1304a2b3697d2fefae3c2bf0f">02010</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#ab1c06cd1304a2b3697d2fefae3c2bf0f">VC2</a>;              <span class="comment">/*!&lt; 0x067         VCO Control Register 2                                  */</span>
<a name="l02011"></a><a class="code" href="struct_h_t___r_f___type_def.html#a011aa5669be72be960ac9ea36a9d4b59">02011</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a011aa5669be72be960ac9ea36a9d4b59">VC3</a>;              <span class="comment">/*!&lt; 0x068         VCO Control Register 3                                  */</span>
<a name="l02012"></a><a class="code" href="struct_h_t___r_f___type_def.html#a4b36749ea7370573ba23b2313b30220e">02012</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a4b36749ea7370573ba23b2313b30220e">RX1</a>;              <span class="comment">/*!&lt; 0x069         RX Control Register 1                                   */</span>
<a name="l02013"></a><a class="code" href="struct_h_t___r_f___type_def.html#a1f31d76fcb60d35ebd664c7178dbdd32">02013</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a1f31d76fcb60d35ebd664c7178dbdd32">RX2</a>;              <span class="comment">/*!&lt; 0x06A         RX Control Register 2                                   */</span>
<a name="l02014"></a><a class="code" href="struct_h_t___r_f___type_def.html#abf087e3c6823e08b529975dcbf2ec9c3">02014</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#abf087e3c6823e08b529975dcbf2ec9c3">RX3</a>;              <span class="comment">/*!&lt; 0x06B         RX Control Register 3                                   */</span>
<a name="l02015"></a><a class="code" href="struct_h_t___r_f___type_def.html#a1aaddefecc16a423af745450c89a2952">02015</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a1aaddefecc16a423af745450c89a2952">RX4</a>;              <span class="comment">/*!&lt; 0x06C         RX Control Register 4                                   */</span>
<a name="l02016"></a><a class="code" href="struct_h_t___r_f___type_def.html#a11ce897d6acbcbfec2a912c83b050ae9">02016</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a11ce897d6acbcbfec2a912c83b050ae9">RX5</a>;              <span class="comment">/*!&lt; 0x06D         RX Control Register 5                                   */</span>
<a name="l02017"></a><a class="code" href="struct_h_t___r_f___type_def.html#a1f6d9a6ebdd977987495f4ea46733688">02017</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a1f6d9a6ebdd977987495f4ea46733688">TX1</a>;              <span class="comment">/*!&lt; 0x06E         TX Control Register 1                                   */</span>
<a name="l02018"></a><a class="code" href="struct_h_t___r_f___type_def.html#a6536582c6486b8d0b7215849a0643661">02018</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a6536582c6486b8d0b7215849a0643661">TX2</a>;              <span class="comment">/*!&lt; 0x06F         TX Control Register 2                                   */</span>
<a name="l02019"></a><a class="code" href="struct_h_t___r_f___type_def.html#af6a2c9c3dfd80094e488c7f2643dfc1c">02019</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#af6a2c9c3dfd80094e488c7f2643dfc1c">TX3</a>;              <span class="comment">/*!&lt; 0x070         TX Control Register 3                                   */</span>
<a name="l02020"></a><a class="code" href="struct_h_t___r_f___type_def.html#aac0fd6eeeefa5a071871f8bf9c447615">02020</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#aac0fd6eeeefa5a071871f8bf9c447615">CA1</a>;              <span class="comment">/*!&lt; 0x071         VCO DFC Calibration Control Register 1                  */</span>
<a name="l02021"></a><a class="code" href="struct_h_t___r_f___type_def.html#a1b8baeb89201f8d7c78b7f80b3ca9d1d">02021</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a1b8baeb89201f8d7c78b7f80b3ca9d1d">CA2</a>;              <span class="comment">/*!&lt; 0x072         VCO DFC Calibration Control Register 2                  */</span>
<a name="l02022"></a><a class="code" href="struct_h_t___r_f___type_def.html#a78145e8b4827068f512bbf017550c1a4">02022</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a78145e8b4827068f512bbf017550c1a4">CA3</a>;              <span class="comment">/*!&lt; 0x073         VCO DFC Calibration Control Register 3                  */</span>
<a name="l02023"></a><a class="code" href="struct_h_t___r_f___type_def.html#a95544263519a4e8177ac323d57c88a6b">02023</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a95544263519a4e8177ac323d57c88a6b">LD1</a>;              <span class="comment">/*!&lt; 0x074         LDO Control Register 1                                  */</span>
<a name="l02024"></a><a class="code" href="struct_h_t___r_f___type_def.html#a23d2c1b759df6444884c09776a25fbc0">02024</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a23d2c1b759df6444884c09776a25fbc0">LD2</a>;              <span class="comment">/*!&lt; 0x075         LDO Control Register 2                                  */</span>
<a name="l02025"></a><a class="code" href="struct_h_t___r_f___type_def.html#a4b2b6bbea0ebd762149a095a0fec8ecc">02025</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a4b2b6bbea0ebd762149a095a0fec8ecc">LD3</a>;              <span class="comment">/*!&lt; 0x076         LDO Control Register 3                                  */</span>
<a name="l02026"></a><a class="code" href="struct_h_t___r_f___type_def.html#a0efe87dfa548573da1dfbe562cafa817">02026</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a0efe87dfa548573da1dfbe562cafa817">RTM1</a>;             <span class="comment">/*!&lt; 0x077         RF Test Mode Control Register 1                         */</span>
<a name="l02027"></a><a class="code" href="struct_h_t___r_f___type_def.html#a2f6d0c36675b966916b43497960fb3b7">02027</a>        uint8_t RESERVED5[8];     <span class="comment">/*!&lt; 0x078 - 0x07F Reserved                                                */</span>
<a name="l02028"></a><a class="code" href="struct_h_t___r_f___type_def.html#ab1339d526f0ef86fe3308131205922cc">02028</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#ab1339d526f0ef86fe3308131205922cc">TEST1</a>;            <span class="comment">/*!&lt; 0x080         Test Control Register 1                                 */</span>
<a name="l02029"></a><a class="code" href="struct_h_t___r_f___type_def.html#a7ad3ad791aa11c5ddc79e33f374b462a">02029</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a7ad3ad791aa11c5ddc79e33f374b462a">TEST2</a>;            <span class="comment">/*!&lt; 0x081         Test Control Register 2                                 */</span>
<a name="l02030"></a><a class="code" href="struct_h_t___r_f___type_def.html#a55748ddbb0fc1d5c2103eb1444c0c453">02030</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a55748ddbb0fc1d5c2103eb1444c0c453">TEST3</a>;            <span class="comment">/*!&lt; 0x082         Test Control Register 3                                 */</span>
<a name="l02031"></a><a class="code" href="struct_h_t___r_f___type_def.html#a831b2e93eef04eaff455290c61d78f25">02031</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a831b2e93eef04eaff455290c61d78f25">TEST4</a>;            <span class="comment">/*!&lt; 0x083         Test Control Register 4                                 */</span>
<a name="l02032"></a><a class="code" href="struct_h_t___r_f___type_def.html#a79d5f09b95d8ddb6c28fabc5d98e60ea">02032</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a79d5f09b95d8ddb6c28fabc5d98e60ea">TEST5</a>;            <span class="comment">/*!&lt; 0x084         Test Control Register 5                                 */</span>
<a name="l02033"></a><a class="code" href="struct_h_t___r_f___type_def.html#a59bbdee827decda7ec1a12a192810ae8">02033</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a59bbdee827decda7ec1a12a192810ae8">TEST6</a>;            <span class="comment">/*!&lt; 0x085         Test Control Register 6                                 */</span>
<a name="l02034"></a><a class="code" href="struct_h_t___r_f___type_def.html#a205935f3f7c840c942f159b58d10efe8">02034</a>   __IO uint8_t <a class="code" href="struct_h_t___r_f___type_def.html#a205935f3f7c840c942f159b58d10efe8">TEST7</a>;            <span class="comment">/*!&lt; 0x086         Test Control Register 7                                 */</span>
<a name="l02035"></a>02035 } <a class="code" href="struct_h_t___r_f___type_def.html" title="RF.">HT_RF_TypeDef</a>;<span class="comment"></span>
<a name="l02036"></a>02036 <span class="comment">/**</span>
<a name="l02037"></a>02037 <span class="comment">  * @}</span>
<a name="l02038"></a>02038 <span class="comment">  */</span>
<a name="l02039"></a>02039 <span class="comment"></span>
<a name="l02040"></a>02040 <span class="comment">/** @addtogroup Peripheral_Memory_Map</span>
<a name="l02041"></a>02041 <span class="comment">  * @{</span>
<a name="l02042"></a>02042 <span class="comment">  */</span>
<a name="l02043"></a>02043 
<a name="l02044"></a><a class="code" href="group___peripheral___memory___map.html#ga155294c77218ced090fa0d7c31f61278">02044</a> <span class="preprocessor">#define HT_SRAM_BASE             (0x20000000UL)</span>
<a name="l02045"></a>02045 <span class="preprocessor"></span>
<a name="l02046"></a><a class="code" href="group___peripheral___memory___map.html#gacda6d633f477a57b8d7f05556e717e69">02046</a> <span class="preprocessor">#define HT_PERIPH_BASE           (0x40000000UL)</span>
<a name="l02047"></a>02047 <span class="preprocessor"></span>
<a name="l02048"></a><a class="code" href="group___peripheral___memory___map.html#ga5c24249fd547e20d5b6880ca3622d311">02048</a> <span class="preprocessor">#define HT_APBPERIPH_BASE        (HT_PERIPH_BASE)                 </span><span class="comment">/* 0x40000000                             */</span>
<a name="l02049"></a><a class="code" href="group___peripheral___memory___map.html#gaddac0f01148a6d43466209168d930834">02049</a> <span class="preprocessor">#define HT_AHBPERIPH_BASE        (HT_PERIPH_BASE + 0x80000)       </span><span class="comment">/* 0x40080000                             */</span>
<a name="l02050"></a>02050 
<a name="l02051"></a>02051 <span class="comment">/* APB                                                                                                      */</span>
<a name="l02052"></a><a class="code" href="group___peripheral___memory___map.html#ga7371c6cd3cd1a26b5b7dce6fdefa7823">02052</a> <span class="preprocessor">#define HT_USART0_BASE           (HT_APBPERIPH_BASE + 0x0000)     </span><span class="comment">/* 0x40000000                             */</span>
<a name="l02053"></a><a class="code" href="group___peripheral___memory___map.html#ga73dac163ff89148f0eb0af746c722fc0">02053</a> <span class="preprocessor">#define HT_UART0_BASE            (HT_APBPERIPH_BASE + 0x1000)     </span><span class="comment">/* 0x40001000                             */</span>
<a name="l02054"></a><a class="code" href="group___peripheral___memory___map.html#gab3a6ddff49db9baf96ab2d996d0a4040">02054</a> <span class="preprocessor">#define HT_UART2_BASE            (HT_APBPERIPH_BASE + 0x2000)     </span><span class="comment">/* 0x40002000                             */</span>
<a name="l02055"></a><a class="code" href="group___peripheral___memory___map.html#gae9c3d686df805b03f753c757b89f1c65">02055</a> <span class="preprocessor">#define HT_SPI0_BASE             (HT_APBPERIPH_BASE + 0x4000)     </span><span class="comment">/* 0x40004000                             */</span>
<a name="l02056"></a><a class="code" href="group___peripheral___memory___map.html#gaad45d7e68b6958db65a7169a374890a6">02056</a> <span class="preprocessor">#define HT_I2C2_BASE             (HT_APBPERIPH_BASE + 0x8000)     </span><span class="comment">/* 0x40008000                             */</span>
<a name="l02057"></a><a class="code" href="group___peripheral___memory___map.html#gaeb0a9410200a64d7a8b6e665441bc1fc">02057</a> <span class="preprocessor">#define HT_CAN0_BASE             (HT_APBPERIPH_BASE + 0xC000)     </span><span class="comment">/* 0x4000C000                             */</span>
<a name="l02058"></a><a class="code" href="group___peripheral___memory___map.html#gab418f3c0b8ff4ca924b513a80797fe54">02058</a> <span class="preprocessor">#define HT_SLED0_BASE            (HT_APBPERIPH_BASE + 0xE000)     </span><span class="comment">/* 0x4000E000                             */</span>
<a name="l02059"></a><a class="code" href="group___peripheral___memory___map.html#ga632843c57cfe87a261b34eb75f79ddd7">02059</a> <span class="preprocessor">#define HT_ADC0_BASE             (HT_APBPERIPH_BASE + 0x10000)    </span><span class="comment">/* 0x40010000                             */</span>
<a name="l02060"></a><a class="code" href="group___peripheral___memory___map.html#gada5c9802292254fea7d6f738fdd94ae9">02060</a> <span class="preprocessor">#define HT_DAC1_BASE             (HT_APBPERIPH_BASE + 0x14000)    </span><span class="comment">/* 0x40014000                             */</span>
<a name="l02061"></a><a class="code" href="group___peripheral___memory___map.html#gad325d12dc12dc295a5837f347ab98720">02061</a> <span class="preprocessor">#define HT_OPA0_BASE             (HT_APBPERIPH_BASE + 0x18000)    </span><span class="comment">/* 0x40018000                             */</span>
<a name="l02062"></a><a class="code" href="group___peripheral___memory___map.html#gabf7ec5631a6f322c466f25f280a7a1e6">02062</a> <span class="preprocessor">#define HT_PGA0_BASE             (HT_APBPERIPH_BASE + 0x18000)    </span><span class="comment">/* 0x40018000                             */</span>
<a name="l02063"></a><a class="code" href="group___peripheral___memory___map.html#gad19b750ec51bff6cfba0e22d54db0394">02063</a> <span class="preprocessor">#define HT_PGA1_BASE             (HT_APBPERIPH_BASE + 0x18008)    </span><span class="comment">/* 0x40018008                             */</span>
<a name="l02064"></a><a class="code" href="group___peripheral___memory___map.html#gabec1e7bf0065ac85d8580f594afdc66b">02064</a> <span class="preprocessor">#define HT_PGA2_BASE             (HT_APBPERIPH_BASE + 0x18010)    </span><span class="comment">/* 0x40018010                             */</span>
<a name="l02065"></a><a class="code" href="group___peripheral___memory___map.html#ga950d598fe238496cf6084c575cbd8b9e">02065</a> <span class="preprocessor">#define HT_PGA3_BASE             (HT_APBPERIPH_BASE + 0x18018)    </span><span class="comment">/* 0x40018018                             */</span>
<a name="l02066"></a><a class="code" href="group___peripheral___memory___map.html#gaca93c63f32b0e6ee8d108d4beb0ab2f5">02066</a> <span class="preprocessor">#define HT_PGA_BASE              (HT_APBPERIPH_BASE + 0x18020)    </span><span class="comment">/* 0x40018020                             */</span>
<a name="l02067"></a><a class="code" href="group___peripheral___memory___map.html#ga7f47238fca53418928acd1624dc1e0db">02067</a> <span class="preprocessor">#define HT_OPA1_BASE             (HT_APBPERIPH_BASE + 0x18100)    </span><span class="comment">/* 0x40018100                             */</span>
<a name="l02068"></a><a class="code" href="group___peripheral___memory___map.html#gacab5cdbe4e8dfe4d01af6ca2c098c973">02068</a> <span class="preprocessor">#define HT_LCD_BASE              (HT_APBPERIPH_BASE + 0x1A000)    </span><span class="comment">/* 0x4001A000                             */</span>
<a name="l02069"></a><a class="code" href="group___peripheral___memory___map.html#ga786549f80be0483b4bae54573c929517">02069</a> <span class="preprocessor">#define HT_TKEY_BASE             (HT_APBPERIPH_BASE + 0x1A000)    </span><span class="comment">/* 0x4001A000                             */</span>
<a name="l02070"></a><a class="code" href="group___peripheral___memory___map.html#ga30adf8296669b2354a91dce664dd8ae9">02070</a> <span class="preprocessor">#define HT_AFIO_BASE             (HT_APBPERIPH_BASE + 0x22000)    </span><span class="comment">/* 0x40022000                             */</span>
<a name="l02071"></a><a class="code" href="group___peripheral___memory___map.html#gaaae449480c5cf5ef88fd28822efc4b0a">02071</a> <span class="preprocessor">#define HT_EXTI_BASE             (HT_APBPERIPH_BASE + 0x24000)    </span><span class="comment">/* 0x40024000                             */</span>
<a name="l02072"></a><a class="code" href="group___peripheral___memory___map.html#ga41c1afeca005109f3a2d9ecf76c7603e">02072</a> <span class="preprocessor">#define HT_I2S_BASE              (HT_APBPERIPH_BASE + 0x26000)    </span><span class="comment">/* 0x40026000                             */</span>
<a name="l02073"></a><a class="code" href="group___peripheral___memory___map.html#gaf8cc15589cc442aee9867d1f1da87722">02073</a> <span class="preprocessor">#define HT_MCTM0_BASE            (HT_APBPERIPH_BASE + 0x2C000)    </span><span class="comment">/* 0x4002C000                             */</span>
<a name="l02074"></a><a class="code" href="group___peripheral___memory___map.html#ga91b6414928be8002c9e4a79862e1e323">02074</a> <span class="preprocessor">#define HT_PWM0_BASE             (HT_APBPERIPH_BASE + 0x31000)    </span><span class="comment">/* 0x40031000                             */</span>
<a name="l02075"></a><a class="code" href="group___peripheral___memory___map.html#gaac17fb55f96bfbbe3778a5ca95192ac7">02075</a> <span class="preprocessor">#define HT_SCTM0_BASE            (HT_APBPERIPH_BASE + 0x34000)    </span><span class="comment">/* 0x40034000                             */</span>
<a name="l02076"></a><a class="code" href="group___peripheral___memory___map.html#ga0fff072a94f8823ca918a64c76149199">02076</a> <span class="preprocessor">#define HT_PWM2_BASE             (HT_APBPERIPH_BASE + 0x32000)    </span><span class="comment">/* 0x40031000                             */</span>
<a name="l02077"></a><a class="code" href="group___peripheral___memory___map.html#gad94a8c0ba3b7c787c87789c19e08c560">02077</a> <span class="preprocessor">#define HT_SCTM2_BASE            (HT_APBPERIPH_BASE + 0x35000)    </span><span class="comment">/* 0x40035000                             */</span>
<a name="l02078"></a><a class="code" href="group___peripheral___memory___map.html#ga6239bbc5b91f94231cab0ebf7a8a204f">02078</a> <span class="preprocessor">#define HT_SCI1_BASE             (HT_APBPERIPH_BASE + 0x3A000)    </span><span class="comment">/* 0x4003A000                             */</span>
<a name="l02079"></a><a class="code" href="group___peripheral___memory___map.html#ga3245aa6998de2659d9133e5c10e85b34">02079</a> <span class="preprocessor">#define HT_USART1_BASE           (HT_APBPERIPH_BASE + 0x40000)    </span><span class="comment">/* 0x40040000                             */</span>
<a name="l02080"></a><a class="code" href="group___peripheral___memory___map.html#ga4da81318c222d6d8efbee5c003969257">02080</a> <span class="preprocessor">#define HT_UART1_BASE            (HT_APBPERIPH_BASE + 0x41000)    </span><span class="comment">/* 0x40041000                             */</span>
<a name="l02081"></a><a class="code" href="group___peripheral___memory___map.html#ga41b9f089162ec96585824bc83ae12053">02081</a> <span class="preprocessor">#define HT_UART3_BASE            (HT_APBPERIPH_BASE + 0x42000)    </span><span class="comment">/* 0x40042000                             */</span>
<a name="l02082"></a><a class="code" href="group___peripheral___memory___map.html#ga8b5e1e36e466c11805960e622083413f">02082</a> <span class="preprocessor">#define HT_SCI0_BASE             (HT_APBPERIPH_BASE + 0x43000)    </span><span class="comment">/* 0x40043000                             */</span>
<a name="l02083"></a><a class="code" href="group___peripheral___memory___map.html#ga159ae6b922346b903134b8151ddfa1fb">02083</a> <span class="preprocessor">#define HT_SPI1_BASE             (HT_APBPERIPH_BASE + 0x44000)    </span><span class="comment">/* 0x40044000                             */</span>
<a name="l02084"></a><a class="code" href="group___peripheral___memory___map.html#ga2107d3deec034e3c971e53dc7c639627">02084</a> <span class="preprocessor">#define HT_I2C0_BASE             (HT_APBPERIPH_BASE + 0x48000)    </span><span class="comment">/* 0x40048000                             */</span>
<a name="l02085"></a><a class="code" href="group___peripheral___memory___map.html#gabb82fd5993f1b7e3023f8f6273203f16">02085</a> <span class="preprocessor">#define HT_I2C1_BASE             (HT_APBPERIPH_BASE + 0x49000)    </span><span class="comment">/* 0x40049000                             */</span>
<a name="l02086"></a><a class="code" href="group___peripheral___memory___map.html#ga66ec386285c54f9986db7701b9f18214">02086</a> <span class="preprocessor">#define HT_SLED1_BASE            (HT_APBPERIPH_BASE + 0x4E000)    </span><span class="comment">/* 0x4004E000                             */</span>
<a name="l02087"></a><a class="code" href="group___peripheral___memory___map.html#ga61623681579b658f7d3fef4581f48343">02087</a> <span class="preprocessor">#define HT_ADC1_BASE             (HT_APBPERIPH_BASE + 0x50000)    </span><span class="comment">/* 0x40050000                             */</span>
<a name="l02088"></a><a class="code" href="group___peripheral___memory___map.html#gadf4f06afddca2bb12c6450192233c020">02088</a> <span class="preprocessor">#define HT_DACDUAL16_BASE        (HT_APBPERIPH_BASE + 0x54000)    </span><span class="comment">/* 0x40054000                             */</span>
<a name="l02089"></a><a class="code" href="group___peripheral___memory___map.html#ga526dd666fafce21046fba0387d9f27d1">02089</a> <span class="preprocessor">#define HT_DAC0_BASE             (HT_APBPERIPH_BASE + 0x54000)    </span><span class="comment">/* 0x40054000                             */</span>
<a name="l02090"></a><a class="code" href="group___peripheral___memory___map.html#gafafd00a9a66722d3ee8882adca491fac">02090</a> <span class="preprocessor">#define HT_CMP0_BASE             (HT_APBPERIPH_BASE + 0x58000)    </span><span class="comment">/* 0x40058000                             */</span>
<a name="l02091"></a><a class="code" href="group___peripheral___memory___map.html#gaf641fe05819a4cbe3aee3826356bcce5">02091</a> <span class="preprocessor">#define HT_CMP1_BASE             (HT_APBPERIPH_BASE + 0x58100)    </span><span class="comment">/* 0x40058100                             */</span>
<a name="l02092"></a><a class="code" href="group___peripheral___memory___map.html#gac7c580e31283355de42ab29417c67f8f">02092</a> <span class="preprocessor">#define HT_CMP2_BASE             (HT_APBPERIPH_BASE + 0x58200)    </span><span class="comment">/* 0x40058200                             */</span>
<a name="l02093"></a><a class="code" href="group___peripheral___memory___map.html#gaa90979bb157f69373436374d4f4a7dc2">02093</a> <span class="preprocessor">#define HT_LEDC_BASE             (HT_APBPERIPH_BASE + 0x5A000)    </span><span class="comment">/* 0x4005A000                             */</span>
<a name="l02094"></a><a class="code" href="group___peripheral___memory___map.html#gacd055a5cb7d91b550f4d1fa3a08680cf">02094</a> <span class="preprocessor">#define HT_MIDI_BASE             (HT_APBPERIPH_BASE + 0x60000)    </span><span class="comment">/* 0x40060000                             */</span>
<a name="l02095"></a><a class="code" href="group___peripheral___memory___map.html#ga2837df4c7a635ed2693a843b6a0f1454">02095</a> <span class="preprocessor">#define HT_WDT_BASE              (HT_APBPERIPH_BASE + 0x68000)    </span><span class="comment">/* 0x40068000                             */</span>
<a name="l02096"></a><a class="code" href="group___peripheral___memory___map.html#ga057264635410d433d4dd4f7342f46760">02096</a> <span class="preprocessor">#define HT_RTC_BASE              (HT_APBPERIPH_BASE + 0x6A000)    </span><span class="comment">/* 0x4006A000                             */</span>
<a name="l02097"></a><a class="code" href="group___peripheral___memory___map.html#gace17214baab652f08c6ed68d0d313aa4">02097</a> <span class="preprocessor">#define HT_PWRCU_BASE            (HT_APBPERIPH_BASE + 0x6A100)    </span><span class="comment">/* 0x4006A100                             */</span>
<a name="l02098"></a><a class="code" href="group___peripheral___memory___map.html#gaa9a227c29552149c4f7d481e9095522b">02098</a> <span class="preprocessor">#define HT_GPTM0_BASE            (HT_APBPERIPH_BASE + 0x6E000)    </span><span class="comment">/* 0x4006E000                             */</span>
<a name="l02099"></a><a class="code" href="group___peripheral___memory___map.html#gad70f6ff2a105352dbbd29508fb5707a4">02099</a> <span class="preprocessor">#define HT_GPTM1_BASE            (HT_APBPERIPH_BASE + 0x6F000)    </span><span class="comment">/* 0x4006F000                             */</span>
<a name="l02100"></a><a class="code" href="group___peripheral___memory___map.html#gaab3ba1af78b82dfc562ff77e344ee6f0">02100</a> <span class="preprocessor">#define HT_PWM1_BASE             (HT_APBPERIPH_BASE + 0x71000)    </span><span class="comment">/* 0x40071000                             */</span>
<a name="l02101"></a><a class="code" href="group___peripheral___memory___map.html#gade21ee07c8f429576b3868245bea181c">02101</a> <span class="preprocessor">#define HT_SCTM1_BASE            (HT_APBPERIPH_BASE + 0x74000)    </span><span class="comment">/* 0x40074000                             */</span>
<a name="l02102"></a><a class="code" href="group___peripheral___memory___map.html#gad319ac51183667e62ee4af1b784de389">02102</a> <span class="preprocessor">#define HT_SCTM3_BASE            (HT_APBPERIPH_BASE + 0x75000)    </span><span class="comment">/* 0x40075000                             */</span>
<a name="l02103"></a><a class="code" href="group___peripheral___memory___map.html#gaac62ce68cebea1ebc5594d19350e834b">02103</a> <span class="preprocessor">#define HT_BFTM0_BASE            (HT_APBPERIPH_BASE + 0x76000)    </span><span class="comment">/* 0x40076000                             */</span>
<a name="l02104"></a><a class="code" href="group___peripheral___memory___map.html#ga6a434fd11c8bbff47ffc229d45a669c1">02104</a> <span class="preprocessor">#define HT_BFTM1_BASE            (HT_APBPERIPH_BASE + 0x77000)    </span><span class="comment">/* 0x40077000                             */</span>
<a name="l02105"></a>02105 
<a name="l02106"></a>02106 <span class="comment">/* AHB                                                                                                      */</span>
<a name="l02107"></a><a class="code" href="group___peripheral___memory___map.html#gae8db5b6d81db63edf2d8f14ca79cbbe2">02107</a> <span class="preprocessor">#define HT_FLASH_BASE            (HT_AHBPERIPH_BASE + 0x0000)     </span><span class="comment">/* 0x40080000                             */</span>
<a name="l02108"></a><a class="code" href="group___peripheral___memory___map.html#gaae6a0642083057037a029f567f16ab2b">02108</a> <span class="preprocessor">#define HT_CKCU_BASE             (HT_AHBPERIPH_BASE + 0x8000)     </span><span class="comment">/* 0x40088000                             */</span>
<a name="l02109"></a><a class="code" href="group___peripheral___memory___map.html#gabefd7622f14c11a92a37e93129e260a4">02109</a> <span class="preprocessor">#define HT_RSTCU_BASE            (HT_AHBPERIPH_BASE + 0x8100)     </span><span class="comment">/* 0x40088100                             */</span>
<a name="l02110"></a><a class="code" href="group___peripheral___memory___map.html#ga8a01d41cb6bfb05934889abe32afe9c2">02110</a> <span class="preprocessor">#define HT_CRC_BASE              (HT_AHBPERIPH_BASE + 0xA000)     </span><span class="comment">/* 0x4008A000                             */</span>
<a name="l02111"></a><a class="code" href="group___peripheral___memory___map.html#ga2321375c1ece704368161c2d10b94d80">02111</a> <span class="preprocessor">#define HT_PDMA_BASE             (HT_AHBPERIPH_BASE + 0x10000)    </span><span class="comment">/* 0x40090000                             */</span>
<a name="l02112"></a><a class="code" href="group___peripheral___memory___map.html#ga0eb4ea939d5f93f1670d03c0020df4e3">02112</a> <span class="preprocessor">#define HT_EBI_BASE              (HT_AHBPERIPH_BASE + 0x18000)    </span><span class="comment">/* 0x40098000                             */</span>
<a name="l02113"></a><a class="code" href="group___peripheral___memory___map.html#gada3d0c34f6119ed4bfef61b7bb74be32">02113</a> <span class="preprocessor">#define HT_USB_BASE              (HT_AHBPERIPH_BASE + 0x28000)    </span><span class="comment">/* 0x400A8000                             */</span>
<a name="l02114"></a><a class="code" href="group___peripheral___memory___map.html#ga45c6d11263c6c54815f24640c35c2a74">02114</a> <span class="preprocessor">#define HT_USB_EP0_BASE          (HT_USB_BASE       + 0x0014)     </span><span class="comment">/* 0x400A8014                             */</span>
<a name="l02115"></a><a class="code" href="group___peripheral___memory___map.html#ga0b0d3c271cce7b4d3890e5993ccc25b3">02115</a> <span class="preprocessor">#define HT_USB_EP1_BASE          (HT_USB_BASE       + 0x0028)     </span><span class="comment">/* 0x400A8028                             */</span>
<a name="l02116"></a><a class="code" href="group___peripheral___memory___map.html#ga8b85716eff6fea879d95dca6f96f3b7f">02116</a> <span class="preprocessor">#define HT_USB_EP2_BASE          (HT_USB_BASE       + 0x003C)     </span><span class="comment">/* 0x400A803C                             */</span>
<a name="l02117"></a><a class="code" href="group___peripheral___memory___map.html#ga01d4fa245b2382cc75643efd3e96bb48">02117</a> <span class="preprocessor">#define HT_USB_EP3_BASE          (HT_USB_BASE       + 0x0050)     </span><span class="comment">/* 0x400A8050                             */</span>
<a name="l02118"></a><a class="code" href="group___peripheral___memory___map.html#gaf42948cf08f97eb55df6e80d9b2cbde2">02118</a> <span class="preprocessor">#define HT_USB_EP4_BASE          (HT_USB_BASE       + 0x0064)     </span><span class="comment">/* 0x400A8064                             */</span>
<a name="l02119"></a><a class="code" href="group___peripheral___memory___map.html#ga4f94612831b89afd5cccbdfb976d5d31">02119</a> <span class="preprocessor">#define HT_USB_EP5_BASE          (HT_USB_BASE       + 0x0078)     </span><span class="comment">/* 0x400A8078                             */</span>
<a name="l02120"></a><a class="code" href="group___peripheral___memory___map.html#ga7a41f350c74e38750134f4230586e4f1">02120</a> <span class="preprocessor">#define HT_USB_EP6_BASE          (HT_USB_BASE       + 0x008C)     </span><span class="comment">/* 0x400A808C                             */</span>
<a name="l02121"></a><a class="code" href="group___peripheral___memory___map.html#ga733e69bab982587cda8b9cf432654124">02121</a> <span class="preprocessor">#define HT_USB_EP7_BASE          (HT_USB_BASE       + 0x00A0)     </span><span class="comment">/* 0x400A80A0                             */</span>
<a name="l02122"></a><a class="code" href="group___peripheral___memory___map.html#ga4b9be475017894d97c36b3af21006352">02122</a> <span class="preprocessor">#define HT_USB_EP8_BASE          (HT_USB_BASE       + 0x00B4)     </span><span class="comment">/* 0x400A80B4                             */</span>
<a name="l02123"></a><a class="code" href="group___peripheral___memory___map.html#ga6e3370ac5f3485de31d0f18fcd68bcaa">02123</a> <span class="preprocessor">#define HT_USB_EP9_BASE          (HT_USB_BASE       + 0x00C8)     </span><span class="comment">/* 0x400A80C8                             */</span>
<a name="l02124"></a><a class="code" href="group___peripheral___memory___map.html#ga34853e345b856a522f7a80468114e01c">02124</a> <span class="preprocessor">#define HT_USB_SRAM_BASE         (HT_AHBPERIPH_BASE + 0x2A000)    </span><span class="comment">/* 0x400AA000                             */</span>
<a name="l02125"></a><a class="code" href="group___peripheral___memory___map.html#gab0043a16729240cc2dff1ffc98adeca3">02125</a> <span class="preprocessor">#define HT_GPIOA_BASE            (HT_AHBPERIPH_BASE + 0x30000)    </span><span class="comment">/* 0x400B0000                             */</span>
<a name="l02126"></a><a class="code" href="group___peripheral___memory___map.html#ga334110082a46b041ec92c9f89c7f8f9c">02126</a> <span class="preprocessor">#define HT_GPIOB_BASE            (HT_AHBPERIPH_BASE + 0x32000)    </span><span class="comment">/* 0x400B2000                             */</span>
<a name="l02127"></a><a class="code" href="group___peripheral___memory___map.html#gaef3131ca267199e34fc80f7fab9b0462">02127</a> <span class="preprocessor">#define HT_GPIOC_BASE            (HT_AHBPERIPH_BASE + 0x34000)    </span><span class="comment">/* 0x400B4000                             */</span>
<a name="l02128"></a><a class="code" href="group___peripheral___memory___map.html#ga61590a685f7ddb9f074bd6b3314611ba">02128</a> <span class="preprocessor">#define HT_GPIOD_BASE            (HT_AHBPERIPH_BASE + 0x36000)    </span><span class="comment">/* 0x400B6000                             */</span>
<a name="l02129"></a><a class="code" href="group___peripheral___memory___map.html#ga22211ab386e1ff2143b261050dc143b1">02129</a> <span class="preprocessor">#define HT_GPIOE_BASE            (HT_AHBPERIPH_BASE + 0x38000)    </span><span class="comment">/* 0x400B8000                             */</span>
<a name="l02130"></a><a class="code" href="group___peripheral___memory___map.html#ga53718da5592a7e46ac42c815f0120012">02130</a> <span class="preprocessor">#define HT_GPIOF_BASE            (HT_AHBPERIPH_BASE + 0x3A000)    </span><span class="comment">/* 0x400BA000                             */</span>
<a name="l02131"></a><a class="code" href="group___peripheral___memory___map.html#gac67beac25680f859c3eb4a893b717702">02131</a> <span class="preprocessor">#define HT_AES_BASE              (HT_AHBPERIPH_BASE + 0x48000)    </span><span class="comment">/* 0x400C8000                             */</span>
<a name="l02132"></a><a class="code" href="group___peripheral___memory___map.html#gad87f16b08d93bfbbff3abad09ab7d732">02132</a> <span class="preprocessor">#define HT_DIV_BASE              (HT_AHBPERIPH_BASE + 0x4A000)    </span><span class="comment">/* 0x400CA000                             */</span>
<a name="l02133"></a><a class="code" href="group___peripheral___memory___map.html#gaf8bd096f8cd37fef752e90a380644e7e">02133</a> <span class="preprocessor">#define HT_RF_BASE               (HT_AHBPERIPH_BASE + 0x50000)    </span><span class="comment">/* 0x400D0000                             */</span>
<a name="l02134"></a><a class="code" href="group___peripheral___memory___map.html#gac86a066fb33729390a024be4c40c5fa8">02134</a> <span class="preprocessor">#define HT_CORDIC_BASE           (HT_AHBPERIPH_BASE + 0x5C000)    </span><span class="comment">/* 0x400DC000                             */</span>
<a name="l02135"></a><a class="code" href="group___peripheral___memory___map.html#gae7655ec07a9a666eca2e5cbfe8865f7a">02135</a> <span class="preprocessor">#define HT_PID_BASE              (HT_AHBPERIPH_BASE + 0x5E000)    </span><span class="comment">/* 0x400DE000                             */</span>
<a name="l02136"></a><a class="code" href="group___peripheral___memory___map.html#ga606110193a377687107037698987fd28">02136</a> <span class="preprocessor">#define HT_QSPI_BASE             (HT_AHBPERIPH_BASE + 0x60000)    </span><span class="comment">/* 0x400E0000                             */</span>
<a name="l02137"></a>02137 <span class="comment"></span>
<a name="l02138"></a>02138 <span class="comment">/**</span>
<a name="l02139"></a>02139 <span class="comment">  * @}</span>
<a name="l02140"></a>02140 <span class="comment">  */</span>
<a name="l02141"></a>02141 
<a name="l02142"></a>02142 <span class="comment">/* Peripheral declaration                                                                                   */</span>
<a name="l02143"></a><a class="code" href="group___c_m_s_i_s.html#ga61fdc950c40b79d6afba3090d26c3f9a">02143</a> <span class="preprocessor">#define HT_FLASH                 ((HT_FLASH_TypeDef *) HT_FLASH_BASE)</span>
<a name="l02144"></a><a class="code" href="group___c_m_s_i_s.html#ga320d00ca9ac4b58894fa6b17fa13b793">02144</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_CKCU                  ((HT_CKCU_TypeDef *) HT_CKCU_BASE)</span>
<a name="l02145"></a><a class="code" href="group___c_m_s_i_s.html#gacfd38f85fd2ff178b7c5d400c9849315">02145</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_PWRCU                 ((HT_PWRCU_TypeDef *) HT_PWRCU_BASE)</span>
<a name="l02146"></a><a class="code" href="group___c_m_s_i_s.html#ga49ec60dc399ff0a11718d545acc9254c">02146</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_RSTCU                 ((HT_RSTCU_TypeDef *) HT_RSTCU_BASE)</span>
<a name="l02147"></a><a class="code" href="group___c_m_s_i_s.html#ga8b6d072a220a0002d47c9e2c1c026c66">02147</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_AFIO                  ((HT_AFIO_TypeDef *) HT_AFIO_BASE)</span>
<a name="l02148"></a><a class="code" href="group___c_m_s_i_s.html#ga2557b764df7b74d110ae5b1d6ac84304">02148</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_EXTI                  ((HT_EXTI_TypeDef *) HT_EXTI_BASE)</span>
<a name="l02149"></a><a class="code" href="group___c_m_s_i_s.html#ga2710af9307ef1d94229f02481679043c">02149</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOA                 ((HT_GPIO_TypeDef *) HT_GPIOA_BASE)</span>
<a name="l02150"></a><a class="code" href="group___c_m_s_i_s.html#ga2be3dcedc6e5d1e6dbf7eb9a44104a33">02150</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOB                 ((HT_GPIO_TypeDef *) HT_GPIOB_BASE)</span>
<a name="l02151"></a><a class="code" href="group___c_m_s_i_s.html#ga134122721a912edff2dd2b9a27fd3dcb">02151</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM0                 ((HT_BFTM_TypeDef *) HT_BFTM0_BASE)</span>
<a name="l02152"></a><a class="code" href="group___c_m_s_i_s.html#ga5a2eb79b4d532fa98f01e8bc2b51c06b">02152</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_WDT                   ((HT_WDT_TypeDef *) HT_WDT_BASE)</span>
<a name="l02153"></a><a class="code" href="group___c_m_s_i_s.html#gac9062c356d29437a6370016bd8ccfb9b">02153</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_UART0                 ((HT_USART_TypeDef *) HT_UART0_BASE)</span>
<a name="l02154"></a><a class="code" href="group___c_m_s_i_s.html#ga3f9b6e51983edaf1bffb0245f9b4ba42">02154</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI0                  ((HT_SPI_TypeDef *) HT_SPI0_BASE)</span>
<a name="l02155"></a><a class="code" href="group___c_m_s_i_s.html#ga37ca6d70e397a1080827ea1632498a72">02155</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C0                  ((HT_I2C_TypeDef *) HT_I2C0_BASE)</span>
<a name="l02156"></a>02156 <span class="preprocessor"></span>
<a name="l02157"></a>02157 <span class="preprocessor">#if !defined(USE_HT32F50020_30) &amp;&amp; !defined(USE_HT32F52234_44)</span>
<a name="l02158"></a><a class="code" href="group___c_m_s_i_s.html#ga54db7f6302a5d7c8a792e2081468e981">02158</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_GPTM0                 ((HT_TM_TypeDef *) HT_GPTM0_BASE)</span>
<a name="l02159"></a>02159 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02160"></a>02160 <span class="preprocessor"></span>
<a name="l02161"></a>02161 <span class="preprocessor">#if !defined(USE_HT32F0008) &amp;&amp; !defined(USE_HT32F61141)</span>
<a name="l02162"></a><a class="code" href="group___c_m_s_i_s.html#ga36fa6499b09a4946a998b4e08463a57d">02162</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_ADC0                  ((HT_ADC_TypeDef *) HT_ADC0_BASE)</span>
<a name="l02163"></a>02163 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02164"></a>02164 <span class="preprocessor"></span>
<a name="l02165"></a>02165 <span class="preprocessor">#if !defined(USE_HT32F0008) &amp;&amp; !defined(USE_HT32F50220_30) &amp;&amp; !defined(USE_HT32F50231_41) &amp;&amp; !defined(USE_HT32F57331_41) &amp;&amp; !defined(USE_HT32F53231_41) &amp;&amp; !defined(USE_HT32F53242_52) &amp;&amp; !defined(USE_HT32F50431_41) &amp;&amp; !defined(USE_HT32F50442_52)</span>
<a name="l02166"></a><a class="code" href="group___c_m_s_i_s.html#ga5bdb5ee854ad6f610f6318574f8b1094">02166</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_SCTM0                 ((HT_TM_TypeDef *) HT_SCTM0_BASE)</span>
<a name="l02167"></a><a class="code" href="group___c_m_s_i_s.html#gab90483649329c86cf8e1e0700f0dda3f">02167</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_SCTM1                 ((HT_TM_TypeDef *) HT_SCTM1_BASE)</span>
<a name="l02168"></a>02168 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02169"></a>02169 <span class="preprocessor"></span>
<a name="l02170"></a>02170 <span class="preprocessor">#if defined(USE_HT32F52231_41) || defined(USE_HT32F52331_41) || defined(USE_HT32F52243_53) || defined(USE_HT32F0006) || defined(USE_HT32F65230_40) || defined(USE_HT32F65232) || defined(USE_HT32F54243_53) || defined(USE_HT32F50020_30) || defined(USE_HT32F67041_51) || defined(USE_HT32F66242) || defined(USE_HT32F66246)</span>
<a name="l02171"></a>02171 <span class="preprocessor"></span><span class="preprocessor">#define HT_SCTM2                 ((HT_TM_TypeDef *) HT_SCTM2_BASE)</span>
<a name="l02172"></a>02172 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02173"></a>02173 <span class="preprocessor"></span>
<a name="l02174"></a>02174 <span class="preprocessor">#if defined(USE_HT32F52231_41) || defined(USE_HT32F52331_41) || defined(USE_HT32F52243_53) || defined(USE_HT32F0006) || defined(USE_HT32F65230_40) || defined(USE_HT32F65232) || defined(USE_HT32F54243_53) || defined(USE_HT32F67041_51) || defined(USE_HT32F66242) || defined(USE_HT32F66246)</span>
<a name="l02175"></a>02175 <span class="preprocessor"></span><span class="preprocessor">#define HT_SCTM3                 ((HT_TM_TypeDef *) HT_SCTM3_BASE)</span>
<a name="l02176"></a>02176 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02177"></a>02177 <span class="preprocessor"></span>
<a name="l02178"></a>02178 <span class="preprocessor">#if !defined(USE_HT32F50220_30) &amp;&amp; !defined(USE_HT32F52344_54) &amp;&amp; !defined(USE_HT32F50343) &amp;&amp; !defined(USE_HT32F61141) &amp;&amp; !defined(USE_HT32F61244_45) &amp;&amp; !defined(USE_HT32F50020_30) &amp;&amp; !defined(USE_HT32F67041_51)</span>
<a name="l02179"></a><a class="code" href="group___c_m_s_i_s.html#gac3eef78a43f8adae41416623b1c705df">02179</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_USART0                ((HT_USART_TypeDef *) HT_USART0_BASE)</span>
<a name="l02180"></a>02180 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02181"></a>02181 <span class="preprocessor"></span>
<a name="l02182"></a>02182 <span class="preprocessor">#if defined(USE_HT32F52331_41) || defined(USE_HT32F52342_52) || defined(USE_HT32F5826) || defined(USE_HT32F52357_67) || defined(USE_HT32F57342_52) || defined(USE_HT32F57331_41) || defined(USE_HT32F61141)</span>
<a name="l02183"></a><a class="code" href="group___c_m_s_i_s.html#gafc9d6ef79755ad8c69bc18f9f35fb706">02183</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_SCI0                  ((HT_SCI_TypeDef *) HT_SCI0_BASE)</span>
<a name="l02184"></a>02184 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02185"></a>02185 <span class="preprocessor"></span>
<a name="l02186"></a>02186 <span class="preprocessor">#if defined(USE_HT32F52331_41) || defined(USE_HT32F52342_52) || defined(USE_HT32F5826) || defined(USE_HT32F0008) || defined(USE_HT32F52344_54) || defined(USE_HT32F0006) || defined(USE_HT32F52357_67) || defined(USE_HT32F57342_52) || defined(USE_HT32F57331_41) || defined(USE_HT32F50343) || defined(USE_HT32F61141)</span>
<a name="l02187"></a><a class="code" href="group___c_m_s_i_s.html#ga8987865d5d71cf8aa856223c42a801b3">02187</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_USB                   ((HT_USB_TypeDef *) HT_USB_BASE)</span>
<a name="l02188"></a><a class="code" href="group___c_m_s_i_s.html#ga5d6a5529e1ec347e49a2f7ae61cfac61">02188</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_USBEP0                ((HT_USBEP_TypeDef *) HT_USB_EP0_BASE)</span>
<a name="l02189"></a><a class="code" href="group___c_m_s_i_s.html#gafcca6dd77dc6be31b6333333c2b06504">02189</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_USBEP1                ((HT_USBEP_TypeDef *) HT_USB_EP1_BASE)</span>
<a name="l02190"></a><a class="code" href="group___c_m_s_i_s.html#ga77283d8699ede2aeaceef5cf931d0257">02190</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_USBEP2                ((HT_USBEP_TypeDef *) HT_USB_EP2_BASE)</span>
<a name="l02191"></a><a class="code" href="group___c_m_s_i_s.html#ga721ef8c1667e92e53dadc17c4f0eb9c0">02191</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_USBEP3                ((HT_USBEP_TypeDef *) HT_USB_EP3_BASE)</span>
<a name="l02192"></a><a class="code" href="group___c_m_s_i_s.html#ga726c8986c5ff5f859a6270140f808413">02192</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_USBEP4                ((HT_USBEP_TypeDef *) HT_USB_EP4_BASE)</span>
<a name="l02193"></a><a class="code" href="group___c_m_s_i_s.html#ga42fda94ac94f4aca3b8bbd7f39b84e85">02193</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_USBEP5                ((HT_USBEP_TypeDef *) HT_USB_EP5_BASE)</span>
<a name="l02194"></a><a class="code" href="group___c_m_s_i_s.html#ga637a911f35faca9c52234fc3a4a517e2">02194</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_USBEP6                ((HT_USBEP_TypeDef *) HT_USB_EP6_BASE)</span>
<a name="l02195"></a><a class="code" href="group___c_m_s_i_s.html#gafa7d4b3719c2a5fce08b9f1ec68d6725">02195</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_USBEP7                ((HT_USBEP_TypeDef *) HT_USB_EP7_BASE)</span>
<a name="l02196"></a>02196 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02197"></a>02197 <span class="preprocessor"></span>
<a name="l02198"></a>02198 <span class="preprocessor">#if defined(USE_HT32F52231_41) || defined(USE_HT32F52331_41)</span>
<a name="l02199"></a>02199 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02200"></a>02200 <span class="preprocessor"></span><span class="preprocessor">#define HT_MCTM0                 ((HT_TM_TypeDef *) HT_MCTM0_BASE)</span>
<a name="l02201"></a>02201 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02202"></a>02202 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02203"></a>02203 <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02204"></a>02204 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C1                  ((HT_I2C_TypeDef *) HT_I2C1_BASE)</span>
<a name="l02205"></a>02205 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02206"></a>02206 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02207"></a>02207 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02208"></a>02208 <span class="preprocessor"></span>
<a name="l02209"></a>02209 <span class="preprocessor">#if defined(USE_HT32F52342_52) || defined(USE_HT32F5826)</span>
<a name="l02210"></a><a class="code" href="group___c_m_s_i_s.html#ga124223282057683d178a298063ce73d7">02210</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02211"></a><a class="code" href="group___c_m_s_i_s.html#ga6b52a9fe4e9389e67a88be8b72714fb3">02211</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP0                  ((HT_CMP_TypeDef *) HT_CMP0_BASE)</span>
<a name="l02212"></a><a class="code" href="group___c_m_s_i_s.html#gae316e1b264c46d14c0f69bc40afdf8fb">02212</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP1                  ((HT_CMP_TypeDef *) HT_CMP1_BASE)</span>
<a name="l02213"></a><a class="code" href="group___c_m_s_i_s.html#ga844887a5a7c4bf0b726cf5871d616737">02213</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02214"></a><a class="code" href="group___c_m_s_i_s.html#gac2e1b7d4d861c12136c50b66300e750d">02214</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_GPTM1                 ((HT_TM_TypeDef *) HT_GPTM1_BASE)</span>
<a name="l02215"></a><a class="code" href="group___c_m_s_i_s.html#ga4b35359b74b3495a9a89bdcbd7b58d9b">02215</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_MCTM0                 ((HT_TM_TypeDef *) HT_MCTM0_BASE)</span>
<a name="l02216"></a><a class="code" href="group___c_m_s_i_s.html#ga5dc9d6d405ebc3f4171e23ddbdd4d579">02216</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02217"></a><a class="code" href="group___c_m_s_i_s.html#ga3ff7cabe14ee59d90214c63312732904">02217</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_SCI1                  ((HT_SCI_TypeDef *) HT_SCI1_BASE)</span>
<a name="l02218"></a><a class="code" href="group___c_m_s_i_s.html#ga85b973e87e7f954102c2e4da41d40768">02218</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_EBI                   ((HT_EBI_TypeDef *) HT_EBI_BASE)</span>
<a name="l02219"></a><a class="code" href="group___c_m_s_i_s.html#gaaab93314a5b5843279e79198dd9e3421">02219</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_I2S                   ((HT_I2S_TypeDef *) HT_I2S_BASE)</span>
<a name="l02220"></a><a class="code" href="group___c_m_s_i_s.html#ga5823954e32b779955e277f3ac5398638">02220</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_USART1                ((HT_USART_TypeDef *) HT_USART1_BASE)</span>
<a name="l02221"></a><a class="code" href="group___c_m_s_i_s.html#ga91d49de6485c70cd6cd3a858c219931a">02221</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02222"></a><a class="code" href="group___c_m_s_i_s.html#gae5a0797d28c0e3fb6b6bc6a9a7017f17">02222</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02223"></a><a class="code" href="group___c_m_s_i_s.html#gabeffbd5e5f0762189d0af3d66d936e8b">02223</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C1                  ((HT_I2C_TypeDef *) HT_I2C1_BASE)</span>
<a name="l02224"></a><a class="code" href="group___c_m_s_i_s.html#ga8344447a3c68bb0abfc1e2a06f940831">02224</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02225"></a><a class="code" href="group___c_m_s_i_s.html#gad238d06b82217eda64981191f0557f10">02225</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02226"></a><a class="code" href="group___c_m_s_i_s.html#gaae4137505d1f90aa06794f50146c5d2e">02226</a> <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOD                 ((HT_GPIO_TypeDef *) HT_GPIOD_BASE)</span>
<a name="l02227"></a>02227 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02228"></a>02228 <span class="preprocessor"></span>
<a name="l02229"></a>02229 <span class="preprocessor">#if defined(USE_HT32F52243_53)</span>
<a name="l02230"></a>02230 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02231"></a>02231 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02232"></a>02232 <span class="preprocessor"></span><span class="preprocessor">#define HT_MCTM0                 ((HT_TM_TypeDef *) HT_MCTM0_BASE)</span>
<a name="l02233"></a>02233 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02234"></a>02234 <span class="preprocessor"></span><span class="preprocessor">#define HT_USART1                ((HT_USART_TypeDef *) HT_USART1_BASE)</span>
<a name="l02235"></a>02235 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02236"></a>02236 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART2                 ((HT_USART_TypeDef *) HT_UART2_BASE)</span>
<a name="l02237"></a>02237 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART3                 ((HT_USART_TypeDef *) HT_UART3_BASE)</span>
<a name="l02238"></a>02238 <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02239"></a>02239 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C1                  ((HT_I2C_TypeDef *) HT_I2C1_BASE)</span>
<a name="l02240"></a>02240 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C2                  ((HT_I2C_TypeDef *) HT_I2C2_BASE)</span>
<a name="l02241"></a>02241 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02242"></a>02242 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02243"></a>02243 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02244"></a>02244 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOD                 ((HT_GPIO_TypeDef *) HT_GPIOD_BASE)</span>
<a name="l02245"></a>02245 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02246"></a>02246 <span class="preprocessor"></span>
<a name="l02247"></a>02247 <span class="preprocessor">#if defined(USE_HT32F0008)</span>
<a name="l02248"></a>02248 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02249"></a>02249 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02250"></a>02250 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM0                  ((HT_TM_TypeDef *) HT_PWM0_BASE)</span>
<a name="l02251"></a>02251 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM1                  ((HT_TM_TypeDef *) HT_PWM1_BASE)</span>
<a name="l02252"></a>02252 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02253"></a>02253 <span class="preprocessor"></span><span class="preprocessor">#define HT_AES                   ((HT_AES_TypeDef *) HT_AES_BASE)</span>
<a name="l02254"></a>02254 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02255"></a>02255 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02256"></a>02256 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02257"></a>02257 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOF                 ((HT_GPIO_TypeDef *) HT_GPIOF_BASE)</span>
<a name="l02258"></a>02258 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02259"></a>02259 <span class="preprocessor"></span>
<a name="l02260"></a>02260 <span class="preprocessor">#if defined(USE_HT32F50220_30)</span>
<a name="l02261"></a>02261 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM0                  ((HT_TM_TypeDef *) HT_PWM0_BASE)</span>
<a name="l02262"></a>02262 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM1                  ((HT_TM_TypeDef *) HT_PWM1_BASE)</span>
<a name="l02263"></a>02263 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02264"></a>02264 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02265"></a>02265 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02266"></a>02266 <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02267"></a>02267 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02268"></a>02268 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02269"></a>02269 <span class="preprocessor"></span>
<a name="l02270"></a>02270 <span class="preprocessor">#if defined(USE_HT32F50231_41)</span>
<a name="l02271"></a>02271 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02272"></a>02272 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM0                  ((HT_TM_TypeDef *) HT_PWM0_BASE)</span>
<a name="l02273"></a>02273 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM1                  ((HT_TM_TypeDef *) HT_PWM1_BASE)</span>
<a name="l02274"></a>02274 <span class="preprocessor"></span><span class="preprocessor">#define HT_MCTM0                 ((HT_TM_TypeDef *) HT_MCTM0_BASE)</span>
<a name="l02275"></a>02275 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02276"></a>02276 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02277"></a>02277 <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02278"></a>02278 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C1                  ((HT_I2C_TypeDef *) HT_I2C1_BASE)</span>
<a name="l02279"></a>02279 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02280"></a>02280 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02281"></a>02281 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02282"></a>02282 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02283"></a>02283 <span class="preprocessor"></span>
<a name="l02284"></a>02284 <span class="preprocessor">#if defined(USE_HT32F52344_54)</span>
<a name="l02285"></a>02285 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02286"></a>02286 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP0                  ((HT_CMP_TypeDef *) HT_CMP0_BASE)</span>
<a name="l02287"></a>02287 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP1                  ((HT_CMP_TypeDef *) HT_CMP1_BASE)</span>
<a name="l02288"></a>02288 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02289"></a>02289 <span class="preprocessor"></span><span class="preprocessor">#define HT_MCTM0                 ((HT_TM_TypeDef *) HT_MCTM0_BASE)</span>
<a name="l02290"></a>02290 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02291"></a>02291 <span class="preprocessor"></span><span class="preprocessor">#define HT_EBI                   ((HT_EBI_TypeDef *) HT_EBI_BASE)</span>
<a name="l02292"></a>02292 <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02293"></a>02293 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02294"></a>02294 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02295"></a>02295 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02296"></a>02296 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02297"></a>02297 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOD                 ((HT_GPIO_TypeDef *) HT_GPIOD_BASE)</span>
<a name="l02298"></a>02298 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02299"></a>02299 <span class="preprocessor"></span>
<a name="l02300"></a>02300 <span class="preprocessor">#if defined(USE_HT32F0006)</span>
<a name="l02301"></a>02301 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02302"></a>02302 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02303"></a>02303 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02304"></a>02304 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02305"></a>02305 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02306"></a>02306 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02307"></a>02307 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOD                 ((HT_GPIO_TypeDef *) HT_GPIOD_BASE)</span>
<a name="l02308"></a>02308 <span class="preprocessor"></span><span class="preprocessor">#define HT_QSPI                  ((HT_SPI_TypeDef *) HT_QSPI_BASE)</span>
<a name="l02309"></a>02309 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2S                   ((HT_I2S_TypeDef *) HT_I2S_BASE)</span>
<a name="l02310"></a>02310 <span class="preprocessor"></span><span class="preprocessor">#define HT_DACDUAL16             ((HT_DAC_DUAL16_TypeDef *) HT_DACDUAL16_BASE)</span>
<a name="l02311"></a>02311 <span class="preprocessor"></span><span class="preprocessor">#define HT_MIDI                  ((HT_MIDI_TypeDef *) HT_MIDI_BASE)</span>
<a name="l02312"></a>02312 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02313"></a>02313 <span class="preprocessor"></span>
<a name="l02314"></a>02314 <span class="preprocessor">#if defined(USE_HT32F52357_67)</span>
<a name="l02315"></a>02315 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02316"></a>02316 <span class="preprocessor"></span><span class="preprocessor">#define HT_DAC0                  ((HT_DAC_TypeDef *) HT_DAC0_BASE)</span>
<a name="l02317"></a>02317 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP0                  ((HT_CMP_TypeDef *) HT_CMP0_BASE)</span>
<a name="l02318"></a>02318 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP1                  ((HT_CMP_TypeDef *) HT_CMP1_BASE)</span>
<a name="l02319"></a>02319 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02320"></a>02320 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM0                  ((HT_TM_TypeDef *) HT_PWM0_BASE)</span>
<a name="l02321"></a>02321 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM1                  ((HT_TM_TypeDef *) HT_PWM1_BASE)</span>
<a name="l02322"></a>02322 <span class="preprocessor"></span><span class="preprocessor">#define HT_MCTM0                 ((HT_TM_TypeDef *) HT_MCTM0_BASE)</span>
<a name="l02323"></a>02323 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02324"></a>02324 <span class="preprocessor"></span><span class="preprocessor">#define HT_SCI1                  ((HT_SCI_TypeDef *) HT_SCI1_BASE)</span>
<a name="l02325"></a>02325 <span class="preprocessor"></span><span class="preprocessor">#define HT_EBI                   ((HT_EBI_TypeDef *) HT_EBI_BASE)</span>
<a name="l02326"></a>02326 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2S                   ((HT_I2S_TypeDef *) HT_I2S_BASE)</span>
<a name="l02327"></a>02327 <span class="preprocessor"></span><span class="preprocessor">#define HT_USART1                ((HT_USART_TypeDef *) HT_USART1_BASE)</span>
<a name="l02328"></a>02328 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02329"></a>02329 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART2                 ((HT_USART_TypeDef *) HT_UART2_BASE)</span>
<a name="l02330"></a>02330 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART3                 ((HT_USART_TypeDef *) HT_UART3_BASE)</span>
<a name="l02331"></a>02331 <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02332"></a>02332 <span class="preprocessor"></span><span class="preprocessor">#define HT_QSPI                  ((HT_SPI_TypeDef *) HT_QSPI_BASE)</span>
<a name="l02333"></a>02333 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C1                  ((HT_I2C_TypeDef *) HT_I2C1_BASE)</span>
<a name="l02334"></a>02334 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02335"></a>02335 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02336"></a>02336 <span class="preprocessor"></span><span class="preprocessor">#define HT_AES                   ((HT_AES_TypeDef *) HT_AES_BASE)</span>
<a name="l02337"></a>02337 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02338"></a>02338 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOD                 ((HT_GPIO_TypeDef *) HT_GPIOD_BASE)</span>
<a name="l02339"></a>02339 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOE                 ((HT_GPIO_TypeDef *) HT_GPIOE_BASE)</span>
<a name="l02340"></a>02340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02341"></a>02341 <span class="preprocessor"></span>
<a name="l02342"></a>02342 <span class="preprocessor">#if defined(USE_HT32F57342_52)</span>
<a name="l02343"></a>02343 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02344"></a>02344 <span class="preprocessor"></span><span class="preprocessor">#define HT_DAC0                  ((HT_DAC_TypeDef *) HT_DAC0_BASE)</span>
<a name="l02345"></a>02345 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP0                  ((HT_CMP_TypeDef *) HT_CMP0_BASE)</span>
<a name="l02346"></a>02346 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP1                  ((HT_CMP_TypeDef *) HT_CMP1_BASE)</span>
<a name="l02347"></a>02347 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02348"></a>02348 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM0                  ((HT_TM_TypeDef *) HT_PWM0_BASE)</span>
<a name="l02349"></a>02349 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM1                  ((HT_TM_TypeDef *) HT_PWM1_BASE)</span>
<a name="l02350"></a>02350 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02351"></a>02351 <span class="preprocessor"></span><span class="preprocessor">#define HT_SCI1                  ((HT_SCI_TypeDef *) HT_SCI1_BASE)</span>
<a name="l02352"></a>02352 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2S                   ((HT_I2S_TypeDef *) HT_I2S_BASE)</span>
<a name="l02353"></a>02353 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02354"></a>02354 <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02355"></a>02355 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C1                  ((HT_I2C_TypeDef *) HT_I2C1_BASE)</span>
<a name="l02356"></a>02356 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02357"></a>02357 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02358"></a>02358 <span class="preprocessor"></span><span class="preprocessor">#define HT_AES                   ((HT_AES_TypeDef *) HT_AES_BASE)</span>
<a name="l02359"></a>02359 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02360"></a>02360 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOD                 ((HT_GPIO_TypeDef *) HT_GPIOD_BASE)</span>
<a name="l02361"></a>02361 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOE                 ((HT_GPIO_TypeDef *) HT_GPIOE_BASE)</span>
<a name="l02362"></a>02362 <span class="preprocessor"></span><span class="preprocessor">#define HT_LCD                   ((HT_LCD_TypeDef *) HT_LCD_BASE)</span>
<a name="l02363"></a>02363 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02364"></a>02364 <span class="preprocessor"></span>
<a name="l02365"></a>02365 <span class="preprocessor">#if defined(USE_HT32F57331_41)</span>
<a name="l02366"></a>02366 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02367"></a>02367 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM0                  ((HT_TM_TypeDef *) HT_PWM0_BASE)</span>
<a name="l02368"></a>02368 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM1                  ((HT_TM_TypeDef *) HT_PWM1_BASE)</span>
<a name="l02369"></a>02369 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02370"></a>02370 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02371"></a>02371 <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02372"></a>02372 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C1                  ((HT_I2C_TypeDef *) HT_I2C1_BASE)</span>
<a name="l02373"></a>02373 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02374"></a>02374 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02375"></a>02375 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02376"></a>02376 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOD                 ((HT_GPIO_TypeDef *) HT_GPIOD_BASE)</span>
<a name="l02377"></a>02377 <span class="preprocessor"></span><span class="preprocessor">#define HT_LCD                   ((HT_LCD_TypeDef *) HT_LCD_BASE)</span>
<a name="l02378"></a>02378 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02379"></a>02379 <span class="preprocessor"></span>
<a name="l02380"></a>02380 <span class="preprocessor">#if defined(USE_HT32F65230_40)</span>
<a name="l02381"></a>02381 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02382"></a>02382 <span class="preprocessor"></span><span class="preprocessor">#define HT_ADC1                  ((HT_ADC_TypeDef *) HT_ADC1_BASE)</span>
<a name="l02383"></a>02383 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP0                  ((HT_CMP_TypeDef *) HT_CMP0_BASE)</span>
<a name="l02384"></a>02384 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP1                  ((HT_CMP_TypeDef *) HT_CMP1_BASE)</span>
<a name="l02385"></a>02385 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP2                  ((HT_CMP_TypeDef *) HT_CMP2_BASE)</span>
<a name="l02386"></a>02386 <span class="preprocessor"></span><span class="preprocessor">#define HT_OPA0                  ((HT_OPA_TypeDef *) HT_OPA0_BASE)</span>
<a name="l02387"></a>02387 <span class="preprocessor"></span><span class="preprocessor">#define HT_OPA1                  ((HT_OPA_TypeDef *) HT_OPA1_BASE)</span>
<a name="l02388"></a>02388 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02389"></a>02389 <span class="preprocessor"></span><span class="preprocessor">#define HT_MCTM0                 ((HT_TM_TypeDef *) HT_MCTM0_BASE)</span>
<a name="l02390"></a>02390 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02391"></a>02391 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02392"></a>02392 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02393"></a>02393 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02394"></a>02394 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02395"></a>02395 <span class="preprocessor"></span>
<a name="l02396"></a>02396 <span class="preprocessor">#if defined(USE_HT32F65232)</span>
<a name="l02397"></a>02397 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02398"></a>02398 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP0                  ((HT_CMP_TypeDef *) HT_CMP0_BASE)</span>
<a name="l02399"></a>02399 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP1                  ((HT_CMP_TypeDef *) HT_CMP1_BASE)</span>
<a name="l02400"></a>02400 <span class="preprocessor"></span><span class="preprocessor">#define HT_OPA0                  ((HT_OPA_TypeDef *) HT_OPA0_BASE)</span>
<a name="l02401"></a>02401 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02402"></a>02402 <span class="preprocessor"></span><span class="preprocessor">#define HT_MCTM0                 ((HT_TM_TypeDef *) HT_MCTM0_BASE)</span>
<a name="l02403"></a>02403 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02404"></a>02404 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02405"></a>02405 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02406"></a>02406 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02407"></a>02407 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02408"></a>02408 <span class="preprocessor"></span>
<a name="l02409"></a>02409 <span class="preprocessor">#if defined(USE_HT32F50343)</span>
<a name="l02410"></a>02410 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02411"></a>02411 <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02412"></a>02412 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C1                  ((HT_I2C_TypeDef *) HT_I2C1_BASE)</span>
<a name="l02413"></a>02413 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02414"></a>02414 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM0                  ((HT_TM_TypeDef *) HT_PWM0_BASE)</span>
<a name="l02415"></a>02415 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM1                  ((HT_TM_TypeDef *) HT_PWM1_BASE)</span>
<a name="l02416"></a>02416 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM2                  ((HT_TM_TypeDef *) HT_PWM2_BASE)</span>
<a name="l02417"></a>02417 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02418"></a>02418 <span class="preprocessor"></span><span class="preprocessor">#define HT_SLED0                 ((HT_SLED_TypeDef *) HT_SLED0_BASE)</span>
<a name="l02419"></a>02419 <span class="preprocessor"></span><span class="preprocessor">#define HT_SLED1                 ((HT_SLED_TypeDef *) HT_SLED1_BASE)</span>
<a name="l02420"></a>02420 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02421"></a>02421 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOD                 ((HT_GPIO_TypeDef *) HT_GPIOD_BASE)</span>
<a name="l02422"></a>02422 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02423"></a>02423 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02424"></a>02424 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02425"></a>02425 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02426"></a>02426 <span class="preprocessor"></span>
<a name="l02427"></a>02427 <span class="preprocessor">#if defined(USE_HT32F54231_41)</span>
<a name="l02428"></a>02428 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02429"></a>02429 <span class="preprocessor"></span><span class="preprocessor">#define HT_MCTM0                 ((HT_TM_TypeDef *) HT_MCTM0_BASE)</span>
<a name="l02430"></a>02430 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02431"></a>02431 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02432"></a>02432 <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02433"></a>02433 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C1                  ((HT_I2C_TypeDef *) HT_I2C1_BASE)</span>
<a name="l02434"></a>02434 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02435"></a>02435 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02436"></a>02436 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02437"></a>02437 <span class="preprocessor"></span><span class="preprocessor">#define HT_TKEY                  ((HT_TKEY_TypeDef *) HT_TKEY_BASE)</span>
<a name="l02438"></a>02438 <span class="preprocessor"></span><span class="preprocessor">#define HT_LEDC                  ((HT_LEDC_TypeDef *) HT_LEDC_BASE)</span>
<a name="l02439"></a>02439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02440"></a>02440 <span class="preprocessor"></span>
<a name="l02441"></a>02441 <span class="preprocessor">#if defined(USE_HT32F54243_53)</span>
<a name="l02442"></a>02442 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02443"></a>02443 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP0                  ((HT_CMP_TypeDef *) HT_CMP0_BASE)</span>
<a name="l02444"></a>02444 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP1                  ((HT_CMP_TypeDef *) HT_CMP1_BASE)</span>
<a name="l02445"></a>02445 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02446"></a>02446 <span class="preprocessor"></span><span class="preprocessor">#define HT_MCTM0                 ((HT_TM_TypeDef *) HT_MCTM0_BASE)</span>
<a name="l02447"></a>02447 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02448"></a>02448 <span class="preprocessor"></span><span class="preprocessor">#define HT_USART1                ((HT_USART_TypeDef *) HT_USART1_BASE)</span>
<a name="l02449"></a>02449 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02450"></a>02450 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART2                 ((HT_USART_TypeDef *) HT_UART2_BASE)</span>
<a name="l02451"></a>02451 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART3                 ((HT_USART_TypeDef *) HT_UART3_BASE)</span>
<a name="l02452"></a>02452 <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02453"></a>02453 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C1                  ((HT_I2C_TypeDef *) HT_I2C1_BASE)</span>
<a name="l02454"></a>02454 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C2                  ((HT_I2C_TypeDef *) HT_I2C2_BASE)</span>
<a name="l02455"></a>02455 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02456"></a>02456 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02457"></a>02457 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02458"></a>02458 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOD                 ((HT_GPIO_TypeDef *) HT_GPIOD_BASE)</span>
<a name="l02459"></a>02459 <span class="preprocessor"></span><span class="preprocessor">#define HT_TKEY                  ((HT_TKEY_TypeDef *) HT_TKEY_BASE)</span>
<a name="l02460"></a>02460 <span class="preprocessor"></span><span class="preprocessor">#define HT_LEDC                  ((HT_LEDC_TypeDef *) HT_LEDC_BASE)</span>
<a name="l02461"></a>02461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02462"></a>02462 <span class="preprocessor"></span>
<a name="l02463"></a>02463 <span class="preprocessor">#if defined(USE_HT32F61141)</span>
<a name="l02464"></a>02464 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02465"></a>02465 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02466"></a>02466 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02467"></a>02467 <span class="preprocessor"></span><span class="preprocessor">#define HT_SCI1                  ((HT_SCI_TypeDef *) HT_SCI1_BASE)</span>
<a name="l02468"></a>02468 <span class="preprocessor"></span><span class="preprocessor">#define HT_USBEP8                ((HT_USBEP_TypeDef *) HT_USB_EP8_BASE)</span>
<a name="l02469"></a>02469 <span class="preprocessor"></span><span class="preprocessor">#define HT_USBEP9                ((HT_USBEP_TypeDef *) HT_USB_EP9_BASE)</span>
<a name="l02470"></a>02470 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02471"></a>02471 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02472"></a>02472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02473"></a>02473 <span class="preprocessor"></span>
<a name="l02474"></a>02474 <span class="preprocessor">#if defined(USE_HT32F61244_45)</span>
<a name="l02475"></a>02475 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02476"></a>02476 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02477"></a>02477 <span class="preprocessor"></span><span class="preprocessor">#define HT_LSTM0                 ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02478"></a>02478 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02479"></a>02479 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02480"></a>02480 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOD                 ((HT_GPIO_TypeDef *) HT_GPIOD_BASE)</span>
<a name="l02481"></a>02481 <span class="preprocessor"></span><span class="preprocessor">#define HT_QSPI                  ((HT_SPI_TypeDef *) HT_QSPI_BASE)</span>
<a name="l02482"></a>02482 <span class="preprocessor"></span><span class="preprocessor">#define HT_DACDUAL16             ((HT_DAC_DUAL16_TypeDef *) HT_DACDUAL16_BASE)</span>
<a name="l02483"></a>02483 <span class="preprocessor"></span><span class="preprocessor">#define HT_MIDI                  ((HT_MIDI_TypeDef *) HT_MIDI_BASE)</span>
<a name="l02484"></a>02484 <span class="preprocessor"></span>
<a name="l02485"></a>02485 <span class="preprocessor">#define HT_RTC HT_LSTM0</span>
<a name="l02486"></a>02486 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02487"></a>02487 <span class="preprocessor"></span>
<a name="l02488"></a>02488 <span class="preprocessor">#if defined(USE_HT32F50020_30)</span>
<a name="l02489"></a>02489 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02490"></a>02490 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02491"></a>02491 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02492"></a>02492 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOF                 ((HT_GPIO_TypeDef *) HT_GPIOF_BASE)</span>
<a name="l02493"></a>02493 <span class="preprocessor"></span><span class="preprocessor">#define HT_LEDC                  ((HT_LEDC_TypeDef *) HT_LEDC_BASE)</span>
<a name="l02494"></a>02494 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02495"></a>02495 <span class="preprocessor"></span>
<a name="l02496"></a>02496 <span class="preprocessor">#if defined(USE_HT32F67041_51)</span>
<a name="l02497"></a>02497 <span class="preprocessor"></span><span class="preprocessor">#define HT_AES                   ((HT_AES_TypeDef *) HT_AES_BASE)</span>
<a name="l02498"></a>02498 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02499"></a>02499 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02500"></a>02500 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02501"></a>02501 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C1                  ((HT_I2C_TypeDef *) HT_I2C1_BASE)</span>
<a name="l02502"></a>02502 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02503"></a>02503 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02504"></a>02504 <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02505"></a>02505 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02506"></a>02506 <span class="preprocessor"></span><span class="preprocessor">#define HT_RF                    ((HT_RF_TypeDef *) HT_RF_BASE)</span>
<a name="l02507"></a>02507 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02508"></a>02508 <span class="preprocessor"></span>
<a name="l02509"></a>02509 <span class="preprocessor">#if defined(USE_HT32F50442_52)</span>
<a name="l02510"></a>02510 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02511"></a>02511 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP0                  ((HT_CMP_TypeDef *) HT_CMP0_BASE)</span>
<a name="l02512"></a>02512 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP1                  ((HT_CMP_TypeDef *) HT_CMP1_BASE)</span>
<a name="l02513"></a>02513 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02514"></a>02514 <span class="preprocessor"></span><span class="preprocessor">#define HT_MCTM0                 ((HT_TM_TypeDef *) HT_MCTM0_BASE)</span>
<a name="l02515"></a>02515 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM0                  ((HT_TM_TypeDef *) HT_PWM0_BASE)</span>
<a name="l02516"></a>02516 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM1                  ((HT_TM_TypeDef *) HT_PWM1_BASE)</span>
<a name="l02517"></a>02517 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02518"></a>02518 <span class="preprocessor"></span><span class="preprocessor">#define HT_EBI                   ((HT_EBI_TypeDef *) HT_EBI_BASE)</span>
<a name="l02519"></a>02519 <span class="preprocessor"></span><span class="preprocessor">#define HT_USART1                ((HT_USART_TypeDef *) HT_USART1_BASE)</span>
<a name="l02520"></a>02520 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02521"></a>02521 <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02522"></a>02522 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C1                  ((HT_I2C_TypeDef *) HT_I2C1_BASE)</span>
<a name="l02523"></a>02523 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02524"></a>02524 <span class="preprocessor"></span><span class="preprocessor">#define HT_LEDC                  ((HT_LEDC_TypeDef *) HT_LEDC_BASE)</span>
<a name="l02525"></a>02525 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02526"></a>02526 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02527"></a>02527 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOD                 ((HT_GPIO_TypeDef *) HT_GPIOD_BASE)</span>
<a name="l02528"></a>02528 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02529"></a>02529 <span class="preprocessor"></span>
<a name="l02530"></a>02530 <span class="preprocessor">#if defined(USE_HT32F50431_41)</span>
<a name="l02531"></a>02531 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02532"></a>02532 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02533"></a>02533 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM0                  ((HT_TM_TypeDef *) HT_PWM0_BASE)</span>
<a name="l02534"></a>02534 <span class="preprocessor"></span><span class="preprocessor">#define HT_MCTM0                 ((HT_TM_TypeDef *) HT_MCTM0_BASE)</span>
<a name="l02535"></a>02535 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02536"></a>02536 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02537"></a>02537 <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02538"></a>02538 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C1                  ((HT_I2C_TypeDef *) HT_I2C1_BASE)</span>
<a name="l02539"></a>02539 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02540"></a>02540 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02541"></a>02541 <span class="preprocessor"></span><span class="preprocessor">#define HT_LEDC                  ((HT_LEDC_TypeDef *) HT_LEDC_BASE)</span>
<a name="l02542"></a>02542 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02543"></a>02543 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOD                 ((HT_GPIO_TypeDef *) HT_GPIOD_BASE)</span>
<a name="l02544"></a>02544 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02545"></a>02545 <span class="preprocessor"></span>
<a name="l02546"></a>02546 <span class="preprocessor">#if defined(USE_HT32F53242_52)</span>
<a name="l02547"></a>02547 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02548"></a>02548 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP0                  ((HT_CMP_TypeDef *) HT_CMP0_BASE)</span>
<a name="l02549"></a>02549 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP1                  ((HT_CMP_TypeDef *) HT_CMP1_BASE)</span>
<a name="l02550"></a>02550 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02551"></a>02551 <span class="preprocessor"></span><span class="preprocessor">#define HT_MCTM0                 ((HT_TM_TypeDef *) HT_MCTM0_BASE)</span>
<a name="l02552"></a>02552 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM0                  ((HT_TM_TypeDef *) HT_PWM0_BASE)</span>
<a name="l02553"></a>02553 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM1                  ((HT_TM_TypeDef *) HT_PWM1_BASE)</span>
<a name="l02554"></a>02554 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02555"></a>02555 <span class="preprocessor"></span><span class="preprocessor">#define HT_EBI                   ((HT_EBI_TypeDef *) HT_EBI_BASE)</span>
<a name="l02556"></a>02556 <span class="preprocessor"></span><span class="preprocessor">#define HT_USART1                ((HT_USART_TypeDef *) HT_USART1_BASE)</span>
<a name="l02557"></a>02557 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02558"></a>02558 <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02559"></a>02559 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C1                  ((HT_I2C_TypeDef *) HT_I2C1_BASE)</span>
<a name="l02560"></a>02560 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02561"></a>02561 <span class="preprocessor"></span><span class="preprocessor">#define HT_LEDC                  ((HT_LEDC_TypeDef *) HT_LEDC_BASE)</span>
<a name="l02562"></a>02562 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02563"></a>02563 <span class="preprocessor"></span><span class="preprocessor">#define HT_CAN0                  ((HT_CAN_TypeDef *) HT_CAN0_BASE)</span>
<a name="l02564"></a>02564 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02565"></a>02565 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOD                 ((HT_GPIO_TypeDef *) HT_GPIOD_BASE)</span>
<a name="l02566"></a>02566 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02567"></a>02567 <span class="preprocessor"></span>
<a name="l02568"></a>02568 <span class="preprocessor">#if defined(USE_HT32F53231_41)</span>
<a name="l02569"></a>02569 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02570"></a>02570 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02571"></a>02571 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM0                  ((HT_TM_TypeDef *) HT_PWM0_BASE)</span>
<a name="l02572"></a>02572 <span class="preprocessor"></span><span class="preprocessor">#define HT_MCTM0                 ((HT_TM_TypeDef *) HT_MCTM0_BASE)</span>
<a name="l02573"></a>02573 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02574"></a>02574 <span class="preprocessor"></span><span class="preprocessor">#define HT_UART1                 ((HT_USART_TypeDef *) HT_UART1_BASE)</span>
<a name="l02575"></a>02575 <span class="preprocessor"></span><span class="preprocessor">#define HT_SPI1                  ((HT_SPI_TypeDef *) HT_SPI1_BASE)</span>
<a name="l02576"></a>02576 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C1                  ((HT_I2C_TypeDef *) HT_I2C1_BASE)</span>
<a name="l02577"></a>02577 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02578"></a>02578 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02579"></a>02579 <span class="preprocessor"></span><span class="preprocessor">#define HT_LEDC                  ((HT_LEDC_TypeDef *) HT_LEDC_BASE)</span>
<a name="l02580"></a>02580 <span class="preprocessor"></span><span class="preprocessor">#define HT_CAN0                  ((HT_CAN_TypeDef *) HT_CAN0_BASE)</span>
<a name="l02581"></a>02581 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02582"></a>02582 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOD                 ((HT_GPIO_TypeDef *) HT_GPIOD_BASE)</span>
<a name="l02583"></a>02583 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02584"></a>02584 <span class="preprocessor"></span>
<a name="l02585"></a>02585 <span class="preprocessor">#if defined(USE_HT32F66242)</span>
<a name="l02586"></a>02586 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02587"></a>02587 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP0                  ((HT_CMP_TypeDef *) HT_CMP0_BASE)</span>
<a name="l02588"></a>02588 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP1                  ((HT_CMP_TypeDef *) HT_CMP1_BASE)</span>
<a name="l02589"></a>02589 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02590"></a>02590 <span class="preprocessor"></span><span class="preprocessor">#define HT_MCTM0                 ((HT_TM_TypeDef *) HT_MCTM0_BASE)</span>
<a name="l02591"></a>02591 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02592"></a>02592 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02593"></a>02593 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02594"></a>02594 <span class="preprocessor"></span><span class="preprocessor">#define HT_PGA0                  ((HT_PGA0_X_TypeDef *) HT_PGA0_BASE)</span>
<a name="l02595"></a>02595 <span class="preprocessor"></span><span class="preprocessor">#define HT_PGA1                  ((HT_PGA0_X_TypeDef *) HT_PGA1_BASE)</span>
<a name="l02596"></a>02596 <span class="preprocessor"></span><span class="preprocessor">#define HT_PGA2                  ((HT_PGA0_X_TypeDef *) HT_PGA2_BASE)</span>
<a name="l02597"></a>02597 <span class="preprocessor"></span><span class="preprocessor">#define HT_PGA3                  ((HT_PGA0_X_TypeDef *) HT_PGA3_BASE)</span>
<a name="l02598"></a>02598 <span class="preprocessor"></span><span class="preprocessor">#define HT_PGA                   ((HT_PGA_TypeDef *) HT_PGA_BASE)</span>
<a name="l02599"></a>02599 <span class="preprocessor"></span><span class="preprocessor">#define HT_PID                   ((HT_LCD_TypeDef *) HT_LCD_BASE)</span>
<a name="l02600"></a>02600 <span class="preprocessor"></span><span class="preprocessor">#define HT_CORDIC                ((HT_CORDIC_TypeDef *) HT_CORDIC_BASE)</span>
<a name="l02601"></a>02601 <span class="preprocessor"></span><span class="preprocessor">#define HT_LSTM0                 ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02602"></a>02602 <span class="preprocessor"></span>
<a name="l02603"></a>02603 <span class="preprocessor">#define HT_RTC HT_LSTM0</span>
<a name="l02604"></a>02604 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02605"></a>02605 <span class="preprocessor"></span>
<a name="l02606"></a>02606 <span class="preprocessor">#if defined(USE_HT32F66246)</span>
<a name="l02607"></a>02607 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02608"></a>02608 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP0                  ((HT_CMP_TypeDef *) HT_CMP0_BASE)</span>
<a name="l02609"></a>02609 <span class="preprocessor"></span><span class="preprocessor">#define HT_CMP1                  ((HT_CMP_TypeDef *) HT_CMP1_BASE)</span>
<a name="l02610"></a>02610 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02611"></a>02611 <span class="preprocessor"></span><span class="preprocessor">#define HT_MCTM0                 ((HT_TM_TypeDef *) HT_MCTM0_BASE)</span>
<a name="l02612"></a>02612 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02613"></a>02613 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02614"></a>02614 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02615"></a>02615 <span class="preprocessor"></span><span class="preprocessor">#define HT_CAN0                  ((HT_CAN_TypeDef *) HT_CAN0_BASE)</span>
<a name="l02616"></a>02616 <span class="preprocessor"></span><span class="preprocessor">#define HT_PGA0                  ((HT_PGA0_X_TypeDef *) HT_PGA0_BASE)</span>
<a name="l02617"></a>02617 <span class="preprocessor"></span><span class="preprocessor">#define HT_PGA1                  ((HT_PGA0_X_TypeDef *) HT_PGA1_BASE)</span>
<a name="l02618"></a>02618 <span class="preprocessor"></span><span class="preprocessor">#define HT_PGA2                  ((HT_PGA0_X_TypeDef *) HT_PGA2_BASE)</span>
<a name="l02619"></a>02619 <span class="preprocessor"></span><span class="preprocessor">#define HT_PGA3                  ((HT_PGA0_X_TypeDef *) HT_PGA3_BASE)</span>
<a name="l02620"></a>02620 <span class="preprocessor"></span><span class="preprocessor">#define HT_PGA                   ((HT_PGA_TypeDef *) HT_PGA_BASE)</span>
<a name="l02621"></a>02621 <span class="preprocessor"></span><span class="preprocessor">#define HT_PID                   ((HT_LCD_TypeDef *) HT_LCD_BASE)</span>
<a name="l02622"></a>02622 <span class="preprocessor"></span><span class="preprocessor">#define HT_CORDIC                ((HT_CORDIC_TypeDef *) HT_CORDIC_BASE)</span>
<a name="l02623"></a>02623 <span class="preprocessor"></span><span class="preprocessor">#define HT_LSTM0                 ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02624"></a>02624 <span class="preprocessor"></span>
<a name="l02625"></a>02625 <span class="preprocessor">#define HT_RTC HT_LSTM0</span>
<a name="l02626"></a>02626 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02627"></a>02627 <span class="preprocessor"></span>
<a name="l02628"></a>02628 <span class="preprocessor">#if defined(USE_HT32F52234_44)</span>
<a name="l02629"></a>02629 <span class="preprocessor"></span><span class="preprocessor">#define HT_PDMA                  ((HT_PDMA_TypeDef *) HT_PDMA_BASE)</span>
<a name="l02630"></a>02630 <span class="preprocessor"></span><span class="preprocessor">#define HT_BFTM1                 ((HT_BFTM_TypeDef *) HT_BFTM1_BASE)</span>
<a name="l02631"></a>02631 <span class="preprocessor"></span><span class="preprocessor">#define HT_PWM0                  ((HT_TM_TypeDef *) HT_PWM0_BASE)</span>
<a name="l02632"></a>02632 <span class="preprocessor"></span><span class="preprocessor">#define HT_DAC0                  ((HT_DAC_TypeDef *) HT_DAC0_BASE)</span>
<a name="l02633"></a>02633 <span class="preprocessor"></span><span class="preprocessor">#define HT_DAC1                  ((HT_DAC_TypeDef *) HT_DAC1_BASE)</span>
<a name="l02634"></a>02634 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C1                  ((HT_I2C_TypeDef *) HT_I2C1_BASE)</span>
<a name="l02635"></a>02635 <span class="preprocessor"></span><span class="preprocessor">#define HT_I2C2                  ((HT_I2C_TypeDef *) HT_I2C2_BASE)</span>
<a name="l02636"></a>02636 <span class="preprocessor"></span><span class="preprocessor">#define HT_RTC                   ((HT_RTC_TypeDef *) HT_RTC_BASE)</span>
<a name="l02637"></a>02637 <span class="preprocessor"></span><span class="preprocessor">#define HT_CRC                   ((HT_CRC_TypeDef *) HT_CRC_BASE)</span>
<a name="l02638"></a>02638 <span class="preprocessor"></span><span class="preprocessor">#define HT_DIV                   ((HT_DIV_TypeDef *) HT_DIV_BASE)</span>
<a name="l02639"></a>02639 <span class="preprocessor"></span><span class="preprocessor">#define HT_GPIOC                 ((HT_GPIO_TypeDef *) HT_GPIOC_BASE)</span>
<a name="l02640"></a>02640 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02641"></a>02641 <span class="preprocessor"></span>
<a name="l02642"></a>02642 <span class="preprocessor">#if defined USE_HT32_DRIVER</span>
<a name="l02643"></a>02643 <span class="preprocessor"></span><span class="preprocessor">  #include &quot;<a class="code" href="ht32f5xxxx__lib_8h.html" title="The header file includes all the header files of the libraries.">ht32f5xxxx_lib.h</a>&quot;</span>
<a name="l02644"></a>02644 <span class="preprocessor">#endif</span>
<a name="l02645"></a>02645 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02646"></a>02646 <span class="comment">/**</span>
<a name="l02647"></a>02647 <span class="comment"> * @brief Adjust the value of High Speed External oscillator (HSE)</span>
<a name="l02648"></a>02648 <span class="comment">          Tip: To avoid from modifying every time for different HSE, please define</span>
<a name="l02649"></a>02649 <span class="comment">          the &quot;HSE_VALUE=n000000&quot; (&quot;n&quot; represents n MHz) in your own toolchain compiler preprocessor,</span>
<a name="l02650"></a>02650 <span class="comment">          or edit the &quot;HSE_VALUE&quot; in the &quot;ht32f5xxxx_conf.h&quot; file.</span>
<a name="l02651"></a>02651 <span class="comment">  */</span>
<a name="l02652"></a>02652 <span class="preprocessor">#if !defined  HSE_VALUE</span>
<a name="l02653"></a>02653 <span class="preprocessor"></span><span class="preprocessor">  #if defined(USE_HT32F50220_30) || defined(USE_HT32F50231_41)</span>
<a name="l02654"></a>02654 <span class="preprocessor"></span>    <span class="comment">/* Available HSE_VALUE: 4 MHz ~ 20 MHz                                                                  */</span>
<a name="l02655"></a>02655 <span class="preprocessor">    #define HSE_VALUE       20000000UL </span><span class="comment">/*!&lt; Value of the External oscillator in Hz                          */</span>
<a name="l02656"></a>02656 <span class="preprocessor">  #elif defined(USE_HT32F50020_30)</span>
<a name="l02657"></a>02657 <span class="preprocessor"></span>    <span class="comment">/* Available HSE_VALUE: 4 MHz ~ 16 MHz                                                                  */</span>
<a name="l02658"></a>02658 <span class="preprocessor">    #define HSE_VALUE       16000000UL  </span><span class="comment">/*!&lt; Value of the External oscillator in Hz                         */</span>
<a name="l02659"></a>02659 <span class="preprocessor">  #elif defined(USE_HT32F0006)</span>
<a name="l02660"></a>02660 <span class="preprocessor"></span>    <span class="comment">/* Available HSE_VALUE: 4 MHz ~ 16 MHz                                                                  */</span>
<a name="l02661"></a>02661 <span class="preprocessor">    #define HSE_VALUE       12000000UL  </span><span class="comment">/*!&lt; Value of the External oscillator in Hz                         */</span>
<a name="l02662"></a>02662 <span class="preprocessor">  #elif defined(USE_HT32F61244_45)</span>
<a name="l02663"></a>02663 <span class="preprocessor"></span>    <span class="comment">/* Available HSE_VALUE: 4 MHz ~ 16 MHz                                                                  */</span>
<a name="l02664"></a>02664 <span class="preprocessor">    #define HSE_VALUE       12000000UL  </span><span class="comment">/*!&lt; Value of the External oscillator in Hz                         */</span>
<a name="l02665"></a>02665 <span class="preprocessor">  #elif defined(USE_HT32F67041_51)</span>
<a name="l02666"></a>02666 <span class="preprocessor"></span>    <span class="comment">/* Available HSE_VALUE: 16 MHz                                                                          */</span>
<a name="l02667"></a>02667 <span class="preprocessor">    #define HSE_VALUE       16000000UL  </span><span class="comment">/*!&lt; Value of the External oscillator in Hz                         */</span>
<a name="l02668"></a>02668 <span class="preprocessor">  #else</span>
<a name="l02669"></a>02669 <span class="preprocessor"></span>    <span class="comment">/* Available HSE_VALUE: 4 MHz ~ 16 MHz                                                                  */</span>
<a name="l02670"></a><a class="code" href="group___c_m_s_i_s.html#gaeafcff4f57440c60e64812dddd13e7cb">02670</a> <span class="preprocessor">    #define HSE_VALUE       8000000UL  </span><span class="comment">/*!&lt; Value of the External oscillator in Hz                          */</span>
<a name="l02671"></a>02671 <span class="preprocessor">  #endif</span>
<a name="l02672"></a>02672 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02673"></a>02673 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02674"></a>02674 <span class="comment">/**</span>
<a name="l02675"></a>02675 <span class="comment"> * @brief Define for backward compatibility</span>
<a name="l02676"></a>02676 <span class="comment"> */</span>
<a name="l02677"></a><a class="code" href="group___c_m_s_i_s.html#ga28fc3bc9e8ff9643a5489f6603b7bff0">02677</a> <span class="preprocessor">#define HT_ADC                   HT_ADC0</span>
<a name="l02678"></a><a class="code" href="group___c_m_s_i_s.html#ga54d148b91f3d356713f7e367a2243bea">02678</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC                      ADC0</span>
<a name="l02679"></a><a class="code" href="group___c_m_s_i_s.html#gac1a45c0d7ff07a0cca3c97e20f410d33">02679</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_IRQn                 ADC0_IRQn</span>
<a name="l02680"></a>02680 <span class="preprocessor"></span>
<a name="l02681"></a><a class="code" href="group___c_m_s_i_s.html#gaf60ffa88e43fb14d18186a42209d1944">02681</a> <span class="preprocessor">#define HT_DAC                   HT_DAC0</span>
<a name="l02682"></a><a class="code" href="group___c_m_s_i_s.html#ga4fb5b9e1bbd5e56372acea06dc27bf84">02682</a> <span class="preprocessor"></span><span class="preprocessor">#define AFIO_FUN_DAC             AFIO_FUN_DAC0</span>
<a name="l02683"></a><a class="code" href="group___c_m_s_i_s.html#ga8cce42017f6dd7485e57221c0a303019">02683</a> <span class="preprocessor"></span><span class="preprocessor">#define CKCU_PCLK_DAC            CKCU_PCLK_DAC0</span>
<a name="l02684"></a>02684 <span class="preprocessor"></span>
<a name="l02685"></a>02685 <span class="preprocessor">#if defined(USE_HT32F52357_67)</span>
<a name="l02686"></a>02686 <span class="preprocessor"></span><span class="preprocessor">  #define UART0_IRQn             UART0_UART2_IRQn</span>
<a name="l02687"></a>02687 <span class="preprocessor"></span><span class="preprocessor">  #define UART2_IRQn             UART0_UART2_IRQn</span>
<a name="l02688"></a>02688 <span class="preprocessor"></span><span class="preprocessor">  #define UART1_IRQn             UART1_UART3_IRQn</span>
<a name="l02689"></a>02689 <span class="preprocessor"></span><span class="preprocessor">  #define UART3_IRQn             UART1_UART3_IRQn</span>
<a name="l02690"></a>02690 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02691"></a>02691 <span class="preprocessor"></span>
<a name="l02692"></a>02692 <span class="preprocessor">#if defined(USE_HT32F65230_40) || defined(USE_HT32F65232)</span>
<a name="l02693"></a>02693 <span class="preprocessor"></span>  <span class="comment">// Alias</span>
<a name="l02694"></a>02694 <span class="preprocessor">  #define GPTM0_IRQn             GPTM0_G_IRQn</span>
<a name="l02695"></a>02695 <span class="preprocessor"></span><span class="preprocessor">  #define GPTM0_IRQHandler       GPTM0_G_IRQHandler</span>
<a name="l02696"></a>02696 <span class="preprocessor"></span><span class="preprocessor">  #define MCTM0_IRQn             MCTM0_UP_IRQn</span>
<a name="l02697"></a>02697 <span class="preprocessor"></span><span class="preprocessor">  #define MCTM0_IRQHandler       MCTM0_G_IRQHandler</span>
<a name="l02698"></a>02698 <span class="preprocessor"></span><span class="preprocessor">  #define MCTM1_IRQn             MCTM1_UP_IRQn</span>
<a name="l02699"></a>02699 <span class="preprocessor"></span><span class="preprocessor">  #define MCTM1_IRQHandler       MCTM1_G_IRQHandler</span>
<a name="l02700"></a>02700 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02701"></a>02701 <span class="preprocessor"></span>
<a name="l02702"></a><a class="code" href="group___c_m_s_i_s.html#gace201f6834d7191a982af3a18e7af58a">02702</a> <span class="preprocessor">#define AFIO_ESS_Enum            u32</span>
<a name="l02703"></a>02703 <span class="preprocessor"></span>
<a name="l02704"></a>02704 <span class="preprocessor">#if 0 // Set as 1 for backward compatibility</span>
<a name="l02705"></a>02705 <span class="preprocessor"></span><span class="preprocessor">#if defined(USE_HT32F50020_30)</span>
<a name="l02706"></a>02706 <span class="preprocessor"></span><span class="preprocessor">#define EXTI8_IRQn               EXTI0_1_IRQn</span>
<a name="l02707"></a>02707 <span class="preprocessor"></span><span class="preprocessor">#define EXTI9_IRQn               EXTI0_1_IRQn</span>
<a name="l02708"></a>02708 <span class="preprocessor"></span><span class="preprocessor">#define EXTI10_IRQn              EXTI2_3_IRQn</span>
<a name="l02709"></a>02709 <span class="preprocessor"></span><span class="preprocessor">#define EXTI11_IRQn              EXTI2_3_IRQn</span>
<a name="l02710"></a>02710 <span class="preprocessor"></span><span class="preprocessor">#define EXTI12_IRQn              EXTI4_7_IRQn</span>
<a name="l02711"></a>02711 <span class="preprocessor"></span><span class="preprocessor">#define EXTI13_IRQn              EXTI4_7_IRQn</span>
<a name="l02712"></a>02712 <span class="preprocessor"></span><span class="preprocessor">#define EXTI14_IRQn              EXTI4_7_IRQn</span>
<a name="l02713"></a>02713 <span class="preprocessor"></span><span class="preprocessor">#define EXTI15_IRQn              EXTI4_7_IRQn</span>
<a name="l02714"></a>02714 <span class="preprocessor"></span>
<a name="l02715"></a>02715 <span class="preprocessor">#define EXTI_CHANNEL_8           EXTI_CHANNEL_0</span>
<a name="l02716"></a>02716 <span class="preprocessor"></span><span class="preprocessor">#define EXTI_CHANNEL_9           EXTI_CHANNEL_1</span>
<a name="l02717"></a>02717 <span class="preprocessor"></span><span class="preprocessor">#define EXTI_CHANNEL_10          EXTI_CHANNEL_2</span>
<a name="l02718"></a>02718 <span class="preprocessor"></span><span class="preprocessor">#define EXTI_CHANNEL_11          EXTI_CHANNEL_3</span>
<a name="l02719"></a>02719 <span class="preprocessor"></span><span class="preprocessor">#define EXTI_CHANNEL_12          EXTI_CHANNEL_4</span>
<a name="l02720"></a>02720 <span class="preprocessor"></span><span class="preprocessor">#define EXTI_CHANNEL_13          EXTI_CHANNEL_5</span>
<a name="l02721"></a>02721 <span class="preprocessor"></span><span class="preprocessor">#define EXTI_CHANNEL_14          EXTI_CHANNEL_6</span>
<a name="l02722"></a>02722 <span class="preprocessor"></span><span class="preprocessor">#define EXTI_CHANNEL_15          EXTI_CHANNEL_7</span>
<a name="l02723"></a>02723 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02724"></a>02724 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02725"></a>02725 <span class="preprocessor"></span>
<a name="l02726"></a>02726 <span class="preprocessor">#if (LIBCFG_SPI_NO_MULTI_MASTER)</span>
<a name="l02727"></a>02727 <span class="preprocessor"></span><span class="preprocessor">#define SPI_SELOutputCmd(...)</span>
<a name="l02728"></a>02728 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02729"></a>02729 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02730"></a>02730 <span class="comment">/**</span>
<a name="l02731"></a>02731 <span class="comment">  * @}</span>
<a name="l02732"></a>02732 <span class="comment">  */</span>
<a name="l02733"></a>02733 
<a name="l02734"></a>02734 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l02735"></a>02735 <span class="preprocessor"></span>}
<a name="l02736"></a>02736 <span class="preprocessor">#endif</span>
<a name="l02737"></a>02737 <span class="preprocessor"></span>
<a name="l02738"></a>02738 <span class="preprocessor">#endif</span>
<a name="l02739"></a>02739 <span class="preprocessor"></span>
<a name="l02740"></a>02740 <span class="comment"></span>
<a name="l02741"></a>02741 <span class="comment">/**</span>
<a name="l02742"></a>02742 <span class="comment">  * @}</span>
<a name="l02743"></a>02743 <span class="comment">  */</span>
<a name="l02744"></a>02744 <span class="comment"></span>
<a name="l02745"></a>02745 <span class="comment">/**</span>
<a name="l02746"></a>02746 <span class="comment">  * @}</span>
<a name="l02747"></a>02747 <span class="comment">  */</span>
<a name="l02748"></a>02748 
<a name="l02749"></a>02749 <span class="comment">/******************* (C) COPYRIGHT Holtek Semiconductor Inc. *****END OF FILE***                            */</span>
</pre></div></div>
</div>
<html xmlns="http://www.w3.org/TR/REC-html40">
<head>
<meta http-equiv=Content-Type content="text/html;">
<style>
<!--
p.MsoToc1, li.MsoToc1, div.MsoToc1 {
	font-size:10.0pt;
	font-family:"Times New Roman";
	font-weight:bold;
}
a:link, span.MsoHyperlink {
	color:blue;
	text-decoration:underline;
	text-underline:single;
}
a:visited, span.MsoHyperlinkFollowed {
	color:purple;
	text-decoration:underline;
	text-underline:single;
}
p.Title1, li.Title1, div.Title1 {
	page-break-after:avoid;
	font-size:14.0pt;
	font-family:"Times New Roman";
	font-weight:bold
}
-->
</style>
</head>

<body>
<div class=Section1 style='layout-grid:18.0pt'>
<div style='border:none;border-bottom:solid windowtext 1.0pt; padding:0cm 0cm 1.0pt 0cm'> </div>
<p align=center style='text-align:center'>
For complete information of HT32 Series 32-bit Microcontrollers platform visit
<a target="_blank" href="http://www.holtek.com/">Holtek Website</a></p>
<br>
<br>
</div>
</body>
</html>
