

================================================================
== Vivado HLS Report for 'needlemanWunsch'
================================================================
* Date:           Thu Nov 12 17:05:20 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        643_PE
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.11|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  22536730|  22536730|  22536731|  22536731|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+-------+----------+
        |             |       Latency       | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |  22536720|  22536720|      1108|          -|          -|  20340|    no    |
        | + Loop 1.1  |      1100|      1100|        11|          -|          -|    100|    no    |
        +-------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 36
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	28  / (exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond)
	25  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!or_cond)
	17  / (or_cond & !or_cond2)
	21  / (or_cond & or_cond2)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	6  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	16  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	16  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	2  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_37 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i8]* %reads) nounwind, !map !22

ST_1: stg_38 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([20340 x i8]* %ref_genome) nounwind, !map !26

ST_1: stg_39 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !32

ST_1: stg_40 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @needlemanWunsch_str) nounwind

ST_1: stg_41 [1/1] 1.57ns
:4  br label %1


 <State 2>: 2.25ns
ST_2: max_1 [1/1] 0.00ns
:0  %max_1 = phi i15 [ 1, %0 ], [ %i, %._crit_edge ]

ST_2: max [1/1] 0.00ns
:1  %max = phi i32 [ 0, %0 ], [ %max_2_max, %._crit_edge ]

ST_2: max_score [1/1] 0.00ns
:2  %max_score = phi i32 [ -100, %0 ], [ %max_score_2_max_score, %._crit_edge ]

ST_2: max_1_cast2 [1/1] 0.00ns
:3  %max_1_cast2 = zext i15 %max_1 to i32

ST_2: max_1_cast2_cast [1/1] 0.00ns
:4  %max_1_cast2_cast = zext i15 %max_1 to i22

ST_2: exitcond1 [1/1] 2.25ns
:5  %exitcond1 = icmp eq i15 %max_1, -12427

ST_2: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20340, i64 20340, i64 20340) nounwind

ST_2: stg_49 [1/1] 0.00ns
:7  br i1 %exitcond1, label %9, label %.preheader.preheader

ST_2: tmp_1 [1/1] 1.96ns
.preheader.preheader:0  %tmp_1 = add i15 %max_1, -1

ST_2: nw_matrix_orig_addr1 [5/5] 2.15ns
:0  %nw_matrix_orig_addr1 = mul i32 %max, 101


 <State 3>: 3.89ns
ST_3: tmp_2_trn_cast [1/1] 0.00ns
.preheader.preheader:3  %tmp_2_trn_cast = zext i15 %tmp_1 to i22

ST_3: nw_matrix_score_addr3 [3/3] 3.89ns
.preheader.preheader:4  %nw_matrix_score_addr3 = mul i22 %tmp_2_trn_cast, 101

ST_3: nw_matrix_score_addr4 [3/3] 3.89ns
.preheader.preheader:5  %nw_matrix_score_addr4 = mul i22 %max_1_cast2_cast, 101


 <State 4>: 3.89ns
ST_4: nw_matrix_score_addr3 [2/3] 3.89ns
.preheader.preheader:4  %nw_matrix_score_addr3 = mul i22 %tmp_2_trn_cast, 101

ST_4: nw_matrix_score_addr4 [2/3] 3.89ns
.preheader.preheader:5  %nw_matrix_score_addr4 = mul i22 %max_1_cast2_cast, 101


 <State 5>: 3.89ns
ST_5: tmp_2 [1/1] 0.00ns
.preheader.preheader:1  %tmp_2 = zext i15 %tmp_1 to i64

ST_5: ref_genome_addr [1/1] 0.00ns
.preheader.preheader:2  %ref_genome_addr = getelementptr [20340 x i8]* %ref_genome, i64 0, i64 %tmp_2

ST_5: nw_matrix_score_addr3 [1/3] 3.89ns
.preheader.preheader:4  %nw_matrix_score_addr3 = mul i22 %tmp_2_trn_cast, 101

ST_5: nw_matrix_score_addr4 [1/3] 3.89ns
.preheader.preheader:5  %nw_matrix_score_addr4 = mul i22 %max_1_cast2_cast, 101

ST_5: stg_61 [1/1] 1.57ns
.preheader.preheader:6  br label %.preheader


 <State 6>: 2.71ns
ST_6: j [1/1] 0.00ns
.preheader:0  %j = phi i7 [ %j_1, %8 ], [ 1, %.preheader.preheader ]

ST_6: exitcond [1/1] 1.97ns
.preheader:1  %exitcond = icmp eq i7 %j, -27

ST_6: empty_2 [1/1] 0.00ns
.preheader:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_6: stg_65 [1/1] 0.00ns
.preheader:3  br i1 %exitcond, label %._crit_edge, label %2

ST_6: tmp_6_trn_cast [1/1] 0.00ns
:0  %tmp_6_trn_cast = zext i7 %j to i22

ST_6: nw_matrix_score_addr6 [1/1] 2.20ns
:1  %nw_matrix_score_addr6 = add i22 %tmp_6_trn_cast, %nw_matrix_score_addr3

ST_6: ref_genome_load [2/2] 2.71ns
:19  %ref_genome_load = load i8* %ref_genome_addr, align 1

ST_6: nw_matrix_score_addr2 [1/1] 2.20ns
._crit_edge:0  %nw_matrix_score_addr2 = add i22 %nw_matrix_score_addr4, 100

ST_6: i [1/1] 1.96ns
._crit_edge:8  %i = add i15 %max_1, 1


 <State 7>: 4.11ns
ST_7: tmp_6 [1/1] 0.00ns
:2  %tmp_6 = zext i22 %nw_matrix_score_addr6 to i64

ST_7: nw_matrix_score_addr_1 [1/1] 0.00ns
:3  %nw_matrix_score_addr_1 = getelementptr [2054441 x i8]* @nw_matrix_score, i64 0, i64 %tmp_6

ST_7: nw_matrix_score_load_1 [2/2] 2.71ns
:4  %nw_matrix_score_load_1 = load i8* %nw_matrix_score_addr_1, align 1

ST_7: tmp_7 [1/1] 1.72ns
:6  %tmp_7 = add i7 %j, -1

ST_7: tmp_8 [1/1] 0.00ns
:7  %tmp_8 = zext i7 %tmp_7 to i64

ST_7: tmp_8_trn_cast [1/1] 0.00ns
:8  %tmp_8_trn_cast = zext i7 %tmp_7 to i22

ST_7: nw_matrix_score_addr7 [1/1] 2.20ns
:9  %nw_matrix_score_addr7 = add i22 %tmp_8_trn_cast, %nw_matrix_score_addr4

ST_7: nw_matrix_score_addr8 [1/1] 2.20ns
:14  %nw_matrix_score_addr8 = add i22 %tmp_8_trn_cast, %nw_matrix_score_addr3

ST_7: ref_genome_load [1/2] 2.71ns
:19  %ref_genome_load = load i8* %ref_genome_addr, align 1

ST_7: reads_addr [1/1] 0.00ns
:20  %reads_addr = getelementptr [100 x i8]* %reads, i64 0, i64 %tmp_8

ST_7: reads_load [2/2] 2.39ns
:21  %reads_load = load i8* %reads_addr, align 1


 <State 8>: 2.71ns
ST_8: nw_matrix_score_load_1 [1/2] 2.71ns
:4  %nw_matrix_score_load_1 = load i8* %nw_matrix_score_addr_1, align 1

ST_8: tmp_12 [1/1] 0.00ns
:10  %tmp_12 = zext i22 %nw_matrix_score_addr7 to i64

ST_8: nw_matrix_score_addr_2 [1/1] 0.00ns
:11  %nw_matrix_score_addr_2 = getelementptr [2054441 x i8]* @nw_matrix_score, i64 0, i64 %tmp_12

ST_8: nw_matrix_score_load_2 [2/2] 2.71ns
:12  %nw_matrix_score_load_2 = load i8* %nw_matrix_score_addr_2, align 1

ST_8: tmp_13 [1/1] 0.00ns
:15  %tmp_13 = zext i22 %nw_matrix_score_addr8 to i64

ST_8: nw_matrix_score_addr_3 [1/1] 0.00ns
:16  %nw_matrix_score_addr_3 = getelementptr [2054441 x i8]* @nw_matrix_score, i64 0, i64 %tmp_13

ST_8: nw_matrix_score_load_3 [2/2] 2.71ns
:17  %nw_matrix_score_load_3 = load i8* %nw_matrix_score_addr_3, align 1

ST_8: reads_load [1/2] 2.39ns
:21  %reads_load = load i8* %reads_addr, align 1


 <State 9>: 2.71ns
ST_9: nw_matrix_score_load_2 [1/2] 2.71ns
:12  %nw_matrix_score_load_2 = load i8* %nw_matrix_score_addr_2, align 1

ST_9: nw_matrix_score_load_3 [1/2] 2.71ns
:17  %nw_matrix_score_load_3 = load i8* %nw_matrix_score_addr_3, align 1

ST_9: tmp_9 [1/1] 2.00ns
:22  %tmp_9 = icmp eq i8 %ref_genome_load, %reads_load


 <State 10>: 3.21ns
ST_10: up_cast [1/1] 0.00ns
:5  %up_cast = sext i8 %nw_matrix_score_load_1 to i9

ST_10: left_cast [1/1] 0.00ns
:13  %left_cast = sext i8 %nw_matrix_score_load_2 to i9

ST_10: diag_cast [1/1] 0.00ns
:18  %diag_cast = sext i8 %nw_matrix_score_load_3 to i9

ST_10: diag_score_0_v_cast_cast [1/1] 1.37ns
:23  %diag_score_0_v_cast_cast = select i1 %tmp_9, i9 1, i9 -1

ST_10: diag_score [1/1] 1.84ns
:24  %diag_score = add i9 %diag_score_0_v_cast_cast, %diag_cast

ST_10: left_score [1/1] 1.72ns
:25  %left_score = add i9 %left_cast, -1

ST_10: up_score [1/1] 1.72ns
:26  %up_score = add i9 %up_cast, -1


 <State 11>: 3.40ns
ST_11: tmp_s [1/1] 2.03ns
:27  %tmp_s = icmp slt i9 %diag_score, %left_score

ST_11: tmp_4 [1/1] 2.03ns
:28  %tmp_4 = icmp slt i9 %diag_score, %up_score

ST_11: or_cond [1/1] 1.37ns
:29  %or_cond = or i1 %tmp_s, %tmp_4

ST_11: stg_103 [1/1] 0.00ns
:30  br i1 %or_cond, label %4, label %3

ST_11: tmp_14 [1/1] 0.00ns
:0  %tmp_14 = trunc i9 %diag_score to i8

ST_11: nw_matrix_orig_addr_1 [1/1] 0.00ns
:5  %nw_matrix_orig_addr_1 = getelementptr [2054441 x i32]* @nw_matrix_orig, i64 0, i64 %tmp_13

ST_11: nw_matrix_orig_load_1 [4/4] 2.61ns
:6  %nw_matrix_orig_load_1 = load i32* %nw_matrix_orig_addr_1, align 4

ST_11: tmp_10 [1/1] 2.03ns
:0  %tmp_10 = icmp slt i9 %left_score, %diag_score

ST_11: tmp_11 [1/1] 2.03ns
:1  %tmp_11 = icmp slt i9 %left_score, %up_score

ST_11: or_cond2 [1/1] 1.37ns
:2  %or_cond2 = or i1 %tmp_10, %tmp_11

ST_11: stg_110 [1/1] 0.00ns
:3  br i1 %or_cond2, label %6, label %5

ST_11: tmp_18 [1/1] 0.00ns
:0  %tmp_18 = trunc i9 %left_score to i8

ST_11: nw_matrix_orig_addr_5 [1/1] 0.00ns
:5  %nw_matrix_orig_addr_5 = getelementptr [2054441 x i32]* @nw_matrix_orig, i64 0, i64 %tmp_12

ST_11: nw_matrix_orig_load_3 [4/4] 2.61ns
:6  %nw_matrix_orig_load_3 = load i32* %nw_matrix_orig_addr_5, align 4

ST_11: tmp_16 [1/1] 0.00ns
:0  %tmp_16 = trunc i9 %up_score to i8

ST_11: nw_matrix_orig_addr_3 [1/1] 0.00ns
:5  %nw_matrix_orig_addr_3 = getelementptr [2054441 x i32]* @nw_matrix_orig, i64 0, i64 %tmp_6

ST_11: nw_matrix_orig_load_2 [4/4] 2.61ns
:6  %nw_matrix_orig_load_2 = load i32* %nw_matrix_orig_addr_3, align 4


 <State 12>: 2.61ns
ST_12: nw_matrix_orig_load_1 [3/4] 2.61ns
:6  %nw_matrix_orig_load_1 = load i32* %nw_matrix_orig_addr_1, align 4


 <State 13>: 2.61ns
ST_13: nw_matrix_orig_load_1 [2/4] 2.61ns
:6  %nw_matrix_orig_load_1 = load i32* %nw_matrix_orig_addr_1, align 4


 <State 14>: 2.61ns
ST_14: nw_matrix_score_addr10 [1/1] 2.20ns
:1  %nw_matrix_score_addr10 = add i22 %nw_matrix_score_addr4, %tmp_6_trn_cast

ST_14: nw_matrix_orig_load_1 [1/4] 2.61ns
:6  %nw_matrix_orig_load_1 = load i32* %nw_matrix_orig_addr_1, align 4


 <State 15>: 2.71ns
ST_15: tmp_15 [1/1] 0.00ns
:2  %tmp_15 = zext i22 %nw_matrix_score_addr10 to i64

ST_15: nw_matrix_score_addr_4 [1/1] 0.00ns
:3  %nw_matrix_score_addr_4 = getelementptr [2054441 x i8]* @nw_matrix_score, i64 0, i64 %tmp_15

ST_15: stg_123 [1/1] 2.71ns
:4  store i8 %tmp_14, i8* %nw_matrix_score_addr_4, align 1

ST_15: nw_matrix_orig_addr_2 [1/1] 0.00ns
:7  %nw_matrix_orig_addr_2 = getelementptr [2054441 x i32]* @nw_matrix_orig, i64 0, i64 %tmp_15

ST_15: stg_125 [2/2] 2.61ns
:8  store i32 %nw_matrix_orig_load_1, i32* %nw_matrix_orig_addr_2, align 4


 <State 16>: 2.61ns
ST_16: stg_126 [1/2] 2.61ns
:8  store i32 %nw_matrix_orig_load_1, i32* %nw_matrix_orig_addr_2, align 4

ST_16: stg_127 [1/1] 0.00ns
:9  br label %8

ST_16: stg_128 [1/2] 2.61ns
:8  store i32 %nw_matrix_orig_load_3, i32* %nw_matrix_orig_addr_6, align 4

ST_16: stg_129 [1/1] 0.00ns
:9  br label %7

ST_16: stg_130 [1/2] 2.61ns
:8  store i32 %nw_matrix_orig_load_2, i32* %nw_matrix_orig_addr_4, align 4

ST_16: stg_131 [1/1] 0.00ns
:9  br label %7

ST_16: stg_132 [1/1] 0.00ns
:0  br label %8

ST_16: j_1 [1/1] 1.72ns
:0  %j_1 = add i7 %j, 1

ST_16: stg_134 [1/1] 0.00ns
:1  br label %.preheader


 <State 17>: 2.61ns
ST_17: nw_matrix_orig_load_3 [3/4] 2.61ns
:6  %nw_matrix_orig_load_3 = load i32* %nw_matrix_orig_addr_5, align 4


 <State 18>: 2.61ns
ST_18: nw_matrix_orig_load_3 [2/4] 2.61ns
:6  %nw_matrix_orig_load_3 = load i32* %nw_matrix_orig_addr_5, align 4


 <State 19>: 2.61ns
ST_19: nw_matrix_score_addr9 [1/1] 2.20ns
:1  %nw_matrix_score_addr9 = add i22 %nw_matrix_score_addr4, %tmp_6_trn_cast

ST_19: nw_matrix_orig_load_3 [1/4] 2.61ns
:6  %nw_matrix_orig_load_3 = load i32* %nw_matrix_orig_addr_5, align 4


 <State 20>: 2.71ns
ST_20: tmp_19 [1/1] 0.00ns
:2  %tmp_19 = zext i22 %nw_matrix_score_addr9 to i64

ST_20: nw_matrix_score_addr_6 [1/1] 0.00ns
:3  %nw_matrix_score_addr_6 = getelementptr [2054441 x i8]* @nw_matrix_score, i64 0, i64 %tmp_19

ST_20: stg_141 [1/1] 2.71ns
:4  store i8 %tmp_18, i8* %nw_matrix_score_addr_6, align 1

ST_20: nw_matrix_orig_addr_6 [1/1] 0.00ns
:7  %nw_matrix_orig_addr_6 = getelementptr [2054441 x i32]* @nw_matrix_orig, i64 0, i64 %tmp_19

ST_20: stg_143 [2/2] 2.61ns
:8  store i32 %nw_matrix_orig_load_3, i32* %nw_matrix_orig_addr_6, align 4


 <State 21>: 2.61ns
ST_21: nw_matrix_orig_load_2 [3/4] 2.61ns
:6  %nw_matrix_orig_load_2 = load i32* %nw_matrix_orig_addr_3, align 4


 <State 22>: 2.61ns
ST_22: nw_matrix_orig_load_2 [2/4] 2.61ns
:6  %nw_matrix_orig_load_2 = load i32* %nw_matrix_orig_addr_3, align 4


 <State 23>: 2.61ns
ST_23: nw_matrix_score_addr5 [1/1] 2.20ns
:1  %nw_matrix_score_addr5 = add i22 %nw_matrix_score_addr4, %tmp_6_trn_cast

ST_23: nw_matrix_orig_load_2 [1/4] 2.61ns
:6  %nw_matrix_orig_load_2 = load i32* %nw_matrix_orig_addr_3, align 4


 <State 24>: 2.71ns
ST_24: tmp_17 [1/1] 0.00ns
:2  %tmp_17 = zext i22 %nw_matrix_score_addr5 to i64

ST_24: nw_matrix_score_addr_5 [1/1] 0.00ns
:3  %nw_matrix_score_addr_5 = getelementptr [2054441 x i8]* @nw_matrix_score, i64 0, i64 %tmp_17

ST_24: stg_150 [1/1] 2.71ns
:4  store i8 %tmp_16, i8* %nw_matrix_score_addr_5, align 1

ST_24: nw_matrix_orig_addr_4 [1/1] 0.00ns
:7  %nw_matrix_orig_addr_4 = getelementptr [2054441 x i32]* @nw_matrix_orig, i64 0, i64 %tmp_17

ST_24: stg_152 [2/2] 2.61ns
:8  store i32 %nw_matrix_orig_load_2, i32* %nw_matrix_orig_addr_4, align 4


 <State 25>: 2.71ns
ST_25: tmp_3 [1/1] 0.00ns
._crit_edge:1  %tmp_3 = zext i22 %nw_matrix_score_addr2 to i64

ST_25: nw_matrix_score_addr [1/1] 0.00ns
._crit_edge:2  %nw_matrix_score_addr = getelementptr [2054441 x i8]* @nw_matrix_score, i64 0, i64 %tmp_3

ST_25: nw_matrix_score_load [2/2] 2.71ns
._crit_edge:3  %nw_matrix_score_load = load i8* %nw_matrix_score_addr, align 1


 <State 26>: 2.71ns
ST_26: nw_matrix_score_load [1/2] 2.71ns
._crit_edge:3  %nw_matrix_score_load = load i8* %nw_matrix_score_addr, align 1


 <State 27>: 3.89ns
ST_27: max_score_1 [1/1] 0.00ns
._crit_edge:4  %max_score_1 = sext i8 %nw_matrix_score_load to i32

ST_27: tmp_5 [1/1] 2.52ns
._crit_edge:5  %tmp_5 = icmp sgt i32 %max_score_1, %max_score

ST_27: max_2_max [1/1] 1.37ns
._crit_edge:6  %max_2_max = select i1 %tmp_5, i32 %max_1_cast2, i32 %max

ST_27: max_score_2_max_score [1/1] 1.37ns
._crit_edge:7  %max_score_2_max_score = select i1 %tmp_5, i32 %max_score_1, i32 %max_score

ST_27: stg_161 [1/1] 0.00ns
._crit_edge:9  br label %1


 <State 28>: 2.15ns
ST_28: nw_matrix_orig_addr1 [4/5] 2.15ns
:0  %nw_matrix_orig_addr1 = mul i32 %max, 101


 <State 29>: 2.15ns
ST_29: nw_matrix_orig_addr1 [3/5] 2.15ns
:0  %nw_matrix_orig_addr1 = mul i32 %max, 101


 <State 30>: 2.15ns
ST_30: nw_matrix_orig_addr1 [2/5] 2.15ns
:0  %nw_matrix_orig_addr1 = mul i32 %max, 101


 <State 31>: 2.15ns
ST_31: nw_matrix_orig_addr1 [1/5] 2.15ns
:0  %nw_matrix_orig_addr1 = mul i32 %max, 101


 <State 32>: 2.44ns
ST_32: nw_matrix_orig_addr2 [1/1] 2.44ns
:1  %nw_matrix_orig_addr2 = add i32 %nw_matrix_orig_addr1, 100


 <State 33>: 2.61ns
ST_33: tmp [1/1] 0.00ns
:2  %tmp = sext i32 %nw_matrix_orig_addr2 to i64

ST_33: nw_matrix_orig_addr [1/1] 0.00ns
:3  %nw_matrix_orig_addr = getelementptr [2054441 x i32]* @nw_matrix_orig, i64 0, i64 %tmp

ST_33: nw_matrix_orig_load [4/4] 2.61ns
:4  %nw_matrix_orig_load = load i32* %nw_matrix_orig_addr, align 4


 <State 34>: 2.61ns
ST_34: nw_matrix_orig_load [3/4] 2.61ns
:4  %nw_matrix_orig_load = load i32* %nw_matrix_orig_addr, align 4


 <State 35>: 2.61ns
ST_35: nw_matrix_orig_load [2/4] 2.61ns
:4  %nw_matrix_orig_load = load i32* %nw_matrix_orig_addr, align 4


 <State 36>: 2.61ns
ST_36: nw_matrix_orig_load [1/4] 2.61ns
:4  %nw_matrix_orig_load = load i32* %nw_matrix_orig_addr, align 4

ST_36: stg_173 [1/1] 0.00ns
:5  ret i32 %nw_matrix_orig_load



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reads]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x89f6ff0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ref_genome]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x89f7500; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nw_matrix_score]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=1; dir=2; type=1; mode=0x89f7e90; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ nw_matrix_orig]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=1; dir=2; type=1; mode=0x89f7d70; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_37                   (specbitsmap      ) [ 0000000000000000000000000000000000000]
stg_38                   (specbitsmap      ) [ 0000000000000000000000000000000000000]
stg_39                   (specbitsmap      ) [ 0000000000000000000000000000000000000]
stg_40                   (spectopmodule    ) [ 0000000000000000000000000000000000000]
stg_41                   (br               ) [ 0111111111111111111111111111000000000]
max_1                    (phi              ) [ 0011111111111111111111111000000000000]
max                      (phi              ) [ 0011111111111111111111111111111100000]
max_score                (phi              ) [ 0011111111111111111111111111000000000]
max_1_cast2              (zext             ) [ 0001111111111111111111111111000000000]
max_1_cast2_cast         (zext             ) [ 0001110000000000000000000000000000000]
exitcond1                (icmp             ) [ 0011111111111111111111111111000000000]
empty                    (speclooptripcount) [ 0000000000000000000000000000000000000]
stg_49                   (br               ) [ 0000000000000000000000000000000000000]
tmp_1                    (add              ) [ 0001110000000000000000000000000000000]
tmp_2_trn_cast           (zext             ) [ 0000110000000000000000000000000000000]
tmp_2                    (zext             ) [ 0000000000000000000000000000000000000]
ref_genome_addr          (getelementptr    ) [ 0000001111111111111111111000000000000]
nw_matrix_score_addr3    (mul              ) [ 0000001111111111111111111000000000000]
nw_matrix_score_addr4    (mul              ) [ 0000001111111111111111111000000000000]
stg_61                   (br               ) [ 0011111111111111111111111111000000000]
j                        (phi              ) [ 0000001111111111111111111000000000000]
exitcond                 (icmp             ) [ 0011111111111111111111111111000000000]
empty_2                  (speclooptripcount) [ 0000000000000000000000000000000000000]
stg_65                   (br               ) [ 0000000000000000000000000000000000000]
tmp_6_trn_cast           (zext             ) [ 0000000111111110011101110000000000000]
nw_matrix_score_addr6    (add              ) [ 0000000100000000000000000000000000000]
nw_matrix_score_addr2    (add              ) [ 0000000000000000000000000100000000000]
i                        (add              ) [ 0110000000000000000000000111000000000]
tmp_6                    (zext             ) [ 0000000011110000000000000000000000000]
nw_matrix_score_addr_1   (getelementptr    ) [ 0000000010000000000000000000000000000]
tmp_7                    (add              ) [ 0000000000000000000000000000000000000]
tmp_8                    (zext             ) [ 0000000000000000000000000000000000000]
tmp_8_trn_cast           (zext             ) [ 0000000000000000000000000000000000000]
nw_matrix_score_addr7    (add              ) [ 0000000010000000000000000000000000000]
nw_matrix_score_addr8    (add              ) [ 0000000010000000000000000000000000000]
ref_genome_load          (load             ) [ 0000000011000000000000000000000000000]
reads_addr               (getelementptr    ) [ 0000000010000000000000000000000000000]
nw_matrix_score_load_1   (load             ) [ 0000000001100000000000000000000000000]
tmp_12                   (zext             ) [ 0000000001110000000000000000000000000]
nw_matrix_score_addr_2   (getelementptr    ) [ 0000000001000000000000000000000000000]
tmp_13                   (zext             ) [ 0000000001110000000000000000000000000]
nw_matrix_score_addr_3   (getelementptr    ) [ 0000000001000000000000000000000000000]
reads_load               (load             ) [ 0000000001000000000000000000000000000]
nw_matrix_score_load_2   (load             ) [ 0000000000100000000000000000000000000]
nw_matrix_score_load_3   (load             ) [ 0000000000100000000000000000000000000]
tmp_9                    (icmp             ) [ 0000000000100000000000000000000000000]
up_cast                  (sext             ) [ 0000000000000000000000000000000000000]
left_cast                (sext             ) [ 0000000000000000000000000000000000000]
diag_cast                (sext             ) [ 0000000000000000000000000000000000000]
diag_score_0_v_cast_cast (select           ) [ 0000000000000000000000000000000000000]
diag_score               (add              ) [ 0000000000010000000000000000000000000]
left_score               (add              ) [ 0000000000010000000000000000000000000]
up_score                 (add              ) [ 0000000000010000000000000000000000000]
tmp_s                    (icmp             ) [ 0000000000000000000000000000000000000]
tmp_4                    (icmp             ) [ 0000000000000000000000000000000000000]
or_cond                  (or               ) [ 0011111111111111111111111111000000000]
stg_103                  (br               ) [ 0000000000000000000000000000000000000]
tmp_14                   (trunc            ) [ 0000000000001111000000000000000000000]
nw_matrix_orig_addr_1    (getelementptr    ) [ 0000000000001110000000000000000000000]
tmp_10                   (icmp             ) [ 0000000000000000000000000000000000000]
tmp_11                   (icmp             ) [ 0000000000000000000000000000000000000]
or_cond2                 (or               ) [ 0011111111111111111111111111000000000]
stg_110                  (br               ) [ 0000000000000000000000000000000000000]
tmp_18                   (trunc            ) [ 0000000000000000011110000000000000000]
nw_matrix_orig_addr_5    (getelementptr    ) [ 0000000000000000011100000000000000000]
tmp_16                   (trunc            ) [ 0000000000000000000001111000000000000]
nw_matrix_orig_addr_3    (getelementptr    ) [ 0000000000000000000001110000000000000]
nw_matrix_score_addr10   (add              ) [ 0000000000000001000000000000000000000]
nw_matrix_orig_load_1    (load             ) [ 0011111111110001111111111111000000000]
tmp_15                   (zext             ) [ 0000000000000000000000000000000000000]
nw_matrix_score_addr_4   (getelementptr    ) [ 0000000000000000000000000000000000000]
stg_123                  (store            ) [ 0000000000000000000000000000000000000]
nw_matrix_orig_addr_2    (getelementptr    ) [ 0011111111110000111111111111000000000]
stg_126                  (store            ) [ 0000000000000000000000000000000000000]
stg_127                  (br               ) [ 0000000000000000000000000000000000000]
stg_128                  (store            ) [ 0000000000000000000000000000000000000]
stg_129                  (br               ) [ 0000000000000000000000000000000000000]
stg_130                  (store            ) [ 0000000000000000000000000000000000000]
stg_131                  (br               ) [ 0000000000000000000000000000000000000]
stg_132                  (br               ) [ 0000000000000000000000000000000000000]
j_1                      (add              ) [ 0011111111111111111111111111000000000]
stg_134                  (br               ) [ 0011111111111111111111111111000000000]
nw_matrix_score_addr9    (add              ) [ 0000000000000000000010000000000000000]
nw_matrix_orig_load_3    (load             ) [ 0011111111111111100011111111000000000]
tmp_19                   (zext             ) [ 0000000000000000000000000000000000000]
nw_matrix_score_addr_6   (getelementptr    ) [ 0000000000000000000000000000000000000]
stg_141                  (store            ) [ 0000000000000000000000000000000000000]
nw_matrix_orig_addr_6    (getelementptr    ) [ 0011111111111111100001111111000000000]
nw_matrix_score_addr5    (add              ) [ 0000000000000000000000001000000000000]
nw_matrix_orig_load_2    (load             ) [ 0011111111111111111110001111000000000]
tmp_17                   (zext             ) [ 0000000000000000000000000000000000000]
nw_matrix_score_addr_5   (getelementptr    ) [ 0000000000000000000000000000000000000]
stg_150                  (store            ) [ 0000000000000000000000000000000000000]
nw_matrix_orig_addr_4    (getelementptr    ) [ 0011111111111111111110000111000000000]
tmp_3                    (zext             ) [ 0000000000000000000000000000000000000]
nw_matrix_score_addr     (getelementptr    ) [ 0000000000000000000000000010000000000]
nw_matrix_score_load     (load             ) [ 0000000000000000000000000001000000000]
max_score_1              (sext             ) [ 0000000000000000000000000000000000000]
tmp_5                    (icmp             ) [ 0000000000000000000000000000000000000]
max_2_max                (select           ) [ 0111111111111111111111111111000000000]
max_score_2_max_score    (select           ) [ 0111111111111111111111111111000000000]
stg_161                  (br               ) [ 0111111111111111111111111111000000000]
nw_matrix_orig_addr1     (mul              ) [ 0000000000000000000000000000000010000]
nw_matrix_orig_addr2     (add              ) [ 0000000000000000000000000000000001000]
tmp                      (sext             ) [ 0000000000000000000000000000000000000]
nw_matrix_orig_addr      (getelementptr    ) [ 0000000000000000000000000000000000111]
nw_matrix_orig_load      (load             ) [ 0000000000000000000000000000000000000]
stg_173                  (ret              ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reads">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reads"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ref_genome">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_genome"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nw_matrix_score">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nw_matrix_score"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="nw_matrix_orig">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nw_matrix_orig"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="needlemanWunsch_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="ref_genome_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="15" slack="0"/>
<pin id="54" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_genome_addr/5 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="15" slack="1"/>
<pin id="59" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="60" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ref_genome_load/6 "/>
</bind>
</comp>

<comp id="61" class="1004" name="nw_matrix_score_addr_1_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="22" slack="0"/>
<pin id="65" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nw_matrix_score_addr_1/7 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="21" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="4"/>
<pin id="100" dir="0" index="3" bw="21" slack="0"/>
<pin id="101" dir="0" index="4" bw="8" slack="4"/>
<pin id="71" dir="1" index="2" bw="8" slack="1"/>
<pin id="102" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="nw_matrix_score_load_1/7 nw_matrix_score_load_2/8 nw_matrix_score_load_3/8 stg_123/15 stg_141/20 stg_150/24 nw_matrix_score_load/25 "/>
</bind>
</comp>

<comp id="73" class="1004" name="reads_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="7" slack="0"/>
<pin id="77" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reads_addr/7 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="83" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reads_load/7 "/>
</bind>
</comp>

<comp id="85" class="1004" name="nw_matrix_score_addr_2_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="22" slack="0"/>
<pin id="89" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nw_matrix_score_addr_2/8 "/>
</bind>
</comp>

<comp id="93" class="1004" name="nw_matrix_score_addr_3_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="22" slack="0"/>
<pin id="97" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nw_matrix_score_addr_3/8 "/>
</bind>
</comp>

<comp id="104" class="1004" name="nw_matrix_orig_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="22" slack="3"/>
<pin id="108" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nw_matrix_orig_addr_1/11 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="21" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="nw_matrix_orig_load_1/11 nw_matrix_orig_load_3/11 nw_matrix_orig_load_2/11 stg_125/15 stg_143/20 stg_152/24 nw_matrix_orig_load/33 "/>
</bind>
</comp>

<comp id="116" class="1004" name="nw_matrix_orig_addr_5_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="22" slack="3"/>
<pin id="120" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nw_matrix_orig_addr_5/11 "/>
</bind>
</comp>

<comp id="124" class="1004" name="nw_matrix_orig_addr_3_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="22" slack="4"/>
<pin id="128" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nw_matrix_orig_addr_3/11 "/>
</bind>
</comp>

<comp id="132" class="1004" name="nw_matrix_score_addr_4_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="22" slack="0"/>
<pin id="136" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nw_matrix_score_addr_4/15 "/>
</bind>
</comp>

<comp id="140" class="1004" name="nw_matrix_orig_addr_2_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="22" slack="0"/>
<pin id="144" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nw_matrix_orig_addr_2/15 "/>
</bind>
</comp>

<comp id="148" class="1004" name="nw_matrix_score_addr_6_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="22" slack="0"/>
<pin id="152" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nw_matrix_score_addr_6/20 "/>
</bind>
</comp>

<comp id="156" class="1004" name="nw_matrix_orig_addr_6_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="22" slack="0"/>
<pin id="160" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nw_matrix_orig_addr_6/20 "/>
</bind>
</comp>

<comp id="164" class="1004" name="nw_matrix_score_addr_5_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="22" slack="0"/>
<pin id="168" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nw_matrix_score_addr_5/24 "/>
</bind>
</comp>

<comp id="172" class="1004" name="nw_matrix_orig_addr_4_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="22" slack="0"/>
<pin id="176" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nw_matrix_orig_addr_4/24 "/>
</bind>
</comp>

<comp id="180" class="1004" name="nw_matrix_score_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="22" slack="0"/>
<pin id="184" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nw_matrix_score_addr/25 "/>
</bind>
</comp>

<comp id="188" class="1004" name="nw_matrix_orig_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nw_matrix_orig_addr/33 "/>
</bind>
</comp>

<comp id="196" class="1005" name="max_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="15" slack="1"/>
<pin id="198" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="max_1_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="15" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="max_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="max_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="32" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max/2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="max_score_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_score (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="max_score_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="32" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_score/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="j_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="1"/>
<pin id="234" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="j_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="22" slack="9"/>
<pin id="246" dir="0" index="1" bw="7" slack="8"/>
<pin id="247" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nw_matrix_score_addr10/14 nw_matrix_score_addr9/19 nw_matrix_score_addr5/23 "/>
</bind>
</comp>

<comp id="248" class="1005" name="reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_score_load_1 nw_matrix_score_load "/>
</bind>
</comp>

<comp id="252" class="1005" name="reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="22" slack="1"/>
<pin id="254" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_score_addr10 nw_matrix_score_addr9 nw_matrix_score_addr5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="max_1_cast2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="15" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_1_cast2/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="max_1_cast2_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="15" slack="0"/>
<pin id="262" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_1_cast2_cast/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="exitcond1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="15" slack="0"/>
<pin id="266" dir="0" index="1" bw="15" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="15" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="nw_matrix_orig_addr1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_2_trn_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="15" slack="1"/>
<pin id="284" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_trn_cast/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="15" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="nw_matrix_score_addr3/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="15" slack="1"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="nw_matrix_score_addr4/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="15" slack="3"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="exitcond_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="0" index="1" bw="6" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_6_trn_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_trn_cast/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="nw_matrix_score_addr6_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="0" index="1" bw="22" slack="1"/>
<pin id="313" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nw_matrix_score_addr6/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="nw_matrix_score_addr2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="22" slack="1"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nw_matrix_score_addr2/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="i_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="15" slack="4"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_6_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="22" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_7_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="1"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_8_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_8_trn_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_trn_cast/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="nw_matrix_score_addr7_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="22" slack="2"/>
<pin id="348" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nw_matrix_score_addr7/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="nw_matrix_score_addr8_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="0" index="1" bw="22" slack="2"/>
<pin id="353" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nw_matrix_score_addr8/7 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_12_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="22" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_13_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="22" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_9_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="2"/>
<pin id="365" dir="0" index="1" bw="8" slack="1"/>
<pin id="366" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="367" class="1004" name="up_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="2"/>
<pin id="369" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="up_cast/10 "/>
</bind>
</comp>

<comp id="371" class="1004" name="left_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="left_cast/10 "/>
</bind>
</comp>

<comp id="374" class="1004" name="diag_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="diag_cast/10 "/>
</bind>
</comp>

<comp id="377" class="1004" name="diag_score_0_v_cast_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diag_score_0_v_cast_cast/10 "/>
</bind>
</comp>

<comp id="384" class="1004" name="diag_score_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="diag_score/10 "/>
</bind>
</comp>

<comp id="390" class="1004" name="left_score_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="left_score/10 "/>
</bind>
</comp>

<comp id="396" class="1004" name="up_score_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="up_score/10 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_s_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="1"/>
<pin id="404" dir="0" index="1" bw="9" slack="1"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_4_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="1"/>
<pin id="408" dir="0" index="1" bw="9" slack="1"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="410" class="1004" name="or_cond_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/11 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_14_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="9" slack="1"/>
<pin id="418" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_10_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="1"/>
<pin id="421" dir="0" index="1" bw="9" slack="1"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_11_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="1"/>
<pin id="425" dir="0" index="1" bw="9" slack="1"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="427" class="1004" name="or_cond2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/11 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_18_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="1"/>
<pin id="435" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/11 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_16_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="1"/>
<pin id="438" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_15_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="22" slack="1"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/15 "/>
</bind>
</comp>

<comp id="445" class="1004" name="j_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="10"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/16 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_19_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="22" slack="1"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/20 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_17_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="22" slack="1"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/24 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="22" slack="1"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/25 "/>
</bind>
</comp>

<comp id="467" class="1004" name="max_score_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="max_score_1/27 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_5_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="7"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/27 "/>
</bind>
</comp>

<comp id="477" class="1004" name="max_2_max_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="15" slack="7"/>
<pin id="480" dir="0" index="2" bw="32" slack="7"/>
<pin id="481" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2_max/27 "/>
</bind>
</comp>

<comp id="484" class="1004" name="max_score_2_max_score_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="0" index="2" bw="32" slack="7"/>
<pin id="488" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_score_2_max_score/27 "/>
</bind>
</comp>

<comp id="492" class="1004" name="nw_matrix_orig_addr2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="0" index="1" bw="8" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nw_matrix_orig_addr2/32 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/33 "/>
</bind>
</comp>

<comp id="501" class="1005" name="max_1_cast2_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="7"/>
<pin id="503" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="max_1_cast2 "/>
</bind>
</comp>

<comp id="506" class="1005" name="max_1_cast2_cast_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="22" slack="1"/>
<pin id="508" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="max_1_cast2_cast "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="15" slack="1"/>
<pin id="516" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_2_trn_cast_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="22" slack="1"/>
<pin id="522" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_trn_cast "/>
</bind>
</comp>

<comp id="525" class="1005" name="ref_genome_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="15" slack="1"/>
<pin id="527" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ref_genome_addr "/>
</bind>
</comp>

<comp id="530" class="1005" name="nw_matrix_score_addr3_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="22" slack="1"/>
<pin id="532" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_score_addr3 "/>
</bind>
</comp>

<comp id="536" class="1005" name="nw_matrix_score_addr4_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="22" slack="1"/>
<pin id="538" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_score_addr4 "/>
</bind>
</comp>

<comp id="546" class="1005" name="tmp_6_trn_cast_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="22" slack="8"/>
<pin id="548" dir="1" index="1" bw="22" slack="8"/>
</pin_list>
<bind>
<opset="tmp_6_trn_cast "/>
</bind>
</comp>

<comp id="551" class="1005" name="nw_matrix_score_addr6_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="22" slack="1"/>
<pin id="553" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_score_addr6 "/>
</bind>
</comp>

<comp id="556" class="1005" name="nw_matrix_score_addr2_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="22" slack="1"/>
<pin id="558" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_score_addr2 "/>
</bind>
</comp>

<comp id="561" class="1005" name="i_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="15" slack="1"/>
<pin id="563" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_6_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="4"/>
<pin id="568" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="571" class="1005" name="nw_matrix_score_addr_1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="21" slack="1"/>
<pin id="573" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_score_addr_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="nw_matrix_score_addr7_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="22" slack="1"/>
<pin id="578" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_score_addr7 "/>
</bind>
</comp>

<comp id="581" class="1005" name="nw_matrix_score_addr8_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="22" slack="1"/>
<pin id="583" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_score_addr8 "/>
</bind>
</comp>

<comp id="586" class="1005" name="ref_genome_load_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="2"/>
<pin id="588" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="ref_genome_load "/>
</bind>
</comp>

<comp id="591" class="1005" name="reads_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="1"/>
<pin id="593" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="reads_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="tmp_12_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="3"/>
<pin id="598" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="601" class="1005" name="nw_matrix_score_addr_2_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="21" slack="1"/>
<pin id="603" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_score_addr_2 "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_13_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="3"/>
<pin id="608" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="611" class="1005" name="nw_matrix_score_addr_3_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="21" slack="1"/>
<pin id="613" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_score_addr_3 "/>
</bind>
</comp>

<comp id="616" class="1005" name="reads_load_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="1"/>
<pin id="618" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="reads_load "/>
</bind>
</comp>

<comp id="621" class="1005" name="nw_matrix_score_load_2_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="1"/>
<pin id="623" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_score_load_2 "/>
</bind>
</comp>

<comp id="626" class="1005" name="nw_matrix_score_load_3_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="1"/>
<pin id="628" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_score_load_3 "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_9_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="636" class="1005" name="diag_score_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="9" slack="1"/>
<pin id="638" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="diag_score "/>
</bind>
</comp>

<comp id="644" class="1005" name="left_score_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="9" slack="1"/>
<pin id="646" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="left_score "/>
</bind>
</comp>

<comp id="652" class="1005" name="up_score_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="1"/>
<pin id="654" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="up_score "/>
</bind>
</comp>

<comp id="659" class="1005" name="or_cond_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="5"/>
<pin id="661" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_14_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="4"/>
<pin id="665" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="668" class="1005" name="nw_matrix_orig_addr_1_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="21" slack="1"/>
<pin id="670" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_orig_addr_1 "/>
</bind>
</comp>

<comp id="673" class="1005" name="or_cond2_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="5"/>
<pin id="675" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="677" class="1005" name="tmp_18_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="4"/>
<pin id="679" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="682" class="1005" name="nw_matrix_orig_addr_5_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="21" slack="1"/>
<pin id="684" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_orig_addr_5 "/>
</bind>
</comp>

<comp id="687" class="1005" name="tmp_16_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="4"/>
<pin id="689" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="692" class="1005" name="nw_matrix_orig_addr_3_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="21" slack="1"/>
<pin id="694" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_orig_addr_3 "/>
</bind>
</comp>

<comp id="697" class="1005" name="nw_matrix_orig_load_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_orig_load_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="nw_matrix_orig_addr_2_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="21" slack="1"/>
<pin id="704" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_orig_addr_2 "/>
</bind>
</comp>

<comp id="707" class="1005" name="j_1_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="7" slack="1"/>
<pin id="709" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="712" class="1005" name="nw_matrix_orig_load_3_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_orig_load_3 "/>
</bind>
</comp>

<comp id="717" class="1005" name="nw_matrix_orig_addr_6_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="21" slack="1"/>
<pin id="719" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_orig_addr_6 "/>
</bind>
</comp>

<comp id="722" class="1005" name="nw_matrix_orig_load_2_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_orig_load_2 "/>
</bind>
</comp>

<comp id="727" class="1005" name="nw_matrix_orig_addr_4_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="21" slack="1"/>
<pin id="729" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_orig_addr_4 "/>
</bind>
</comp>

<comp id="732" class="1005" name="nw_matrix_score_addr_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="21" slack="1"/>
<pin id="734" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_score_addr "/>
</bind>
</comp>

<comp id="737" class="1005" name="max_2_max_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_2_max "/>
</bind>
</comp>

<comp id="742" class="1005" name="max_score_2_max_score_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_score_2_max_score "/>
</bind>
</comp>

<comp id="747" class="1005" name="nw_matrix_orig_addr1_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_orig_addr1 "/>
</bind>
</comp>

<comp id="752" class="1005" name="nw_matrix_orig_addr2_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_orig_addr2 "/>
</bind>
</comp>

<comp id="757" class="1005" name="nw_matrix_orig_addr_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="21" slack="1"/>
<pin id="759" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="nw_matrix_orig_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="32" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="32" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="72"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="85" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="93" pin="3"/><net_sink comp="68" pin=3"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="116" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="68" pin=3"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="68" pin=3"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="251"><net_src comp="68" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="200" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="200" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="200" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="200" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="212" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="30" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="304"><net_src comp="236" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="236" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="40" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="196" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="334"><net_src comp="232" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="42" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="344"><net_src comp="330" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="341" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="355" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="362"><net_src comp="359" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="370"><net_src comp="248" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="382"><net_src comp="44" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="46" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="374" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="371" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="46" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="367" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="46" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="414"><net_src comp="402" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="431"><net_src comp="419" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="442"><net_src comp="252" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="449"><net_src comp="232" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="34" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="252" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="460"><net_src comp="252" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="466"><net_src comp="463" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="470"><net_src comp="248" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="220" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="208" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="471" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="467" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="220" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="48" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="497" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="504"><net_src comp="256" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="509"><net_src comp="260" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="517"><net_src comp="270" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="523"><net_src comp="282" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="528"><net_src comp="50" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="533"><net_src comp="285" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="539"><net_src comp="291" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="549"><net_src comp="306" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="554"><net_src comp="310" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="559"><net_src comp="315" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="564"><net_src comp="320" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="569"><net_src comp="326" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="574"><net_src comp="61" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="579"><net_src comp="345" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="584"><net_src comp="350" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="589"><net_src comp="57" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="594"><net_src comp="73" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="599"><net_src comp="355" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="604"><net_src comp="85" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="609"><net_src comp="359" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="614"><net_src comp="93" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="68" pin=3"/></net>

<net id="619"><net_src comp="80" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="624"><net_src comp="68" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="629"><net_src comp="68" pin="5"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="634"><net_src comp="363" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="639"><net_src comp="384" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="643"><net_src comp="636" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="647"><net_src comp="390" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="651"><net_src comp="644" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="655"><net_src comp="396" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="662"><net_src comp="410" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="416" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="68" pin=4"/></net>

<net id="671"><net_src comp="104" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="676"><net_src comp="427" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="433" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="685"><net_src comp="116" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="690"><net_src comp="436" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="68" pin=4"/></net>

<net id="695"><net_src comp="124" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="700"><net_src comp="111" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="705"><net_src comp="140" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="710"><net_src comp="445" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="715"><net_src comp="111" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="720"><net_src comp="156" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="725"><net_src comp="111" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="730"><net_src comp="172" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="735"><net_src comp="180" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="740"><net_src comp="477" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="745"><net_src comp="484" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="750"><net_src comp="276" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="755"><net_src comp="492" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="760"><net_src comp="188" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="111" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		max_1_cast2 : 1
		max_1_cast2_cast : 1
		exitcond1 : 1
		stg_49 : 2
		tmp_1 : 1
		nw_matrix_orig_addr1 : 1
	State 3
		nw_matrix_score_addr3 : 1
	State 4
	State 5
		ref_genome_addr : 1
	State 6
		exitcond : 1
		stg_65 : 2
		tmp_6_trn_cast : 1
		nw_matrix_score_addr6 : 2
	State 7
		nw_matrix_score_addr_1 : 1
		nw_matrix_score_load_1 : 2
		tmp_8 : 1
		tmp_8_trn_cast : 1
		nw_matrix_score_addr7 : 2
		nw_matrix_score_addr8 : 2
		reads_addr : 2
		reads_load : 3
	State 8
		nw_matrix_score_addr_2 : 1
		nw_matrix_score_load_2 : 2
		nw_matrix_score_addr_3 : 1
		nw_matrix_score_load_3 : 2
	State 9
	State 10
		diag_score : 1
		left_score : 1
		up_score : 1
	State 11
		or_cond : 1
		stg_103 : 1
		nw_matrix_orig_load_1 : 1
		or_cond2 : 1
		stg_110 : 1
		nw_matrix_orig_load_3 : 1
		nw_matrix_orig_load_2 : 1
	State 12
	State 13
	State 14
	State 15
		nw_matrix_score_addr_4 : 1
		stg_123 : 2
		nw_matrix_orig_addr_2 : 1
		stg_125 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
		nw_matrix_score_addr_6 : 1
		stg_141 : 2
		nw_matrix_orig_addr_6 : 1
		stg_143 : 2
	State 21
	State 22
	State 23
	State 24
		nw_matrix_score_addr_5 : 1
		stg_150 : 2
		nw_matrix_orig_addr_4 : 1
		stg_152 : 2
	State 25
		nw_matrix_score_addr : 1
		nw_matrix_score_load : 2
	State 26
	State 27
		tmp_5 : 1
		max_2_max : 2
		max_score_2_max_score : 2
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		nw_matrix_orig_addr : 1
		nw_matrix_orig_load : 2
	State 34
	State 35
	State 36
		stg_173 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_244           |    0    |    0    |    22   |
|          |           tmp_1_fu_270          |    0    |    0    |    15   |
|          |   nw_matrix_score_addr6_fu_310  |    0    |    0    |    22   |
|          |   nw_matrix_score_addr2_fu_315  |    0    |    0    |    22   |
|          |             i_fu_320            |    0    |    0    |    15   |
|          |           tmp_7_fu_330          |    0    |    0    |    7    |
|    add   |   nw_matrix_score_addr7_fu_345  |    0    |    0    |    22   |
|          |   nw_matrix_score_addr8_fu_350  |    0    |    0    |    22   |
|          |        diag_score_fu_384        |    0    |    0    |    9    |
|          |        left_score_fu_390        |    0    |    0    |    8    |
|          |         up_score_fu_396         |    0    |    0    |    8    |
|          |            j_1_fu_445           |    0    |    0    |    7    |
|          |   nw_matrix_orig_addr2_fu_492   |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          | diag_score_0_v_cast_cast_fu_377 |    0    |    0    |    1    |
|  select  |         max_2_max_fu_477        |    0    |    0    |    32   |
|          |   max_score_2_max_score_fu_484  |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          |         exitcond1_fu_264        |    0    |    0    |    6    |
|          |         exitcond_fu_300         |    0    |    0    |    3    |
|          |           tmp_9_fu_363          |    0    |    0    |    3    |
|   icmp   |           tmp_s_fu_402          |    0    |    0    |    3    |
|          |           tmp_4_fu_406          |    0    |    0    |    3    |
|          |          tmp_10_fu_419          |    0    |    0    |    3    |
|          |          tmp_11_fu_423          |    0    |    0    |    3    |
|          |           tmp_5_fu_471          |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_276           |    2    |    0    |    0    |
|    mul   |            grp_fu_285           |    1    |    0    |    0    |
|          |            grp_fu_291           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    or    |          or_cond_fu_410         |    0    |    0    |    1    |
|          |         or_cond2_fu_427         |    0    |    0    |    1    |
|----------|---------------------------------|---------|---------|---------|
|          |        max_1_cast2_fu_256       |    0    |    0    |    0    |
|          |     max_1_cast2_cast_fu_260     |    0    |    0    |    0    |
|          |      tmp_2_trn_cast_fu_282      |    0    |    0    |    0    |
|          |           tmp_2_fu_296          |    0    |    0    |    0    |
|          |      tmp_6_trn_cast_fu_306      |    0    |    0    |    0    |
|          |           tmp_6_fu_326          |    0    |    0    |    0    |
|   zext   |           tmp_8_fu_336          |    0    |    0    |    0    |
|          |      tmp_8_trn_cast_fu_341      |    0    |    0    |    0    |
|          |          tmp_12_fu_355          |    0    |    0    |    0    |
|          |          tmp_13_fu_359          |    0    |    0    |    0    |
|          |          tmp_15_fu_439          |    0    |    0    |    0    |
|          |          tmp_19_fu_451          |    0    |    0    |    0    |
|          |          tmp_17_fu_457          |    0    |    0    |    0    |
|          |           tmp_3_fu_463          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          up_cast_fu_367         |    0    |    0    |    0    |
|          |         left_cast_fu_371        |    0    |    0    |    0    |
|   sext   |         diag_cast_fu_374        |    0    |    0    |    0    |
|          |        max_score_1_fu_467       |    0    |    0    |    0    |
|          |            tmp_fu_497           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_14_fu_416          |    0    |    0    |    0    |
|   trunc  |          tmp_18_fu_433          |    0    |    0    |    0    |
|          |          tmp_16_fu_436          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    4    |    0    |   313   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      diag_score_reg_636      |    9   |
|           i_reg_561          |   15   |
|          j_1_reg_707         |    7   |
|           j_reg_232          |    7   |
|      left_score_reg_644      |    9   |
|   max_1_cast2_cast_reg_506   |   22   |
|      max_1_cast2_reg_501     |   32   |
|         max_1_reg_196        |   15   |
|       max_2_max_reg_737      |   32   |
|          max_reg_208         |   32   |
| max_score_2_max_score_reg_742|   32   |
|       max_score_reg_220      |   32   |
| nw_matrix_orig_addr1_reg_747 |   32   |
| nw_matrix_orig_addr2_reg_752 |   32   |
| nw_matrix_orig_addr_1_reg_668|   21   |
| nw_matrix_orig_addr_2_reg_702|   21   |
| nw_matrix_orig_addr_3_reg_692|   21   |
| nw_matrix_orig_addr_4_reg_727|   21   |
| nw_matrix_orig_addr_5_reg_682|   21   |
| nw_matrix_orig_addr_6_reg_717|   21   |
|  nw_matrix_orig_addr_reg_757 |   21   |
| nw_matrix_orig_load_1_reg_697|   32   |
| nw_matrix_orig_load_2_reg_722|   32   |
| nw_matrix_orig_load_3_reg_712|   32   |
| nw_matrix_score_addr2_reg_556|   22   |
| nw_matrix_score_addr3_reg_530|   22   |
| nw_matrix_score_addr4_reg_536|   22   |
| nw_matrix_score_addr6_reg_551|   22   |
| nw_matrix_score_addr7_reg_576|   22   |
| nw_matrix_score_addr8_reg_581|   22   |
|nw_matrix_score_addr_1_reg_571|   21   |
|nw_matrix_score_addr_2_reg_601|   21   |
|nw_matrix_score_addr_3_reg_611|   21   |
| nw_matrix_score_addr_reg_732 |   21   |
|nw_matrix_score_load_2_reg_621|    8   |
|nw_matrix_score_load_3_reg_626|    8   |
|       or_cond2_reg_673       |    1   |
|        or_cond_reg_659       |    1   |
|      reads_addr_reg_591      |    7   |
|      reads_load_reg_616      |    8   |
|    ref_genome_addr_reg_525   |   15   |
|    ref_genome_load_reg_586   |    8   |
|            reg_248           |    8   |
|            reg_252           |   22   |
|        tmp_12_reg_596        |   64   |
|        tmp_13_reg_606        |   64   |
|        tmp_14_reg_663        |    8   |
|        tmp_16_reg_687        |    8   |
|        tmp_18_reg_677        |    8   |
|         tmp_1_reg_514        |   15   |
|    tmp_2_trn_cast_reg_520    |   22   |
|         tmp_6_reg_566        |   64   |
|    tmp_6_trn_cast_reg_546    |   22   |
|         tmp_9_reg_631        |    1   |
|       up_score_reg_652       |    9   |
+------------------------------+--------+
|             Total            |  1138  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_68 |  p0  |   7  |  21  |   147  ||    21   |
|  grp_access_fu_68 |  p3  |   4  |  21  |   84   ||    21   |
|  grp_access_fu_68 |  p4  |   2  |   8  |   16   ||    8    |
|  grp_access_fu_80 |  p0  |   2  |   7  |   14   ||    7    |
| grp_access_fu_111 |  p0  |  14  |  21  |   294  ||    63   |
| grp_access_fu_111 |  p1  |   3  |  32  |   96   ||    32   |
|   max_1_reg_196   |  p0  |   2  |  15  |   30   ||    15   |
|    max_reg_208    |  p0  |   2  |  32  |   64   ||    32   |
| max_score_reg_220 |  p0  |   2  |  32  |   64   ||    32   |
|     j_reg_232     |  p0  |   2  |   7  |   14   ||    7    |
|     grp_fu_285    |  p0  |   2  |  15  |   30   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   853  ||  18.313 ||   253   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   313  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   18   |    -   |   253  |
|  Register |    -   |    -   |  1138  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   18   |  1138  |   566  |
+-----------+--------+--------+--------+--------+
