<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf pin.ucf

</twCmdLine><twDesign>mips.ncd</twDesign><twDesignPath>mips.ncd</twDesignPath><twPCF>mips.pcf</twPCF><twPcfPath>mips.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MAXPERIOD" name="Tpllper_CLKIN" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="Clock/pll_base_inst/PLL_ADV/CLKIN1" logResource="Clock/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="Clock/clkin1"/><twPinLimit anchorID="8" type="MAXPERIOD" name="Tpllper_CLKFB" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="Clock/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="Clock/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y2.CLKFBOUT" clockNet="Clock/clkfbout"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="23.948" period="25.000" constraintValue="25.000" deviceLimit="1.052" freqLimit="950.570" physResource="Clock/pll_base_inst/PLL_ADV/CLKOUT1" logResource="Clock/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="Clock/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_Clock_clkout1 = PERIOD TIMEGRP &quot;Clock_clkout1&quot; TS_clk_in / 1.6 HIGH 50%;</twConstName><twItemCnt>6241991</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>583</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.542</twMinPer></twConstHead><twPathRptBanner iPaths="22793" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y56.DIA2), 22793 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.458</twSlack><twSrc BELType="FF">CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType="RAM">CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>18.744</twTotPathDel><twClkSkew dest = "1.958" src = "2.433">0.475</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType='RAM'>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X32Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;27&gt;</twComp><twBEL>CPU/pipeline_dp/m/IRW_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/m/IRW_31_2</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y118.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut1</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/mfc011</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/mfc01</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;7&gt;</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_n0423_Madd_xor&lt;0&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_n0423_Madd_xor&lt;0&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut221</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y116.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N46</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_xor&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.885</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/add_is_xor_add_120_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N413</twComp><twBEL>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y128.B2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.176</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y128.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>UART/divr&lt;5&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_A261</twBEL><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y129.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>UART/divr&lt;9&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>UART/divr&lt;13&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y145.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.029</twDelInfo><twComp>CPU/pipeline_dp/D2write&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y145.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Tube/data&lt;8&gt;</twComp><twBEL>CPU/pipeline_dp/m/DMM/Mmux_D2write41</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y126.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/Mmux_D2write4</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y126.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>UART/load</twComp><twBEL>CPU/pipeline_dp/m/DMM/Mmux_D2write43</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y56.DIA2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/D2write&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y56.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.684</twLogDel><twRouteDel>15.060</twRouteDel><twTotDel>18.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.523</twSlack><twSrc BELType="FF">CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType="RAM">CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>18.679</twTotPathDel><twClkSkew dest = "1.958" src = "2.433">0.475</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType='RAM'>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X32Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;27&gt;</twComp><twBEL>CPU/pipeline_dp/m/IRW_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/m/IRW_31_2</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y118.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut1</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/mfc011</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/mfc01</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;7&gt;</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_n0423_Madd_xor&lt;0&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_n0423_Madd_xor&lt;0&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut221</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y117.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N54</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/ic[3]_mfc0_OR_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/ic[3]_mfc0_OR_133_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N413</twComp><twBEL>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y128.B2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.176</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y128.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>UART/divr&lt;5&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_A261</twBEL><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y129.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>UART/divr&lt;9&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>UART/divr&lt;13&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y145.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.029</twDelInfo><twComp>CPU/pipeline_dp/D2write&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y145.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Tube/data&lt;8&gt;</twComp><twBEL>CPU/pipeline_dp/m/DMM/Mmux_D2write41</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y126.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/Mmux_D2write4</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y126.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>UART/load</twComp><twBEL>CPU/pipeline_dp/m/DMM/Mmux_D2write43</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y56.DIA2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/D2write&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y56.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.665</twLogDel><twRouteDel>15.014</twRouteDel><twTotDel>18.679</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.687</twSlack><twSrc BELType="FF">CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType="RAM">CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>18.515</twTotPathDel><twClkSkew dest = "1.958" src = "2.433">0.475</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType='RAM'>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X32Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;27&gt;</twComp><twBEL>CPU/pipeline_dp/m/IRW_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/m/IRW_31_2</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y118.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut1</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/mfc011</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/mfc01</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N627</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/RegWrite11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y116.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/RegWrite1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N627</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_xor&lt;0&gt;1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>N626</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/m/AOW&lt;7&gt;</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Mmux_DataSrc11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Mmux_DataSrc11</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N413</twComp><twBEL>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y128.B2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.176</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y128.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>UART/divr&lt;5&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_A261</twBEL><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y129.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>UART/divr&lt;9&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>UART/divr&lt;13&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y145.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.029</twDelInfo><twComp>CPU/pipeline_dp/D2write&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y145.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Tube/data&lt;8&gt;</twComp><twBEL>CPU/pipeline_dp/m/DMM/Mmux_D2write41</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y126.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/Mmux_D2write4</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y126.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>UART/load</twComp><twBEL>CPU/pipeline_dp/m/DMM/Mmux_D2write43</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y56.DIA2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/D2write&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y56.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.708</twLogDel><twRouteDel>14.807</twRouteDel><twTotDel>18.515</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22793" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y58.DIA2), 22793 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.689</twSlack><twSrc BELType="FF">CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType="RAM">CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>18.506</twTotPathDel><twClkSkew dest = "1.951" src = "2.433">0.482</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType='RAM'>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X32Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;27&gt;</twComp><twBEL>CPU/pipeline_dp/m/IRW_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/m/IRW_31_2</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y118.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut1</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/mfc011</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/mfc01</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;7&gt;</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_n0423_Madd_xor&lt;0&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_n0423_Madd_xor&lt;0&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut221</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y116.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N46</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_xor&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.885</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/add_is_xor_add_120_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N413</twComp><twBEL>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y128.B2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.176</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y128.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>UART/divr&lt;5&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_A261</twBEL><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y129.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>UART/divr&lt;9&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>UART/divr&lt;13&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y145.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.029</twDelInfo><twComp>CPU/pipeline_dp/D2write&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y145.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Tube/data&lt;8&gt;</twComp><twBEL>CPU/pipeline_dp/m/DMM/Mmux_D2write41</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y126.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/Mmux_D2write4</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y126.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>UART/load</twComp><twBEL>CPU/pipeline_dp/m/DMM/Mmux_D2write43</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y58.DIA2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/D2write&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y58.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.684</twLogDel><twRouteDel>14.822</twRouteDel><twTotDel>18.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.754</twSlack><twSrc BELType="FF">CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType="RAM">CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>18.441</twTotPathDel><twClkSkew dest = "1.951" src = "2.433">0.482</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType='RAM'>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X32Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;27&gt;</twComp><twBEL>CPU/pipeline_dp/m/IRW_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/m/IRW_31_2</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y118.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut1</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/mfc011</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/mfc01</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;7&gt;</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_n0423_Madd_xor&lt;0&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_n0423_Madd_xor&lt;0&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut221</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y117.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N54</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/ic[3]_mfc0_OR_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/ic[3]_mfc0_OR_133_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N413</twComp><twBEL>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y128.B2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.176</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y128.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>UART/divr&lt;5&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_A261</twBEL><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y129.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>UART/divr&lt;9&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>UART/divr&lt;13&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y145.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.029</twDelInfo><twComp>CPU/pipeline_dp/D2write&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y145.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Tube/data&lt;8&gt;</twComp><twBEL>CPU/pipeline_dp/m/DMM/Mmux_D2write41</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y126.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/Mmux_D2write4</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y126.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>UART/load</twComp><twBEL>CPU/pipeline_dp/m/DMM/Mmux_D2write43</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y58.DIA2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/D2write&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y58.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.665</twLogDel><twRouteDel>14.776</twRouteDel><twTotDel>18.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.918</twSlack><twSrc BELType="FF">CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType="RAM">CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>18.277</twTotPathDel><twClkSkew dest = "1.951" src = "2.433">0.482</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType='RAM'>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X32Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;27&gt;</twComp><twBEL>CPU/pipeline_dp/m/IRW_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/m/IRW_31_2</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y118.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut1</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/mfc011</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/mfc01</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N627</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/RegWrite11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y116.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/RegWrite1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N627</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_xor&lt;0&gt;1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>N626</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/m/AOW&lt;7&gt;</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Mmux_DataSrc11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Mmux_DataSrc11</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N413</twComp><twBEL>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y128.B2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.176</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y128.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>UART/divr&lt;5&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_A261</twBEL><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y129.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>UART/divr&lt;9&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y130.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>UART/divr&lt;13&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y145.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.029</twDelInfo><twComp>CPU/pipeline_dp/D2write&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y145.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Tube/data&lt;8&gt;</twComp><twBEL>CPU/pipeline_dp/m/DMM/Mmux_D2write41</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y126.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.868</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/Mmux_D2write4</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y126.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>UART/load</twComp><twBEL>CPU/pipeline_dp/m/DMM/Mmux_D2write43</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y58.DIA2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/D2write&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y58.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.708</twLogDel><twRouteDel>14.569</twRouteDel><twTotDel>18.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7189" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y86.DIA4), 7189 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.724</twSlack><twSrc BELType="FF">CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType="RAM">CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>18.477</twTotPathDel><twClkSkew dest = "1.957" src = "2.433">0.476</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType='RAM'>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X32Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;27&gt;</twComp><twBEL>CPU/pipeline_dp/m/IRW_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/m/IRW_31_2</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y118.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut1</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/mfc011</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/mfc01</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;7&gt;</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_n0423_Madd_xor&lt;0&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_n0423_Madd_xor&lt;0&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut221</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y116.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N46</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_xor&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.885</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/add_is_xor_add_120_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N413</twComp><twBEL>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y128.B2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.176</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>UART/divr&lt;5&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_A261</twBEL><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y148.D2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.721</twDelInfo><twComp>CPU/pipeline_dp/D2write&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y148.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/m/DRW&lt;4&gt;</twComp><twBEL>CPU/pipeline_dp/m/DMM/Mmux_D2write381</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y86.DIA4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.187</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/D2write&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y86.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.201</twLogDel><twRouteDel>15.276</twRouteDel><twTotDel>18.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.789</twSlack><twSrc BELType="FF">CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType="RAM">CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>18.412</twTotPathDel><twClkSkew dest = "1.957" src = "2.433">0.476</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType='RAM'>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X32Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;27&gt;</twComp><twBEL>CPU/pipeline_dp/m/IRW_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/m/IRW_31_2</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y118.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut1</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/mfc011</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/mfc01</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;7&gt;</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_n0423_Madd_xor&lt;0&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_n0423_Madd_xor&lt;0&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut221</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y117.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N54</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/ic[3]_mfc0_OR_133_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/ic[3]_mfc0_OR_133_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N413</twComp><twBEL>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y128.B2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.176</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>UART/divr&lt;5&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_A261</twBEL><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y148.D2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.721</twDelInfo><twComp>CPU/pipeline_dp/D2write&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y148.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/m/DRW&lt;4&gt;</twComp><twBEL>CPU/pipeline_dp/m/DMM/Mmux_D2write381</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y86.DIA4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.187</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/D2write&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y86.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.182</twLogDel><twRouteDel>15.230</twRouteDel><twTotDel>18.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.953</twSlack><twSrc BELType="FF">CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType="RAM">CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>18.248</twTotPathDel><twClkSkew dest = "1.957" src = "2.433">0.476</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/m/IRW_25</twSrc><twDest BELType='RAM'>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X32Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;27&gt;</twComp><twBEL>CPU/pipeline_dp/m/IRW_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.429</twDelInfo><twComp>CPU/pipeline_dp/m/IRW&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/m/IRW_31_2</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y118.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Madd_n0450_Madd_xor&lt;0&gt;112</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut1</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/mfc011</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/mfc01</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N627</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/RegWrite11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y116.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/RegWrite1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N627</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Madd_add_is_xor_add_120_OUT&lt;0&gt;_Madd_xor&lt;0&gt;1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>N626</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/m/AOW&lt;7&gt;</twComp><twBEL>CPU/pipeline_dp/w/contorllerW/Mmux_DataSrc11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>CPU/pipeline_dp/w/contorllerW/Mmux_DataSrc11</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N413</twComp><twBEL>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y128.B2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.176</twDelInfo><twComp>CPU/pipeline_dp/w/mux_rf_wd_W/Mmux_DataSrcOut264</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y128.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>UART/divr&lt;5&gt;</twComp><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_A261</twBEL><twBEL>CPU/pipeline_dp/m/MF_RT_M/Mmux_MF_OUT6_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y148.D2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.721</twDelInfo><twComp>CPU/pipeline_dp/D2write&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y148.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/m/DRW&lt;4&gt;</twComp><twBEL>CPU/pipeline_dp/m/DMM/Mmux_D2write381</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y86.DIA4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.187</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/D2write&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y86.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/pipeline_dp/m/DMM/BRAM_DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.225</twLogDel><twRouteDel>15.023</twRouteDel><twTotDel>18.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Clock_clkout1 = PERIOD TIMEGRP &quot;Clock_clkout1&quot; TS_clk_in / 1.6 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y48.ADDRA9), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="FF">CPU/pipeline_dp/f/PCF/PC_8</twSrc><twDest BELType="RAM">CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.674</twTotPathDel><twClkSkew dest = "0.929" src = "0.741">-0.188</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/f/PCF/PC_8</twSrc><twDest BELType='RAM'>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X51Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CPU/pipeline_dp/f/PCF/PC&lt;9&gt;</twComp><twBEL>CPU/pipeline_dp/f/PCF/PC_8</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y48.ADDRA9</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.542</twDelInfo><twComp>CPU/pipeline_dp/f/PCF/PC&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y48.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.542</twRouteDel><twTotDel>0.674</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk2</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y48.ADDRA8), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="FF">CPU/pipeline_dp/f/PCF/PC_7</twSrc><twDest BELType="RAM">CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.678</twTotPathDel><twClkSkew dest = "0.929" src = "0.741">-0.188</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/f/PCF/PC_7</twSrc><twDest BELType='RAM'>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X51Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CPU/pipeline_dp/f/PCF/PC&lt;9&gt;</twComp><twBEL>CPU/pipeline_dp/f/PCF/PC_7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y48.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.546</twDelInfo><twComp>CPU/pipeline_dp/f/PCF/PC&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y48.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.546</twRouteDel><twTotDel>0.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk2</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y48.ADDRA3), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.199</twSlack><twSrc BELType="FF">CPU/pipeline_dp/f/PCF/PC_2</twSrc><twDest BELType="RAM">CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.708</twTotPathDel><twClkSkew dest = "0.929" src = "0.743">-0.186</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/f/PCF/PC_2</twSrc><twDest BELType='RAM'>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X50Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/pipeline_dp/f/PCF/PC&lt;2&gt;</twComp><twBEL>CPU/pipeline_dp/f/PCF/PC_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y48.ADDRA3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.574</twDelInfo><twComp>CPU/pipeline_dp/f/PCF/PC&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y48.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.574</twRouteDel><twTotDel>0.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk2</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_Clock_clkout1 = PERIOD TIMEGRP &quot;Clock_clkout1&quot; TS_clk_in / 1.6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.430" period="25.000" constraintValue="25.000" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y14.CLKA" clockNet="Clk2"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.430" period="25.000" constraintValue="25.000" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y20.CLKA" clockNet="Clk2"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.430" period="25.000" constraintValue="25.000" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y18.CLKA" clockNet="Clk2"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_Clock_clkout0 = PERIOD TIMEGRP &quot;Clock_clkout0&quot; TS_clk_in / 0.8 HIGH 50%;</twConstName><twItemCnt>3707748002</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8402</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>24.772</twMinPer></twConstHead><twPathRptBanner iPaths="136921" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pipeline_dp/f/IRD_2_1 (SLICE_X52Y79.D5), 136921 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.878</twSlack><twSrc BELType="FF">CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType="FF">CPU/pipeline_dp/f/IRD_2_1</twDest><twTotPathDel>9.378</twTotPathDel><twClkSkew dest = "1.967" src = "2.388">0.421</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType='FF'>CPU/pipeline_dp/f/IRD_2_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twSrcClk><twPathDel><twSite>SLICE_X52Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y36.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.473</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;4&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux231</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y79.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.427</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y79.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/pipeline_dp/f/IRD&lt;3&gt;</twComp><twBEL>CPU/pipeline_dp/f/IRD_2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>CPU/pipeline_dp/f/IRD&lt;3&gt;</twComp><twBEL>CPU/pipeline_dp/f/IRD_2_rstpot_rt</twBEL><twBEL>CPU/pipeline_dp/f/IRD_2_1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>8.139</twRouteDel><twTotDel>9.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.004</twSlack><twSrc BELType="FF">CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType="FF">CPU/pipeline_dp/f/IRD_2_1</twDest><twTotPathDel>9.252</twTotPathDel><twClkSkew dest = "1.967" src = "2.388">0.421</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType='FF'>CPU/pipeline_dp/f/IRD_2_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twSrcClk><twPathDel><twSite>SLICE_X52Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.347</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;4&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux231</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y79.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.427</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y79.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/pipeline_dp/f/IRD&lt;3&gt;</twComp><twBEL>CPU/pipeline_dp/f/IRD_2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>CPU/pipeline_dp/f/IRD&lt;3&gt;</twComp><twBEL>CPU/pipeline_dp/f/IRD_2_rstpot_rt</twBEL><twBEL>CPU/pipeline_dp/f/IRD_2_1</twBEL></twPathDel><twLogDel>1.239</twLogDel><twRouteDel>8.013</twRouteDel><twTotDel>9.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.172</twSlack><twSrc BELType="RAM">CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/pipeline_dp/f/IRD_2_1</twDest><twTotPathDel>8.088</twTotPathDel><twClkSkew dest = "1.967" src = "2.384">0.417</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/pipeline_dp/f/IRD_2_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X3Y14.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y14.DOA2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y36.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;4&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux231</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y79.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.427</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y79.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/pipeline_dp/f/IRD&lt;3&gt;</twComp><twBEL>CPU/pipeline_dp/f/IRD_2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>CPU/pipeline_dp/f/IRD&lt;3&gt;</twComp><twBEL>CPU/pipeline_dp/f/IRD_2_rstpot_rt</twBEL><twBEL>CPU/pipeline_dp/f/IRD_2_1</twBEL></twPathDel><twLogDel>2.814</twLogDel><twRouteDel>5.274</twRouteDel><twTotDel>8.088</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="136921" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pipeline_dp/f/IRD_0_1 (SLICE_X54Y79.AX), 136921 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.133</twSlack><twSrc BELType="FF">CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType="FF">CPU/pipeline_dp/f/IRD_0_1</twDest><twTotPathDel>9.118</twTotPathDel><twClkSkew dest = "1.962" src = "2.388">0.426</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType='FF'>CPU/pipeline_dp/f/IRD_0_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twSrcClk><twPathDel><twSite>SLICE_X52Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.430</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;7&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.936</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/f/IRD&lt;3&gt;</twComp><twBEL>CPU/pipeline_dp/f/IRD_0_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_0_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_0_1</twComp><twBEL>CPU/pipeline_dp/f/IRD_0_1</twBEL></twPathDel><twLogDel>1.147</twLogDel><twRouteDel>7.971</twRouteDel><twTotDel>9.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.204</twSlack><twSrc BELType="FF">CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType="FF">CPU/pipeline_dp/f/IRD_0_1</twDest><twTotPathDel>9.047</twTotPathDel><twClkSkew dest = "1.962" src = "2.388">0.426</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType='FF'>CPU/pipeline_dp/f/IRD_0_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twSrcClk><twPathDel><twSite>SLICE_X52Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.359</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;7&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.936</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/f/IRD&lt;3&gt;</twComp><twBEL>CPU/pipeline_dp/f/IRD_0_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_0_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_0_1</twComp><twBEL>CPU/pipeline_dp/f/IRD_0_1</twBEL></twPathDel><twLogDel>1.147</twLogDel><twRouteDel>7.900</twRouteDel><twTotDel>9.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.602</twSlack><twSrc BELType="RAM">CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/pipeline_dp/f/IRD_0_1</twDest><twTotPathDel>7.653</twTotPathDel><twClkSkew dest = "1.962" src = "2.384">0.422</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/pipeline_dp/f/IRD_0_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X3Y14.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y14.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;7&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.936</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/f/IRD&lt;3&gt;</twComp><twBEL>CPU/pipeline_dp/f/IRD_0_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_0_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_0_1</twComp><twBEL>CPU/pipeline_dp/f/IRD_0_1</twBEL></twPathDel><twLogDel>2.722</twLogDel><twRouteDel>4.931</twRouteDel><twTotDel>7.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="136921" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pipeline_dp/f/IRD_5_1 (SLICE_X53Y79.CX), 136921 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.177</twSlack><twSrc BELType="FF">CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType="FF">CPU/pipeline_dp/f/IRD_5_1</twDest><twTotPathDel>9.079</twTotPathDel><twClkSkew dest = "1.967" src = "2.388">0.421</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType='FF'>CPU/pipeline_dp/f/IRD_5_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twSrcClk><twPathDel><twSite>SLICE_X52Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y36.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.432</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;4&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux281</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/f/IRD&lt;7&gt;</twComp><twBEL>CPU/pipeline_dp/f/IRD_5_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y79.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_5_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y79.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_5_1</twComp><twBEL>CPU/pipeline_dp/f/IRD_5_1</twBEL></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>7.927</twRouteDel><twTotDel>9.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.287</twSlack><twSrc BELType="FF">CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType="FF">CPU/pipeline_dp/f/IRD_5_1</twDest><twTotPathDel>8.969</twTotPathDel><twClkSkew dest = "1.967" src = "2.388">0.421</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType='FF'>CPU/pipeline_dp/f/IRD_5_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twSrcClk><twPathDel><twSite>SLICE_X52Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.322</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;4&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux281</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/f/IRD&lt;7&gt;</twComp><twBEL>CPU/pipeline_dp/f/IRD_5_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y79.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_5_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y79.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_5_1</twComp><twBEL>CPU/pipeline_dp/f/IRD_5_1</twBEL></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>7.817</twRouteDel><twTotDel>8.969</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.476</twSlack><twSrc BELType="RAM">CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/pipeline_dp/f/IRD_5_1</twDest><twTotPathDel>7.784</twTotPathDel><twClkSkew dest = "1.967" src = "2.384">0.417</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/pipeline_dp/f/IRD_5_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X3Y14.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">Clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y14.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y36.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;4&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux281</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.919</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/pipeline_dp/f/IRD&lt;7&gt;</twComp><twBEL>CPU/pipeline_dp/f/IRD_5_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y79.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_5_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y79.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_5_1</twComp><twBEL>CPU/pipeline_dp/f/IRD_5_1</twBEL></twPathDel><twLogDel>2.727</twLogDel><twRouteDel>5.057</twRouteDel><twTotDel>7.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Clock_clkout0 = PERIOD TIMEGRP &quot;Clock_clkout0&quot; TS_clk_in / 0.8 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pipeline_dp/f/IRD_29_1 (SLICE_X53Y90.A5), 6 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.383</twSlack><twSrc BELType="FF">CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType="FF">CPU/pipeline_dp/f/IRD_29_1</twDest><twTotPathDel>0.892</twTotPathDel><twClkSkew dest = "0.929" src = "0.743">-0.186</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType='FF'>CPU/pipeline_dp/f/IRD_29_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">Clk2</twSrcClk><twPathDel><twSite>SLICE_X52Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_29_2</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux221</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.073</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_29_2</twComp><twBEL>CPU/pipeline_dp/f/IRD_29_1_rstpot</twBEL><twBEL>CPU/pipeline_dp/f/IRD_29_1</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk</twDestClk><twPctLog>67.8</twPctLog><twPctRoute>32.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType="FF">CPU/pipeline_dp/f/IRD_29_1</twDest><twTotPathDel>0.930</twTotPathDel><twClkSkew dest = "0.929" src = "0.743">-0.186</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twSrc><twDest BELType='FF'>CPU/pipeline_dp/f/IRD_29_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">Clk2</twSrcClk><twPathDel><twSite>SLICE_X52Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_29_2</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux221</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.073</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_29_2</twComp><twBEL>CPU/pipeline_dp/f/IRD_29_1_rstpot</twBEL><twBEL>CPU/pipeline_dp/f/IRD_29_1</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk</twDestClk><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.693</twSlack><twSrc BELType="RAM">CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/pipeline_dp/f/IRD_29_1</twDest><twTotPathDel>2.211</twTotPathDel><twClkSkew dest = "0.929" src = "0.734">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.399" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.323</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/pipeline_dp/f/IRD_29_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X3Y42.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">Clk2</twSrcClk><twPathDel><twSite>RAMB16_X3Y42.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y90.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_29_2</twComp><twBEL>CPU/pipeline_dp/f/IMF/BRAM_IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux221</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.073</twDelInfo><twComp>CPU/pipeline_dp/f/Instr&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_29_2</twComp><twBEL>CPU/pipeline_dp/f/IRD_29_1_rstpot</twBEL><twBEL>CPU/pipeline_dp/f/IRD_29_1</twBEL></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>0.624</twRouteDel><twTotDel>2.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk</twDestClk><twPctLog>71.8</twPctLog><twPctRoute>28.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pipeline_dp/d/GRFD/generalRegister_1_451 (SLICE_X2Y109.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">CPU/pipeline_dp/d/GRFD/generalRegister_1_451</twSrc><twDest BELType="FF">CPU/pipeline_dp/d/GRFD/generalRegister_1_451</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/d/GRFD/generalRegister_1_451</twSrc><twDest BELType='FF'>CPU/pipeline_dp/d/GRFD/generalRegister_1_451</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X2Y109.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/pipeline_dp/d/GRFD/generalRegister_1&lt;451&gt;</twComp><twBEL>CPU/pipeline_dp/d/GRFD/generalRegister_1_451</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y109.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>CPU/pipeline_dp/d/GRFD/generalRegister_1&lt;451&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y109.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>CPU/pipeline_dp/d/GRFD/generalRegister_1&lt;451&gt;</twComp><twBEL>CPU/pipeline_dp/d/GRFD/Mmux_generalRegister[15][31]_Wd[31]_mux_26_OUT261</twBEL><twBEL>CPU/pipeline_dp/d/GRFD/generalRegister_1_451</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pipeline_dp/f/IRD_24_1 (SLICE_X50Y88.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="FF">CPU/pipeline_dp/f/IRD_24_1</twSrc><twDest BELType="FF">CPU/pipeline_dp/f/IRD_24_1</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/pipeline_dp/f/IRD_24_1</twSrc><twDest BELType='FF'>CPU/pipeline_dp/f/IRD_24_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">Clk</twSrcClk><twPathDel><twSite>SLICE_X50Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_24_2</twComp><twBEL>CPU/pipeline_dp/f/IRD_24_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y88.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_24_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>CPU/pipeline_dp/f/IRD_24_2</twComp><twBEL>CPU/pipeline_dp/f/IRD_24_1_rstpot</twBEL><twBEL>CPU/pipeline_dp/f/IRD_24_1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.024</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="68"><twPinLimitBanner>Component Switching Limit Checks: TS_Clock_clkout0 = PERIOD TIMEGRP &quot;Clock_clkout0&quot; TS_clk_in / 0.8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="69" type="MINPERIOD" name="Tbcper_I" slack="47.334" period="50.000" constraintValue="50.000" deviceLimit="2.666" freqLimit="375.094" physResource="Clock/clkout1_buf/I0" logResource="Clock/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="Clock/clkout0"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tcp" slack="49.520" period="50.000" constraintValue="50.000" deviceLimit="0.480" freqLimit="2083.333" physResource="UART/divr&lt;5&gt;/CLK" logResource="UART/divr_2/CK" locationPin="SLICE_X44Y128.CLK" clockNet="Clk"/><twPinLimit anchorID="71" type="MINHIGHPULSE" name="Trpw" slack="49.520" period="50.000" constraintValue="25.000" deviceLimit="0.240" physResource="UART/divr&lt;5&gt;/SR" logResource="UART/divr_2/SR" locationPin="SLICE_X44Y128.SR" clockNet="Reset"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="72"><twConstRollup name="TS_clk_in" fullName="TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="31.267" errors="0" errorRollup="0" items="0" itemsRollup="3713989993"/><twConstRollup name="TS_Clock_clkout1" fullName="TS_Clock_clkout1 = PERIOD TIMEGRP &quot;Clock_clkout1&quot; TS_clk_in / 1.6 HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="19.542" actualRollup="N/A" errors="0" errorRollup="0" items="6241991" itemsRollup="0"/><twConstRollup name="TS_Clock_clkout0" fullName="TS_Clock_clkout0 = PERIOD TIMEGRP &quot;Clock_clkout0&quot; TS_clk_in / 0.8 HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="24.772" actualRollup="N/A" errors="0" errorRollup="0" items="3707748002" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="73">0</twUnmetConstCnt><twDataSheet anchorID="74" twNameLen="15"><twClk2SUList anchorID="75" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>24.772</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="76"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>3713989993</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>23614</twConnCnt></twConstCov><twStats anchorID="77"><twMinPer>24.772</twMinPer><twFootnote number="1" /><twMaxFreq>40.368</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jan 03 16:26:03 2019 </twTimestamp></twFoot><twClientInfo anchorID="78"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 312 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
