INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12565/Desktop/2019-2020-spring/computer architecture laborotary/lab_1/lab_1.srcs/sources_1/new/cpu_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12565/Desktop/2019-2020-spring/computer architecture laborotary/lab_1/lab_1.srcs/sim_1/new/cpu_32bit_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_32bit_test
