Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 469fe8d5eb27476b84add1619632a975 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alphabet_to_code_behav xil_defaultlib.tb_alphabet_to_code -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'text_length_i' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sources_1/imports/sources_1/imports/new/alphabet_to_code.vhd:69]
ERROR: [VRFC 10-1121] no index value can belong to null index range [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sources_1/imports/sources_1/imports/new/alphabet_to_code.vhd:83]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_alphabet_to_code in library work failed.
