-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity nlms_module_1tap is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    main_in_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    main_in_TVALID : IN STD_LOGIC;
    main_in_TREADY : OUT STD_LOGIC;
    main_in_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    main_in_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    main_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    aux_in_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    aux_in_TVALID : IN STD_LOGIC;
    aux_in_TREADY : OUT STD_LOGIC;
    aux_in_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    aux_in_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    aux_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    output_r_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_r_TVALID : OUT STD_LOGIC;
    output_r_TREADY : IN STD_LOGIC;
    output_r_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    output_r_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    output_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    mu : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of nlms_module_1tap is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "nlms_module_1tap_nlms_module_1tap,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-3,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.911000,HLS_SYN_LAT=86,HLS_SYN_TPT=21,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=19238,HLS_SYN_LUT=13882,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_iter0_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_iter0_fsm_state2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_iter0_fsm_state3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_iter0_fsm_state4 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_iter0_fsm_state5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_iter0_fsm_state6 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_iter0_fsm_state7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_iter0_fsm_state8 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_iter0_fsm_state9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_iter0_fsm_state10 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_iter0_fsm_state11 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_iter0_fsm_state12 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_iter0_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_iter0_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_iter0_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_iter0_fsm_state16 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_iter0_fsm_state17 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_iter0_fsm_state18 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_iter0_fsm_state19 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_iter0_fsm_state20 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_iter0_fsm_state21 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_ST_iter1_fsm_state22 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_iter1_fsm_state23 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_iter1_fsm_state24 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_iter1_fsm_state25 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_iter1_fsm_state26 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_iter1_fsm_state27 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_iter1_fsm_state28 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_iter1_fsm_state29 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_iter1_fsm_state30 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_iter1_fsm_state31 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_iter1_fsm_state32 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_iter1_fsm_state33 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_iter1_fsm_state34 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_iter1_fsm_state35 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_iter1_fsm_state36 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_iter1_fsm_state37 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_iter1_fsm_state38 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_iter1_fsm_state39 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_iter1_fsm_state40 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_iter1_fsm_state41 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_iter1_fsm_state42 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_ST_iter2_fsm_state43 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_iter2_fsm_state44 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_iter2_fsm_state45 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_iter2_fsm_state46 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_iter2_fsm_state47 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_iter2_fsm_state48 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_iter2_fsm_state49 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_iter2_fsm_state50 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_iter2_fsm_state51 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_iter2_fsm_state52 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_iter2_fsm_state53 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_iter2_fsm_state54 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_iter2_fsm_state55 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_iter2_fsm_state56 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_iter2_fsm_state57 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_iter2_fsm_state58 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_iter2_fsm_state59 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_iter2_fsm_state60 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_iter2_fsm_state61 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_iter2_fsm_state62 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_iter2_fsm_state63 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_ST_iter3_fsm_state64 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_iter3_fsm_state65 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_iter3_fsm_state66 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_iter3_fsm_state67 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_iter3_fsm_state68 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_iter3_fsm_state69 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_iter3_fsm_state70 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_iter3_fsm_state71 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_iter3_fsm_state72 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_iter3_fsm_state73 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_iter3_fsm_state74 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_iter3_fsm_state75 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_iter3_fsm_state76 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_iter3_fsm_state77 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_iter3_fsm_state78 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_iter3_fsm_state79 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_iter3_fsm_state80 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_iter3_fsm_state81 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_iter3_fsm_state82 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_iter3_fsm_state83 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_iter3_fsm_state84 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_ST_iter4_fsm_state85 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_iter4_fsm_state86 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_iter4_fsm_state87 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_ST_iter1_fsm_state0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_iter2_fsm_state0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_iter3_fsm_state0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_iter4_fsm_state0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv64_7FFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv64_8000000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv79_0 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv65_10000000000000000 : STD_LOGIC_VECTOR (64 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv63_7FFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (62 downto 0) := "111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_AE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101110";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv47_0 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000000";
    constant ap_const_lv47_7FFFFFFFFFFF : STD_LOGIC_VECTOR (46 downto 0) := "11111111111111111111111111111111111111111111111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal lms_aux_reg_M_real_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal lms_aux_reg_M_imag_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal lms_weights_real_V_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal lms_weights_imag_V_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal lms_aux_reg_M_real_V_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal lms_aux_reg_M_imag_V_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal lms_weights_real_V_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal lms_weights_imag_V_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal lms_weights_real_V_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal lms_weights_imag_V_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal main_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_iter0_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    signal ap_CS_iter0_fsm_state1 : STD_LOGIC;
    signal ap_CS_iter1_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    signal ap_CS_iter1_fsm_state22 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state23 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state24 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state25 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state26 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state27 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state28 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state29 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state30 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state31 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state32 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state33 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state34 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state35 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state36 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state37 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state38 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state39 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state40 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state41 : STD_LOGIC;
    signal ap_CS_iter1_fsm_state42 : STD_LOGIC;
    signal ap_CS_iter2_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    signal ap_CS_iter2_fsm_state43 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state44 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state45 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state46 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state47 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state48 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state49 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state50 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state51 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state52 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state53 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state54 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state55 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state56 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state57 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state58 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state59 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state60 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state61 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state62 : STD_LOGIC;
    signal ap_CS_iter2_fsm_state63 : STD_LOGIC;
    signal ap_CS_iter3_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    signal ap_CS_iter3_fsm_state64 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state65 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state66 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state67 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state68 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state69 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state70 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state71 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state72 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state73 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state74 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state75 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state76 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state77 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state78 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state79 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state80 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state81 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state82 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state83 : STD_LOGIC;
    signal ap_CS_iter3_fsm_state84 : STD_LOGIC;
    signal ap_CS_iter4_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    signal ap_CS_iter4_fsm_state85 : STD_LOGIC;
    signal ap_CS_iter4_fsm_state86 : STD_LOGIC;
    signal ap_CS_iter4_fsm_state87 : STD_LOGIC;
    signal aux_in_TDATA_blk_n : STD_LOGIC;
    signal output_r_TDATA_blk_n : STD_LOGIC;
    signal p_0_reg_2618 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state23_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state24_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state25_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state26_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state27_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state28_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state29_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state30_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_state31_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_state32_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_state33_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_state34_pp0_stage12_iter1 : BOOLEAN;
    signal ap_block_state35_pp0_stage13_iter1 : BOOLEAN;
    signal ap_block_state36_pp0_stage14_iter1 : BOOLEAN;
    signal ap_block_state37_pp0_stage15_iter1 : BOOLEAN;
    signal ap_block_state38_pp0_stage16_iter1 : BOOLEAN;
    signal ap_block_state39_pp0_stage17_iter1 : BOOLEAN;
    signal ap_block_state40_pp0_stage18_iter1 : BOOLEAN;
    signal ap_block_state41_pp0_stage19_iter1 : BOOLEAN;
    signal ap_block_state42_pp0_stage20_iter1 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state44_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state45_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state46_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state47_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state48_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_state49_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_state50_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_state51_pp0_stage8_iter2 : BOOLEAN;
    signal ap_block_state52_pp0_stage9_iter2 : BOOLEAN;
    signal ap_block_state53_pp0_stage10_iter2 : BOOLEAN;
    signal ap_block_state54_pp0_stage11_iter2 : BOOLEAN;
    signal ap_block_state55_pp0_stage12_iter2 : BOOLEAN;
    signal ap_block_state56_pp0_stage13_iter2 : BOOLEAN;
    signal ap_block_state57_pp0_stage14_iter2 : BOOLEAN;
    signal ap_block_state58_pp0_stage15_iter2 : BOOLEAN;
    signal ap_block_state59_pp0_stage16_iter2 : BOOLEAN;
    signal ap_block_state60_pp0_stage17_iter2 : BOOLEAN;
    signal ap_block_state61_pp0_stage18_iter2 : BOOLEAN;
    signal ap_block_state62_pp0_stage19_iter2 : BOOLEAN;
    signal ap_block_state63_pp0_stage20_iter2 : BOOLEAN;
    signal ap_block_state64_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state65_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state66_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state67_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state68_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_state69_pp0_stage5_iter3 : BOOLEAN;
    signal ap_block_state70_pp0_stage6_iter3 : BOOLEAN;
    signal ap_block_state71_pp0_stage7_iter3 : BOOLEAN;
    signal ap_block_state72_pp0_stage8_iter3 : BOOLEAN;
    signal ap_block_state73_pp0_stage9_iter3 : BOOLEAN;
    signal ap_block_state74_pp0_stage10_iter3 : BOOLEAN;
    signal ap_block_state75_pp0_stage11_iter3 : BOOLEAN;
    signal ap_block_state76_pp0_stage12_iter3 : BOOLEAN;
    signal ap_block_state77_pp0_stage13_iter3 : BOOLEAN;
    signal ap_block_state78_pp0_stage14_iter3 : BOOLEAN;
    signal ap_block_state79_pp0_stage15_iter3 : BOOLEAN;
    signal ap_block_state80_pp0_stage16_iter3 : BOOLEAN;
    signal ap_block_state81_pp0_stage17_iter3 : BOOLEAN;
    signal ap_block_state82_pp0_stage18_iter3 : BOOLEAN;
    signal ap_block_state83_pp0_stage19_iter3 : BOOLEAN;
    signal ap_block_state84_pp0_stage20_iter3 : BOOLEAN;
    signal ap_block_state85_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state86_pp0_stage1_iter4 : BOOLEAN;
    signal regslice_both_output_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state87_pp0_stage2_iter4 : BOOLEAN;
    signal p_0_reg_2618_pp0_iter0_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_iter0_fsm_state21 : STD_LOGIC;
    signal ap_block_state21_pp0_stage20_iter0 : BOOLEAN;
    signal p_0_reg_2618_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_reg_2618_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_s_reg_2624 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_reg_2624_pp0_iter0_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_reg_2624_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_reg_2624_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal aux_tmp_data_M_real_V_fu_247_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal aux_tmp_data_M_real_V_reg_2629 : STD_LOGIC_VECTOR (15 downto 0);
    signal aux_tmp_data_M_real_V_reg_2629_pp0_iter0_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal aux_tmp_data_M_real_V_reg_2629_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal aux_tmp_data_M_real_V_reg_2629_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal aux_tmp_data_M_imag_V_reg_2635 : STD_LOGIC_VECTOR (15 downto 0);
    signal aux_tmp_data_M_imag_V_reg_2635_pp0_iter0_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal aux_tmp_data_M_imag_V_reg_2635_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal aux_tmp_data_M_imag_V_reg_2635_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1169_fu_269_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal sext_ln1171_fu_277_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal sext_ln1169_3_fu_325_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_reg_2681 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_iter0_fsm_state2 : STD_LOGIC;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal r_V_4_reg_2681_pp0_iter0_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_reg_2681_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_reg_2681_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1169_4_fu_496_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_5_fu_499_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_281_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_reg_2698 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_CS_iter0_fsm_state3 : STD_LOGIC;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal grp_fu_307_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal mul_ln1171_1_reg_2703 : STD_LOGIC_VECTOR (78 downto 0);
    signal grp_fu_313_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_2_reg_2708 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_319_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_3_reg_2713 : STD_LOGIC_VECTOR (79 downto 0);
    signal r_V_6_reg_2718 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_6_reg_2718_pp0_iter0_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_6_reg_2718_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_6_reg_2718_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1169_6_fu_518_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1171_fu_522_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal sub_ln1171_reg_2730 : STD_LOGIC_VECTOR (78 downto 0);
    signal ap_CS_iter0_fsm_state4 : STD_LOGIC;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal sub_ln1245_fu_527_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal sub_ln1245_reg_2735 : STD_LOGIC_VECTOR (79 downto 0);
    signal tmp_11_reg_2740 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_2746 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_2752 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2590_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1246_fu_563_p2 : STD_LOGIC_VECTOR (80 downto 0);
    signal sub_ln1246_reg_2763 : STD_LOGIC_VECTOR (80 downto 0);
    signal ap_CS_iter0_fsm_state5 : STD_LOGIC;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal tmp_2_reg_2768 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_2774 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2780 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln384_3_fu_654_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln384_3_reg_2786 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln384_3_reg_2786_pp0_iter0_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln384_3_reg_2786_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln384_3_reg_2786_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2596_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2602_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1245_4_reg_2797 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln384_1_fu_721_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln384_1_reg_2802 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_iter0_fsm_state6 : STD_LOGIC;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal select_ln384_1_reg_2802_pp0_iter0_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln384_1_reg_2802_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln384_1_reg_2802_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2610_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1245_5_reg_2808 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1245_6_fu_729_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln1245_6_fu_729_p2 : signal is "no";
    signal add_ln1245_6_reg_2813 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_iter0_fsm_state7 : STD_LOGIC;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal icmp_ln1551_fu_740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1551_reg_2819 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_iter0_fsm_state8 : STD_LOGIC;
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal icmp_ln1551_reg_2819_pp0_iter0_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1551_reg_2819_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1551_reg_2819_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal mu_read_reg_2828 : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_read_reg_2828_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mu_read_reg_2828_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1169_1_fu_755_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal sext_ln1169_1_reg_2833 : STD_LOGIC_VECTOR (79 downto 0);
    signal lms_weights_imag_V_1_load_reg_2841 : STD_LOGIC_VECTOR (63 downto 0);
    signal lms_weights_real_V_1_load_reg_2861 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1171_1_fu_789_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal sext_ln1171_6_fu_798_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal sext_ln1171_6_reg_2872 : STD_LOGIC_VECTOR (79 downto 0);
    signal sext_ln1169_2_fu_807_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal sext_ln1169_2_reg_2879 : STD_LOGIC_VECTOR (79 downto 0);
    signal lms_weights_real_V_0_load_reg_2887 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1171_8_fu_814_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal lms_weights_imag_V_0_load_reg_2898 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1171_10_fu_836_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal sext_ln1171_10_reg_2913 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_773_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal mul_ln1171_5_reg_2925 : STD_LOGIC_VECTOR (78 downto 0);
    signal grp_fu_779_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_6_reg_2930 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_793_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_4_reg_2935 : STD_LOGIC_VECTOR (79 downto 0);
    signal sub_ln1171_1_fu_860_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal sub_ln1171_1_reg_2940 : STD_LOGIC_VECTOR (78 downto 0);
    signal grp_fu_801_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_7_reg_2945 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_818_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_8_reg_2950 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_842_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal mul_ln1171_9_reg_2955 : STD_LOGIC_VECTOR (78 downto 0);
    signal grp_fu_848_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_10_reg_2960 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_854_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_11_reg_2965 : STD_LOGIC_VECTOR (79 downto 0);
    signal sub_ln1246_1_fu_871_p2 : STD_LOGIC_VECTOR (80 downto 0);
    signal sub_ln1246_1_reg_2970 : STD_LOGIC_VECTOR (80 downto 0);
    signal trunc_ln1245_2_fu_877_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1245_2_reg_2975 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln1245_1_fu_881_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal sub_ln1245_1_reg_2980 : STD_LOGIC_VECTOR (79 downto 0);
    signal trunc_ln1245_3_fu_885_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1245_3_reg_2985 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln1171_2_fu_889_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal sub_ln1171_2_reg_2990 : STD_LOGIC_VECTOR (78 downto 0);
    signal sub_ln1245_2_fu_894_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal sub_ln1245_2_reg_2995 : STD_LOGIC_VECTOR (79 downto 0);
    signal trunc_ln1245_5_fu_898_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1245_5_reg_3000 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_14_reg_3005 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln712_fu_918_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln712_reg_3011 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_15_reg_3016 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_3022 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_16_reg_3028 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln712_1_fu_960_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln712_1_reg_3034 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_reg_3039 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_3045 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1246_2_fu_988_p2 : STD_LOGIC_VECTOR (80 downto 0);
    signal sub_ln1246_2_reg_3051 : STD_LOGIC_VECTOR (80 downto 0);
    signal trunc_ln1245_4_fu_994_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1245_4_reg_3056 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln384_5_fu_1054_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln384_5_reg_3061 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln384_7_fu_1117_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln384_7_reg_3067 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_reg_3073 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln712_2_fu_1140_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln712_2_reg_3079 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_19_reg_3084 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_3090 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_reg_3096 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln712_3_fu_1182_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln712_3_reg_3102 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_21_reg_3107 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_3113 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_fu_1260_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal rhs_reg_3119 : STD_LOGIC_VECTOR (63 downto 0);
    signal rhs_1_fu_1323_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal rhs_1_reg_3124 : STD_LOGIC_VECTOR (63 downto 0);
    signal ret_V_fu_1348_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal ret_V_reg_3129 : STD_LOGIC_VECTOR (64 downto 0);
    signal p_Result_s_reg_3141 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_reg_3149 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_fu_1394_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal ret_V_1_reg_3155 : STD_LOGIC_VECTOR (64 downto 0);
    signal p_Result_5_reg_3167 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_reg_3175 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_fu_1419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_reg_3181 : STD_LOGIC_VECTOR (0 downto 0);
    signal error_real_V_fu_1441_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal error_real_V_reg_3186 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln794_1_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_1_reg_3191 : STD_LOGIC_VECTOR (0 downto 0);
    signal error_imag_V_fu_1474_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal error_imag_V_reg_3196 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_749_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal udiv_ln712_reg_3201 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_6_fu_1522_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_6_reg_3206 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_10_reg_3211 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_reg_3218 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_1560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_reg_3223 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_reg_3230 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_fu_1612_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_9_reg_3235 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_13_reg_3240 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_fu_1635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_reg_3247 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_fu_1650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_reg_3252 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_1656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_reg_3259 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_1678_p3 : STD_LOGIC_VECTOR (62 downto 0);
    signal select_ln340_reg_3264 : STD_LOGIC_VECTOR (62 downto 0);
    signal conv7_i221_i_fu_1686_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal conv7_i205_i_fu_1689_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_1692_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_16_reg_3300 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_1697_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_17_reg_3305 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_1702_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_19_reg_3310 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_1707_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_20_reg_3315 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_1712_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_22_reg_3320 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_1717_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_23_reg_3325 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_1722_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_25_reg_3330 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_1727_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal mul_ln1171_26_reg_3335 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_1973_p2 : STD_LOGIC_VECTOR (94 downto 0);
    signal r_V_8_reg_3340 : STD_LOGIC_VECTOR (94 downto 0);
    signal add_ln1245_7_fu_1985_p2 : STD_LOGIC_VECTOR (80 downto 0);
    signal add_ln1245_7_reg_3345 : STD_LOGIC_VECTOR (80 downto 0);
    signal sub_ln1246_5_fu_1991_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal sub_ln1246_5_reg_3350 : STD_LOGIC_VECTOR (79 downto 0);
    signal add_ln1245_10_fu_2001_p2 : STD_LOGIC_VECTOR (80 downto 0);
    signal add_ln1245_10_reg_3355 : STD_LOGIC_VECTOR (80 downto 0);
    signal sub_ln1246_6_fu_2007_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal sub_ln1246_6_reg_3360 : STD_LOGIC_VECTOR (79 downto 0);
    signal zext_ln1171_fu_2011_p1 : STD_LOGIC_VECTOR (174 downto 0);
    signal grp_fu_2017_p2 : STD_LOGIC_VECTOR (174 downto 0);
    signal mul_ln1171_18_reg_3393 : STD_LOGIC_VECTOR (174 downto 0);
    signal grp_fu_2026_p2 : STD_LOGIC_VECTOR (174 downto 0);
    signal mul_ln1171_21_reg_3398 : STD_LOGIC_VECTOR (174 downto 0);
    signal grp_fu_2035_p2 : STD_LOGIC_VECTOR (174 downto 0);
    signal mul_ln1171_24_reg_3403 : STD_LOGIC_VECTOR (174 downto 0);
    signal grp_fu_2044_p2 : STD_LOGIC_VECTOR (174 downto 0);
    signal mul_ln1171_27_reg_3408 : STD_LOGIC_VECTOR (174 downto 0);
    signal tmp_27_reg_3433 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln4_reg_3439 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_28_reg_3445 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_3451 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_29_reg_3457 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln717_1_reg_3463 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_30_reg_3469 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_3475 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_31_reg_3481 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln717_2_reg_3487 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_32_reg_3493 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_3499 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_33_reg_3505 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln717_3_reg_3511 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_34_reg_3517 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_3523 : STD_LOGIC_VECTOR (46 downto 0);
    signal and_ln794_8_fu_2273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_8_reg_3529 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln795_8_fu_2295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln795_8_reg_3535 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_9_fu_2315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_9_reg_3542 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln795_9_fu_2337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln795_9_reg_3548 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_10_fu_2357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_10_reg_3555 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln795_10_fu_2379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln795_10_reg_3561 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_11_fu_2399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_11_reg_3568 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln795_11_fu_2421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln795_11_reg_3574 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_Val2_4_phi_fu_228_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln56_fu_1662_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln340_13_fu_391_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln340_14_fu_467_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln340_11_fu_2535_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln340_12_fu_2576_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_allocacmp_lms_weights_imag_V_1_load : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln340_9_fu_2453_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln340_10_fu_2494_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1169_fu_269_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1171_fu_277_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_281_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_281_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_313_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_319_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_35_fu_329_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_36_fu_337_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_35_fu_329_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_337_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln795_10_fu_351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_14_fu_345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_6_fu_363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_7_fu_375_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln795_12_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln388_4_fu_383_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln340_8_fu_369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_7_fu_375_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln388_4_fu_383_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_37_fu_399_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_38_fu_407_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_37_fu_399_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_407_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln795_11_fu_421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_15_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_7_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_8_fu_451_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln795_13_fu_427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln388_5_fu_459_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln340_9_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_8_fu_451_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln388_5_fu_459_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1169_5_fu_499_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1169_6_fu_518_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln712_fu_557_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal sext_ln1246_fu_560_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal icmp_ln777_1_fu_598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln794_1_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_3_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln795_1_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln795_1_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln795_1_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_1_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln795_3_fu_635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_1_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_2_fu_640_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1245_1_fu_595_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln777_fu_665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln794_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_2_fu_675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln795_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln795_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln795_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln795_1_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_fu_715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_fu_707_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1245_fu_662_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal innerP_V_fu_733_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_749_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1171_1_fu_789_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_793_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_793_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_801_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1171_8_fu_814_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_818_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_818_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_848_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_854_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln712_1_fu_865_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal sext_ln1246_1_fu_868_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal sext_ln712_2_fu_902_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal add_ln1245_fu_905_p2 : STD_LOGIC_VECTOR (80 downto 0);
    signal sext_ln1245_fu_943_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal sext_ln712_3_fu_940_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal add_ln1245_1_fu_946_p2 : STD_LOGIC_VECTOR (80 downto 0);
    signal sext_ln712_4_fu_982_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal sext_ln1246_2_fu_985_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal icmp_ln777_3_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln794_2_fu_1003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_4_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln795_2_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln795_2_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln795_2_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_2_fu_1013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln795_4_fu_1035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_2_fu_1048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_4_fu_1040_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln777_4_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln794_5_fu_1066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_7_fu_1071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln795_3_fu_1087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln795_3_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln795_3_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_3_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln795_5_fu_1098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_3_fu_1111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_6_fu_1103_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln712_5_fu_1124_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal add_ln1245_2_fu_1127_p2 : STD_LOGIC_VECTOR (80 downto 0);
    signal sext_ln1245_1_fu_1165_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal sext_ln712_6_fu_1162_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal add_ln1245_3_fu_1168_p2 : STD_LOGIC_VECTOR (80 downto 0);
    signal icmp_ln777_2_fu_1204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln794_6_fu_1209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_8_fu_1214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln795_4_fu_1230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln795_4_fu_1225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln795_4_fu_1235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_4_fu_1219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln795_6_fu_1241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_4_fu_1254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_8_fu_1246_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln777_5_fu_1267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln794_7_fu_1272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_9_fu_1277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln795_5_fu_1293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln795_5_fu_1288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln795_5_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln794_5_fu_1282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln795_7_fu_1304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_5_fu_1317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_10_fu_1309_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln737_fu_1330_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_fu_1333_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln1246_3_fu_1341_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal sext_ln712_7_fu_1345_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_13_fu_1370_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_2_fu_1379_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln1246_4_fu_1387_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal sext_ln712_8_fu_1391_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal overflow_fu_1424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_1429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_12_fu_1433_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_1_fu_1416_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal overflow_1_fu_1457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_1_fu_1462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_13_fu_1466_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_3_fu_1449_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln727_fu_1498_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_fu_1501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln406_fu_1507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_fu_1491_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln406_fu_1512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_fu_1482_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_fu_1518_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_s_18_fu_1536_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_fu_1551_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln727_1_fu_1588_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_1_fu_1591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln406_1_fu_1597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_11_fu_1581_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln406_1_fu_1602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_fu_1572_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_1_fu_1608_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_2_fu_1626_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_3_fu_1641_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_7_fu_1670_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln755_fu_1666_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_1692_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1692_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1697_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1697_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1702_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1702_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1707_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1707_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1712_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1712_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1717_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1717_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1722_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1722_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1727_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1727_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_9_fu_1732_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_fu_1739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_1_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1756_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln789_fu_1763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln789_fu_1769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_1750_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_5_fu_1786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln794_3_fu_1792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_1774_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln790_fu_1781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln795_fu_1802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln795_10_fu_1807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln795_12_fu_1813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_fu_1797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_1819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_6_fu_1832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_14_fu_1824_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_12_fu_1845_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_1_fu_1852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_3_fu_1857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_1869_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln789_1_fu_1876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln789_1_fu_1882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_1863_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_6_fu_1899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln794_4_fu_1905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_3_fu_1887_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln790_1_fu_1894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln795_2_fu_1915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln795_11_fu_1920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln795_13_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_1910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_1932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln384_7_fu_1945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln384_16_fu_1937_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_tmp_data_M_imag_V_fu_1951_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_tmp_data_M_real_V_fu_1838_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1973_p0 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_1973_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln712_10_fu_1982_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal sext_ln712_9_fu_1979_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal sext_ln712_14_fu_1998_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal sext_ln712_13_fu_1995_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal grp_fu_2017_p0 : STD_LOGIC_VECTOR (94 downto 0);
    signal grp_fu_2026_p0 : STD_LOGIC_VECTOR (94 downto 0);
    signal grp_fu_2035_p0 : STD_LOGIC_VECTOR (94 downto 0);
    signal grp_fu_2044_p0 : STD_LOGIC_VECTOR (94 downto 0);
    signal shl_ln_fu_2050_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_fu_2061_p0 : STD_LOGIC_VECTOR (174 downto 0);
    signal shl_ln737_1_fu_2066_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_fu_2077_p0 : STD_LOGIC_VECTOR (174 downto 0);
    signal shl_ln737_2_fu_2082_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_fu_2093_p0 : STD_LOGIC_VECTOR (174 downto 0);
    signal shl_ln737_3_fu_2098_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_fu_2109_p0 : STD_LOGIC_VECTOR (174 downto 0);
    signal grp_fu_2061_p2 : STD_LOGIC_VECTOR (174 downto 0);
    signal grp_fu_2077_p2 : STD_LOGIC_VECTOR (174 downto 0);
    signal grp_fu_2093_p2 : STD_LOGIC_VECTOR (174 downto 0);
    signal grp_fu_2109_p2 : STD_LOGIC_VECTOR (174 downto 0);
    signal icmp_ln777_6_fu_2258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln794_8_fu_2263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_10_fu_2268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln795_6_fu_2284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln795_6_fu_2279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln795_6_fu_2289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln777_7_fu_2300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln794_9_fu_2305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_11_fu_2310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln795_7_fu_2326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln795_7_fu_2321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln795_7_fu_2331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln777_8_fu_2342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln794_10_fu_2347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_12_fu_2352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln795_8_fu_2368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln795_8_fu_2363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln795_8_fu_2373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln777_9_fu_2384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln794_11_fu_2389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln794_13_fu_2394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln795_9_fu_2410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln795_9_fu_2405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln795_9_fu_2415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_2_fu_2430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_2426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_4_fu_2435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_3_fu_2440_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln388_fu_2447_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln340_3_fu_2471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_2461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_5_fu_2476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_4_fu_2481_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln388_1_fu_2488_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln340_4_fu_2512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_2_fu_2502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_6_fu_2517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_5_fu_2522_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln388_2_fu_2529_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln340_5_fu_2553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_2543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_7_fu_2558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_6_fu_2563_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln388_3_fu_2570_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2590_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2590_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2596_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2596_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2602_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2602_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2610_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2610_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_281_ce : STD_LOGIC;
    signal grp_fu_307_ce : STD_LOGIC;
    signal grp_fu_313_ce : STD_LOGIC;
    signal grp_fu_319_ce : STD_LOGIC;
    signal grp_fu_749_ce : STD_LOGIC;
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_CS_iter0_fsm_state9 : STD_LOGIC;
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_CS_iter0_fsm_state10 : STD_LOGIC;
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_CS_iter0_fsm_state11 : STD_LOGIC;
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_CS_iter0_fsm_state12 : STD_LOGIC;
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_CS_iter0_fsm_state13 : STD_LOGIC;
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_CS_iter0_fsm_state14 : STD_LOGIC;
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_CS_iter0_fsm_state15 : STD_LOGIC;
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_CS_iter0_fsm_state16 : STD_LOGIC;
    signal ap_block_state17_pp0_stage16_iter0 : BOOLEAN;
    signal ap_CS_iter0_fsm_state17 : STD_LOGIC;
    signal ap_block_state18_pp0_stage17_iter0 : BOOLEAN;
    signal ap_CS_iter0_fsm_state18 : STD_LOGIC;
    signal ap_block_state19_pp0_stage18_iter0 : BOOLEAN;
    signal ap_CS_iter0_fsm_state19 : STD_LOGIC;
    signal ap_block_state20_pp0_stage19_iter0 : BOOLEAN;
    signal ap_CS_iter0_fsm_state20 : STD_LOGIC;
    signal grp_fu_773_ce : STD_LOGIC;
    signal grp_fu_779_ce : STD_LOGIC;
    signal grp_fu_793_ce : STD_LOGIC;
    signal grp_fu_801_ce : STD_LOGIC;
    signal grp_fu_818_ce : STD_LOGIC;
    signal grp_fu_842_ce : STD_LOGIC;
    signal grp_fu_848_ce : STD_LOGIC;
    signal grp_fu_854_ce : STD_LOGIC;
    signal grp_fu_1692_ce : STD_LOGIC;
    signal grp_fu_1697_ce : STD_LOGIC;
    signal grp_fu_1702_ce : STD_LOGIC;
    signal grp_fu_1707_ce : STD_LOGIC;
    signal grp_fu_1712_ce : STD_LOGIC;
    signal grp_fu_1717_ce : STD_LOGIC;
    signal grp_fu_1722_ce : STD_LOGIC;
    signal grp_fu_1727_ce : STD_LOGIC;
    signal grp_fu_1973_ce : STD_LOGIC;
    signal grp_fu_2017_ce : STD_LOGIC;
    signal grp_fu_2026_ce : STD_LOGIC;
    signal grp_fu_2035_ce : STD_LOGIC;
    signal grp_fu_2044_ce : STD_LOGIC;
    signal grp_fu_2061_ce : STD_LOGIC;
    signal grp_fu_2077_ce : STD_LOGIC;
    signal grp_fu_2093_ce : STD_LOGIC;
    signal grp_fu_2109_ce : STD_LOGIC;
    signal grp_fu_2590_ce : STD_LOGIC;
    signal grp_fu_2596_ce : STD_LOGIC;
    signal grp_fu_2602_ce : STD_LOGIC;
    signal grp_fu_2610_ce : STD_LOGIC;
    signal ap_NS_iter0_fsm : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_NS_iter3_fsm : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_NS_iter4_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_iter0_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_iter0_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_iter4_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_iter4_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_iter4_fsm_state87_blk : STD_LOGIC;
    signal regslice_both_main_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal main_in_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal main_in_TVALID_int_regslice : STD_LOGIC;
    signal main_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_main_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_main_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal main_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_main_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_main_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_main_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal main_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_main_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_main_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_main_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal main_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_main_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_main_in_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_aux_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal aux_in_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal aux_in_TVALID_int_regslice : STD_LOGIC;
    signal aux_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_aux_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_aux_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal aux_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_aux_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_aux_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_aux_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal aux_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_aux_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_aux_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_aux_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal aux_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_aux_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_aux_in_V_last_V_U_ack_in : STD_LOGIC;
    signal output_r_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal output_r_TVALID_int_regslice : STD_LOGIC;
    signal output_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_output_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_output_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_output_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_output_V_last_V_U_vld_out : STD_LOGIC;
    signal grp_fu_1973_p00 : STD_LOGIC_VECTOR (94 downto 0);
    signal grp_fu_1973_p10 : STD_LOGIC_VECTOR (94 downto 0);
    signal grp_fu_749_p10 : STD_LOGIC_VECTOR (64 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component nlms_module_1tap_mul_64s_16s_80_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (79 downto 0) );
    end component;


    component nlms_module_1tap_mul_64s_16s_79_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (78 downto 0) );
    end component;


    component nlms_module_1tap_udiv_65s_64ns_64_69_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (64 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component nlms_module_1tap_mul_63ns_32ns_95_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (62 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (94 downto 0) );
    end component;


    component nlms_module_1tap_mul_95ns_81s_175_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (94 downto 0);
        din1 : IN STD_LOGIC_VECTOR (80 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (174 downto 0) );
    end component;


    component nlms_module_1tap_mul_95ns_80s_175_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (94 downto 0);
        din1 : IN STD_LOGIC_VECTOR (79 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (174 downto 0) );
    end component;


    component nlms_module_1tap_add_175s_175ns_175_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (174 downto 0);
        din1 : IN STD_LOGIC_VECTOR (174 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (174 downto 0) );
    end component;


    component nlms_module_1tap_mul_mul_16s_16s_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nlms_module_1tap_mac_muladd_16s_16s_32s_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component nlms_module_1tap_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    mul_64s_16s_80_3_1_U1 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_281_p0,
        din1 => grp_fu_281_p1,
        ce => grp_fu_281_ce,
        dout => grp_fu_281_p2);

    mul_64s_16s_79_3_1_U2 : component nlms_module_1tap_mul_64s_16s_79_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 79)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => lms_weights_imag_V_2,
        din1 => lms_aux_reg_M_imag_V_1,
        ce => grp_fu_307_ce,
        dout => grp_fu_307_p2);

    mul_64s_16s_80_3_1_U3 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => lms_weights_imag_V_2,
        din1 => grp_fu_313_p1,
        ce => grp_fu_313_ce,
        dout => grp_fu_313_p2);

    mul_64s_16s_80_3_1_U4 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_319_p0,
        din1 => lms_aux_reg_M_imag_V_1,
        ce => grp_fu_319_ce,
        dout => grp_fu_319_p2);

    udiv_65s_64ns_64_69_1_U5 : component nlms_module_1tap_udiv_65s_64ns_64_69_1
    generic map (
        ID => 1,
        NUM_STAGE => 69,
        din0_WIDTH => 65,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => ap_const_lv65_10000000000000000,
        din1 => grp_fu_749_p1,
        ce => grp_fu_749_ce,
        dout => grp_fu_749_p2);

    mul_64s_16s_79_3_1_U6 : component nlms_module_1tap_mul_64s_16s_79_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 79)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => ap_sig_allocacmp_lms_weights_imag_V_1_load,
        din1 => r_V_6_reg_2718_pp0_iter2_reg,
        ce => grp_fu_773_ce,
        dout => grp_fu_773_p2);

    mul_64s_16s_80_3_1_U7 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => ap_sig_allocacmp_lms_weights_imag_V_1_load,
        din1 => r_V_4_reg_2681_pp0_iter2_reg,
        ce => grp_fu_779_ce,
        dout => grp_fu_779_p2);

    mul_64s_16s_80_3_1_U8 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_793_p0,
        din1 => grp_fu_793_p1,
        ce => grp_fu_793_ce,
        dout => grp_fu_793_p2);

    mul_64s_16s_80_3_1_U9 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_801_p0,
        din1 => r_V_6_reg_2718_pp0_iter2_reg,
        ce => grp_fu_801_ce,
        dout => grp_fu_801_p2);

    mul_64s_16s_80_3_1_U10 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_818_p0,
        din1 => grp_fu_818_p1,
        ce => grp_fu_818_ce,
        dout => grp_fu_818_p2);

    mul_64s_16s_79_3_1_U11 : component nlms_module_1tap_mul_64s_16s_79_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 79)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => lms_weights_imag_V_0,
        din1 => aux_tmp_data_M_imag_V_reg_2635_pp0_iter2_reg,
        ce => grp_fu_842_ce,
        dout => grp_fu_842_p2);

    mul_64s_16s_80_3_1_U12 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => lms_weights_imag_V_0,
        din1 => grp_fu_848_p1,
        ce => grp_fu_848_ce,
        dout => grp_fu_848_p2);

    mul_64s_16s_80_3_1_U13 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_854_p0,
        din1 => aux_tmp_data_M_imag_V_reg_2635_pp0_iter2_reg,
        ce => grp_fu_854_ce,
        dout => grp_fu_854_p2);

    mul_64s_16s_80_3_1_U14 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1692_p0,
        din1 => grp_fu_1692_p1,
        ce => grp_fu_1692_ce,
        dout => grp_fu_1692_p2);

    mul_64s_16s_80_3_1_U15 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1697_p0,
        din1 => grp_fu_1697_p1,
        ce => grp_fu_1697_ce,
        dout => grp_fu_1697_p2);

    mul_64s_16s_80_3_1_U16 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1702_p0,
        din1 => grp_fu_1702_p1,
        ce => grp_fu_1702_ce,
        dout => grp_fu_1702_p2);

    mul_64s_16s_80_3_1_U17 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1707_p0,
        din1 => grp_fu_1707_p1,
        ce => grp_fu_1707_ce,
        dout => grp_fu_1707_p2);

    mul_64s_16s_80_3_1_U18 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1712_p0,
        din1 => grp_fu_1712_p1,
        ce => grp_fu_1712_ce,
        dout => grp_fu_1712_p2);

    mul_64s_16s_80_3_1_U19 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1717_p0,
        din1 => grp_fu_1717_p1,
        ce => grp_fu_1717_ce,
        dout => grp_fu_1717_p2);

    mul_64s_16s_80_3_1_U20 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1722_p0,
        din1 => grp_fu_1722_p1,
        ce => grp_fu_1722_ce,
        dout => grp_fu_1722_p2);

    mul_64s_16s_80_3_1_U21 : component nlms_module_1tap_mul_64s_16s_80_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 16,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1727_p0,
        din1 => grp_fu_1727_p1,
        ce => grp_fu_1727_ce,
        dout => grp_fu_1727_p2);

    mul_63ns_32ns_95_3_1_U22 : component nlms_module_1tap_mul_63ns_32ns_95_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 63,
        din1_WIDTH => 32,
        dout_WIDTH => 95)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1973_p0,
        din1 => grp_fu_1973_p1,
        ce => grp_fu_1973_ce,
        dout => grp_fu_1973_p2);

    mul_95ns_81s_175_3_1_U23 : component nlms_module_1tap_mul_95ns_81s_175_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 95,
        din1_WIDTH => 81,
        dout_WIDTH => 175)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2017_p0,
        din1 => add_ln1245_7_reg_3345,
        ce => grp_fu_2017_ce,
        dout => grp_fu_2017_p2);

    mul_95ns_80s_175_3_1_U24 : component nlms_module_1tap_mul_95ns_80s_175_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 95,
        din1_WIDTH => 80,
        dout_WIDTH => 175)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2026_p0,
        din1 => sub_ln1246_5_reg_3350,
        ce => grp_fu_2026_ce,
        dout => grp_fu_2026_p2);

    mul_95ns_81s_175_3_1_U25 : component nlms_module_1tap_mul_95ns_81s_175_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 95,
        din1_WIDTH => 81,
        dout_WIDTH => 175)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2035_p0,
        din1 => add_ln1245_10_reg_3355,
        ce => grp_fu_2035_ce,
        dout => grp_fu_2035_p2);

    mul_95ns_80s_175_3_1_U26 : component nlms_module_1tap_mul_95ns_80s_175_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 95,
        din1_WIDTH => 80,
        dout_WIDTH => 175)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2044_p0,
        din1 => sub_ln1246_6_reg_3360,
        ce => grp_fu_2044_ce,
        dout => grp_fu_2044_p2);

    add_175s_175ns_175_2_1_U27 : component nlms_module_1tap_add_175s_175ns_175_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 175,
        din1_WIDTH => 175,
        dout_WIDTH => 175)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2061_p0,
        din1 => mul_ln1171_18_reg_3393,
        ce => grp_fu_2061_ce,
        dout => grp_fu_2061_p2);

    add_175s_175ns_175_2_1_U28 : component nlms_module_1tap_add_175s_175ns_175_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 175,
        din1_WIDTH => 175,
        dout_WIDTH => 175)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2077_p0,
        din1 => mul_ln1171_21_reg_3398,
        ce => grp_fu_2077_ce,
        dout => grp_fu_2077_p2);

    add_175s_175ns_175_2_1_U29 : component nlms_module_1tap_add_175s_175ns_175_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 175,
        din1_WIDTH => 175,
        dout_WIDTH => 175)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2093_p0,
        din1 => mul_ln1171_24_reg_3403,
        ce => grp_fu_2093_ce,
        dout => grp_fu_2093_p2);

    add_175s_175ns_175_2_1_U30 : component nlms_module_1tap_add_175s_175ns_175_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 175,
        din1_WIDTH => 175,
        dout_WIDTH => 175)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2109_p0,
        din1 => mul_ln1171_27_reg_3408,
        ce => grp_fu_2109_ce,
        dout => grp_fu_2109_p2);

    mul_mul_16s_16s_32_4_1_U31 : component nlms_module_1tap_mul_mul_16s_16s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2590_p0,
        din1 => grp_fu_2590_p1,
        ce => grp_fu_2590_ce,
        dout => grp_fu_2590_p2);

    mul_mul_16s_16s_32_4_1_U32 : component nlms_module_1tap_mul_mul_16s_16s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2596_p0,
        din1 => grp_fu_2596_p1,
        ce => grp_fu_2596_ce,
        dout => grp_fu_2596_p2);

    mac_muladd_16s_16s_32s_32_4_1_U33 : component nlms_module_1tap_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2602_p0,
        din1 => grp_fu_2602_p1,
        din2 => grp_fu_2590_p2,
        ce => grp_fu_2602_ce,
        dout => grp_fu_2602_p3);

    mac_muladd_16s_16s_32s_32_4_1_U34 : component nlms_module_1tap_mac_muladd_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2610_p0,
        din1 => grp_fu_2610_p1,
        din2 => grp_fu_2596_p2,
        ce => grp_fu_2610_ce,
        dout => grp_fu_2610_p3);

    regslice_both_main_in_V_data_V_U : component nlms_module_1tap_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => main_in_TDATA,
        vld_in => main_in_TVALID,
        ack_in => regslice_both_main_in_V_data_V_U_ack_in,
        data_out => main_in_TDATA_int_regslice,
        vld_out => main_in_TVALID_int_regslice,
        ack_out => main_in_TREADY_int_regslice,
        apdone_blk => regslice_both_main_in_V_data_V_U_apdone_blk);

    regslice_both_main_in_V_keep_V_U : component nlms_module_1tap_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => main_in_TKEEP,
        vld_in => main_in_TVALID,
        ack_in => regslice_both_main_in_V_keep_V_U_ack_in,
        data_out => main_in_TKEEP_int_regslice,
        vld_out => regslice_both_main_in_V_keep_V_U_vld_out,
        ack_out => main_in_TREADY_int_regslice,
        apdone_blk => regslice_both_main_in_V_keep_V_U_apdone_blk);

    regslice_both_main_in_V_strb_V_U : component nlms_module_1tap_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => main_in_TSTRB,
        vld_in => main_in_TVALID,
        ack_in => regslice_both_main_in_V_strb_V_U_ack_in,
        data_out => main_in_TSTRB_int_regslice,
        vld_out => regslice_both_main_in_V_strb_V_U_vld_out,
        ack_out => main_in_TREADY_int_regslice,
        apdone_blk => regslice_both_main_in_V_strb_V_U_apdone_blk);

    regslice_both_main_in_V_last_V_U : component nlms_module_1tap_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => main_in_TLAST,
        vld_in => main_in_TVALID,
        ack_in => regslice_both_main_in_V_last_V_U_ack_in,
        data_out => main_in_TLAST_int_regslice,
        vld_out => regslice_both_main_in_V_last_V_U_vld_out,
        ack_out => main_in_TREADY_int_regslice,
        apdone_blk => regslice_both_main_in_V_last_V_U_apdone_blk);

    regslice_both_aux_in_V_data_V_U : component nlms_module_1tap_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => aux_in_TDATA,
        vld_in => aux_in_TVALID,
        ack_in => regslice_both_aux_in_V_data_V_U_ack_in,
        data_out => aux_in_TDATA_int_regslice,
        vld_out => aux_in_TVALID_int_regslice,
        ack_out => aux_in_TREADY_int_regslice,
        apdone_blk => regslice_both_aux_in_V_data_V_U_apdone_blk);

    regslice_both_aux_in_V_keep_V_U : component nlms_module_1tap_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => aux_in_TKEEP,
        vld_in => aux_in_TVALID,
        ack_in => regslice_both_aux_in_V_keep_V_U_ack_in,
        data_out => aux_in_TKEEP_int_regslice,
        vld_out => regslice_both_aux_in_V_keep_V_U_vld_out,
        ack_out => aux_in_TREADY_int_regslice,
        apdone_blk => regslice_both_aux_in_V_keep_V_U_apdone_blk);

    regslice_both_aux_in_V_strb_V_U : component nlms_module_1tap_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => aux_in_TSTRB,
        vld_in => aux_in_TVALID,
        ack_in => regslice_both_aux_in_V_strb_V_U_ack_in,
        data_out => aux_in_TSTRB_int_regslice,
        vld_out => regslice_both_aux_in_V_strb_V_U_vld_out,
        ack_out => aux_in_TREADY_int_regslice,
        apdone_blk => regslice_both_aux_in_V_strb_V_U_apdone_blk);

    regslice_both_aux_in_V_last_V_U : component nlms_module_1tap_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => aux_in_TLAST,
        vld_in => aux_in_TVALID,
        ack_in => regslice_both_aux_in_V_last_V_U_ack_in,
        data_out => aux_in_TLAST_int_regslice,
        vld_out => regslice_both_aux_in_V_last_V_U_vld_out,
        ack_out => aux_in_TREADY_int_regslice,
        apdone_blk => regslice_both_aux_in_V_last_V_U_apdone_blk);

    regslice_both_output_V_data_V_U : component nlms_module_1tap_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => output_r_TDATA_int_regslice,
        vld_in => output_r_TVALID_int_regslice,
        ack_in => output_r_TREADY_int_regslice,
        data_out => output_r_TDATA,
        vld_out => regslice_both_output_V_data_V_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_V_data_V_U_apdone_blk);

    regslice_both_output_V_keep_V_U : component nlms_module_1tap_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_0,
        vld_in => output_r_TVALID_int_regslice,
        ack_in => regslice_both_output_V_keep_V_U_ack_in_dummy,
        data_out => output_r_TKEEP,
        vld_out => regslice_both_output_V_keep_V_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_V_keep_V_U_apdone_blk);

    regslice_both_output_V_strb_V_U : component nlms_module_1tap_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_0,
        vld_in => output_r_TVALID_int_regslice,
        ack_in => regslice_both_output_V_strb_V_U_ack_in_dummy,
        data_out => output_r_TSTRB,
        vld_out => regslice_both_output_V_strb_V_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_V_strb_V_U_apdone_blk);

    regslice_both_output_V_last_V_U : component nlms_module_1tap_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => p_s_reg_2624_pp0_iter2_reg,
        vld_in => output_r_TVALID_int_regslice,
        ack_in => regslice_both_output_V_last_V_U_ack_in_dummy,
        data_out => output_r_TLAST,
        vld_out => regslice_both_output_V_last_V_U_vld_out,
        ack_out => output_r_TREADY,
        apdone_blk => regslice_both_output_V_last_V_U_apdone_blk);





    ap_CS_iter0_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            else
                ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter1_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
            else
                ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter2_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
            else
                ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter3_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
            else
                ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter4_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
            else
                ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state76))) then
                Range1_all_ones_3_reg_3252 <= Range1_all_ones_3_fu_1650_p2;
                Range1_all_ones_reg_3223 <= Range1_all_ones_fu_1560_p2;
                Range1_all_zeros_1_reg_3259 <= Range1_all_zeros_1_fu_1656_p2;
                Range1_all_zeros_reg_3230 <= Range1_all_zeros_fu_1566_p2;
                Range2_all_ones_1_reg_3247 <= Range2_all_ones_1_fu_1635_p2;
                Range2_all_ones_reg_3218 <= Range2_all_ones_fu_1545_p2;
                error_imag_V_reg_3196 <= error_imag_V_fu_1474_p3;
                error_real_V_reg_3186 <= error_real_V_fu_1441_p3;
                p_Result_10_reg_3211 <= p_Val2_6_fu_1522_p2(15 downto 15);
                p_Result_13_reg_3240 <= p_Val2_9_fu_1612_p2(15 downto 15);
                p_Val2_6_reg_3206 <= p_Val2_6_fu_1522_p2;
                p_Val2_9_reg_3235 <= p_Val2_9_fu_1612_p2;
                xor_ln794_1_reg_3191 <= xor_ln794_1_fu_1452_p2;
                xor_ln794_reg_3181 <= xor_ln794_fu_1419_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state80))) then
                add_ln1245_10_reg_3355 <= add_ln1245_10_fu_2001_p2;
                add_ln1245_7_reg_3345 <= add_ln1245_7_fu_1985_p2;
                r_V_8_reg_3340 <= grp_fu_1973_p2;
                sub_ln1246_5_reg_3350 <= sub_ln1246_5_fu_1991_p2;
                sub_ln1246_6_reg_3360 <= sub_ln1246_6_fu_2007_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state5))) then
                add_ln1245_4_reg_2797 <= grp_fu_2602_p3;
                select_ln384_3_reg_2786 <= select_ln384_3_fu_654_p3;
                sub_ln1246_reg_2763 <= sub_ln1246_fu_563_p2;
                tmp_2_reg_2768 <= sub_ln1246_fu_563_p2(80 downto 80);
                tmp_3_reg_2774 <= sub_ln1246_fu_563_p2(63 downto 63);
                tmp_reg_2780 <= sub_ln1246_fu_563_p2(80 downto 64);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state6))) then
                add_ln1245_5_reg_2808 <= grp_fu_2610_p3;
                select_ln384_1_reg_2802 <= select_ln384_1_fu_721_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state7))) then
                add_ln1245_6_reg_2813 <= add_ln1245_6_fu_729_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state71))) then
                add_ln712_1_reg_3034 <= add_ln712_1_fu_960_p2;
                add_ln712_reg_3011 <= add_ln712_fu_918_p2;
                sub_ln1246_2_reg_3051 <= sub_ln1246_2_fu_988_p2;
                tmp_14_reg_3005 <= add_ln1245_fu_905_p2(80 downto 80);
                tmp_15_reg_3016 <= add_ln712_fu_918_p2(63 downto 63);
                tmp_16_reg_3028 <= add_ln1245_1_fu_946_p2(80 downto 80);
                tmp_17_reg_3039 <= add_ln712_1_fu_960_p2(63 downto 63);
                tmp_4_reg_3022 <= add_ln1245_fu_905_p2(80 downto 64);
                tmp_5_reg_3045 <= add_ln1245_1_fu_946_p2(80 downto 64);
                trunc_ln1245_4_reg_3056 <= trunc_ln1245_4_fu_994_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state73))) then
                add_ln712_2_reg_3079 <= add_ln712_2_fu_1140_p2;
                add_ln712_3_reg_3102 <= add_ln712_3_fu_1182_p2;
                tmp_18_reg_3073 <= add_ln1245_2_fu_1127_p2(80 downto 80);
                tmp_19_reg_3084 <= add_ln712_2_fu_1140_p2(63 downto 63);
                tmp_20_reg_3096 <= add_ln1245_3_fu_1168_p2(80 downto 80);
                tmp_21_reg_3107 <= add_ln712_3_fu_1182_p2(63 downto 63);
                tmp_6_reg_3090 <= add_ln1245_2_fu_1127_p2(80 downto 64);
                tmp_7_reg_3113 <= add_ln1245_3_fu_1168_p2(80 downto 64);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_iter4_fsm_state86)) then
                and_ln794_10_reg_3555 <= and_ln794_10_fu_2357_p2;
                and_ln794_11_reg_3568 <= and_ln794_11_fu_2399_p2;
                and_ln794_8_reg_3529 <= and_ln794_8_fu_2273_p2;
                and_ln794_9_reg_3542 <= and_ln794_9_fu_2315_p2;
                and_ln795_10_reg_3561 <= and_ln795_10_fu_2379_p2;
                and_ln795_11_reg_3574 <= and_ln795_11_fu_2421_p2;
                and_ln795_8_reg_3535 <= and_ln795_8_fu_2295_p2;
                and_ln795_9_reg_3548 <= and_ln795_9_fu_2337_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((aux_in_TVALID_int_regslice = ap_const_logic_0) or (main_in_TVALID_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                aux_tmp_data_M_imag_V_reg_2635 <= aux_in_TDATA_int_regslice(31 downto 16);
                aux_tmp_data_M_real_V_reg_2629 <= aux_tmp_data_M_real_V_fu_247_p1;
                lms_weights_imag_V_2 <= select_ln340_14_fu_467_p3;
                lms_weights_real_V_2 <= select_ln340_13_fu_391_p3;
                p_0_reg_2618 <= main_in_TDATA_int_regslice;
                p_s_reg_2624 <= main_in_TLAST_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state21))) then
                aux_tmp_data_M_imag_V_reg_2635_pp0_iter0_reg <= aux_tmp_data_M_imag_V_reg_2635;
                aux_tmp_data_M_real_V_reg_2629_pp0_iter0_reg <= aux_tmp_data_M_real_V_reg_2629;
                icmp_ln1551_reg_2819_pp0_iter0_reg <= icmp_ln1551_reg_2819;
                mu_read_reg_2828 <= mu;
                p_0_reg_2618_pp0_iter0_reg <= p_0_reg_2618;
                p_s_reg_2624_pp0_iter0_reg <= p_s_reg_2624;
                r_V_4_reg_2681_pp0_iter0_reg <= r_V_4_reg_2681;
                r_V_6_reg_2718_pp0_iter0_reg <= r_V_6_reg_2718;
                select_ln384_1_reg_2802_pp0_iter0_reg <= select_ln384_1_reg_2802;
                select_ln384_3_reg_2786_pp0_iter0_reg <= select_ln384_3_reg_2786;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state42))) then
                aux_tmp_data_M_imag_V_reg_2635_pp0_iter1_reg <= aux_tmp_data_M_imag_V_reg_2635_pp0_iter0_reg;
                aux_tmp_data_M_real_V_reg_2629_pp0_iter1_reg <= aux_tmp_data_M_real_V_reg_2629_pp0_iter0_reg;
                icmp_ln1551_reg_2819_pp0_iter1_reg <= icmp_ln1551_reg_2819_pp0_iter0_reg;
                mu_read_reg_2828_pp0_iter1_reg <= mu_read_reg_2828;
                p_0_reg_2618_pp0_iter1_reg <= p_0_reg_2618_pp0_iter0_reg;
                p_s_reg_2624_pp0_iter1_reg <= p_s_reg_2624_pp0_iter0_reg;
                r_V_4_reg_2681_pp0_iter1_reg <= r_V_4_reg_2681_pp0_iter0_reg;
                r_V_6_reg_2718_pp0_iter1_reg <= r_V_6_reg_2718_pp0_iter0_reg;
                select_ln384_1_reg_2802_pp0_iter1_reg <= select_ln384_1_reg_2802_pp0_iter0_reg;
                select_ln384_3_reg_2786_pp0_iter1_reg <= select_ln384_3_reg_2786_pp0_iter0_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state63))) then
                aux_tmp_data_M_imag_V_reg_2635_pp0_iter2_reg <= aux_tmp_data_M_imag_V_reg_2635_pp0_iter1_reg;
                aux_tmp_data_M_real_V_reg_2629_pp0_iter2_reg <= aux_tmp_data_M_real_V_reg_2629_pp0_iter1_reg;
                icmp_ln1551_reg_2819_pp0_iter2_reg <= icmp_ln1551_reg_2819_pp0_iter1_reg;
                mu_read_reg_2828_pp0_iter2_reg <= mu_read_reg_2828_pp0_iter1_reg;
                p_0_reg_2618_pp0_iter2_reg <= p_0_reg_2618_pp0_iter1_reg;
                p_s_reg_2624_pp0_iter2_reg <= p_s_reg_2624_pp0_iter1_reg;
                r_V_4_reg_2681_pp0_iter2_reg <= r_V_4_reg_2681_pp0_iter1_reg;
                r_V_6_reg_2718_pp0_iter2_reg <= r_V_6_reg_2718_pp0_iter1_reg;
                select_ln384_1_reg_2802_pp0_iter2_reg <= select_ln384_1_reg_2802_pp0_iter1_reg;
                select_ln384_3_reg_2786_pp0_iter2_reg <= select_ln384_3_reg_2786_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state8))) then
                icmp_ln1551_reg_2819 <= icmp_ln1551_fu_740_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state3))) then
                lms_aux_reg_M_imag_V_0 <= aux_tmp_data_M_imag_V_reg_2635;
                lms_aux_reg_M_imag_V_1 <= lms_aux_reg_M_imag_V_0;
                mul_ln1171_1_reg_2703 <= grp_fu_307_p2;
                mul_ln1171_2_reg_2708 <= grp_fu_313_p2;
                mul_ln1171_3_reg_2713 <= grp_fu_319_p2;
                mul_ln1171_reg_2698 <= grp_fu_281_p2;
                r_V_6_reg_2718 <= lms_aux_reg_M_imag_V_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state2))) then
                lms_aux_reg_M_real_V_0 <= aux_tmp_data_M_real_V_reg_2629;
                lms_aux_reg_M_real_V_1 <= lms_aux_reg_M_real_V_0;
                r_V_4_reg_2681 <= lms_aux_reg_M_real_V_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_0))) then
                lms_weights_imag_V_0 <= select_ln340_10_fu_2494_p3;
                lms_weights_imag_V_1 <= select_ln340_12_fu_2576_p3;
                lms_weights_real_V_0 <= select_ln340_9_fu_2453_p3;
                lms_weights_real_V_1 <= select_ln340_11_fu_2535_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state67))) then
                lms_weights_imag_V_0_load_reg_2898 <= lms_weights_imag_V_0;
                lms_weights_real_V_0_load_reg_2887 <= lms_weights_real_V_0;
                lms_weights_real_V_1_load_reg_2861 <= lms_weights_real_V_1;
                sext_ln1169_2_reg_2879 <= sext_ln1169_2_fu_807_p1;
                sext_ln1171_10_reg_2913 <= sext_ln1171_10_fu_836_p1;
                sext_ln1171_6_reg_2872 <= sext_ln1171_6_fu_798_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state66))) then
                lms_weights_imag_V_1_load_reg_2841 <= ap_sig_allocacmp_lms_weights_imag_V_1_load;
                sext_ln1169_1_reg_2833 <= sext_ln1169_1_fu_755_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state69))) then
                mul_ln1171_10_reg_2960 <= grp_fu_848_p2;
                mul_ln1171_11_reg_2965 <= grp_fu_854_p2;
                mul_ln1171_4_reg_2935 <= grp_fu_793_p2;
                mul_ln1171_7_reg_2945 <= grp_fu_801_p2;
                mul_ln1171_8_reg_2950 <= grp_fu_818_p2;
                mul_ln1171_9_reg_2955 <= grp_fu_842_p2;
                sub_ln1171_1_reg_2940 <= sub_ln1171_1_fu_860_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state79))) then
                mul_ln1171_16_reg_3300 <= grp_fu_1692_p2;
                mul_ln1171_17_reg_3305 <= grp_fu_1697_p2;
                mul_ln1171_19_reg_3310 <= grp_fu_1702_p2;
                mul_ln1171_20_reg_3315 <= grp_fu_1707_p2;
                mul_ln1171_22_reg_3320 <= grp_fu_1712_p2;
                mul_ln1171_23_reg_3325 <= grp_fu_1717_p2;
                mul_ln1171_25_reg_3330 <= grp_fu_1722_p2;
                mul_ln1171_26_reg_3335 <= grp_fu_1727_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state83))) then
                mul_ln1171_18_reg_3393 <= grp_fu_2017_p2;
                mul_ln1171_21_reg_3398 <= grp_fu_2026_p2;
                mul_ln1171_24_reg_3403 <= grp_fu_2035_p2;
                mul_ln1171_27_reg_3408 <= grp_fu_2044_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state68))) then
                mul_ln1171_5_reg_2925 <= grp_fu_773_p2;
                mul_ln1171_6_reg_2930 <= grp_fu_779_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state75))) then
                p_Result_4_reg_3149 <= ret_V_fu_1348_p2(63 downto 63);
                p_Result_5_reg_3167 <= ret_V_1_fu_1394_p2(64 downto 64);
                p_Result_6_reg_3175 <= ret_V_1_fu_1394_p2(63 downto 63);
                p_Result_s_reg_3141 <= ret_V_fu_1348_p2(64 downto 64);
                ret_V_1_reg_3155 <= ret_V_1_fu_1394_p2;
                ret_V_reg_3129 <= ret_V_fu_1348_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state74))) then
                rhs_1_reg_3124 <= rhs_1_fu_1323_p3;
                rhs_reg_3119 <= rhs_fu_1260_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state77))) then
                select_ln340_reg_3264 <= select_ln340_fu_1678_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state72))) then
                select_ln384_5_reg_3061 <= select_ln384_5_fu_1054_p3;
                select_ln384_7_reg_3067 <= select_ln384_7_fu_1117_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state70))) then
                sub_ln1171_2_reg_2990 <= sub_ln1171_2_fu_889_p2;
                sub_ln1245_1_reg_2980 <= sub_ln1245_1_fu_881_p2;
                sub_ln1245_2_reg_2995 <= sub_ln1245_2_fu_894_p2;
                sub_ln1246_1_reg_2970 <= sub_ln1246_1_fu_871_p2;
                trunc_ln1245_2_reg_2975 <= trunc_ln1245_2_fu_877_p1;
                trunc_ln1245_3_reg_2985 <= trunc_ln1245_3_fu_885_p1;
                trunc_ln1245_5_reg_3000 <= trunc_ln1245_5_fu_898_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state4))) then
                sub_ln1171_reg_2730 <= sub_ln1171_fu_522_p2;
                sub_ln1245_reg_2735 <= sub_ln1245_fu_527_p2;
                tmp_11_reg_2740 <= sub_ln1245_fu_527_p2(79 downto 79);
                tmp_12_reg_2746 <= sub_ln1245_fu_527_p2(63 downto 63);
                tmp_1_reg_2752 <= sub_ln1245_fu_527_p2(79 downto 64);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_iter4_fsm_state85)) then
                tmp_10_reg_3523 <= grp_fu_2109_p2(174 downto 128);
                tmp_27_reg_3433 <= grp_fu_2061_p2(174 downto 174);
                tmp_28_reg_3445 <= grp_fu_2061_p2(127 downto 127);
                tmp_29_reg_3457 <= grp_fu_2077_p2(174 downto 174);
                tmp_30_reg_3469 <= grp_fu_2077_p2(127 downto 127);
                tmp_31_reg_3481 <= grp_fu_2093_p2(174 downto 174);
                tmp_32_reg_3493 <= grp_fu_2093_p2(127 downto 127);
                tmp_33_reg_3505 <= grp_fu_2109_p2(174 downto 174);
                tmp_34_reg_3517 <= grp_fu_2109_p2(127 downto 127);
                tmp_8_reg_3451 <= grp_fu_2061_p2(174 downto 128);
                tmp_9_reg_3475 <= grp_fu_2077_p2(174 downto 128);
                tmp_s_reg_3499 <= grp_fu_2093_p2(174 downto 128);
                trunc_ln4_reg_3439 <= grp_fu_2061_p2(127 downto 64);
                trunc_ln717_1_reg_3463 <= grp_fu_2077_p2(127 downto 64);
                trunc_ln717_2_reg_3487 <= grp_fu_2093_p2(127 downto 64);
                trunc_ln717_3_reg_3511 <= grp_fu_2109_p2(127 downto 64);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (icmp_ln1551_reg_2819_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter3_fsm_state76))) then
                udiv_ln712_reg_3201 <= grp_fu_749_p2;
            end if;
        end if;
    end process;

    ap_NS_iter0_fsm_assign_proc : process (ap_CS_iter0_fsm, ap_CS_iter0_fsm_state1, ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, ap_CS_iter0_fsm_state2, ap_CS_iter0_fsm_state3, ap_CS_iter0_fsm_state4, ap_CS_iter0_fsm_state5, ap_CS_iter0_fsm_state6, ap_CS_iter0_fsm_state7, ap_CS_iter0_fsm_state8, ap_CS_iter0_fsm_state9, ap_CS_iter0_fsm_state10, ap_CS_iter0_fsm_state11, ap_CS_iter0_fsm_state12, ap_CS_iter0_fsm_state13, ap_CS_iter0_fsm_state14, ap_CS_iter0_fsm_state15, ap_CS_iter0_fsm_state16, ap_CS_iter0_fsm_state17, ap_CS_iter0_fsm_state18, ap_CS_iter0_fsm_state19, ap_CS_iter0_fsm_state20, main_in_TVALID_int_regslice, aux_in_TVALID_int_regslice, output_r_TREADY_int_regslice)
    begin
        case ap_CS_iter0_fsm is
            when ap_ST_iter0_fsm_state1 => 
                if ((not(((aux_in_TVALID_int_regslice = ap_const_logic_0) or (main_in_TVALID_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state2;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state1;
                end if;
            when ap_ST_iter0_fsm_state2 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state2))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state3;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state2;
                end if;
            when ap_ST_iter0_fsm_state3 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state3))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state4;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state3;
                end if;
            when ap_ST_iter0_fsm_state4 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state4))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state5;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state4;
                end if;
            when ap_ST_iter0_fsm_state5 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state5))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state6;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state5;
                end if;
            when ap_ST_iter0_fsm_state6 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state6))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state7;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state6;
                end if;
            when ap_ST_iter0_fsm_state7 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state7))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state8;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state7;
                end if;
            when ap_ST_iter0_fsm_state8 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state8))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state9;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state8;
                end if;
            when ap_ST_iter0_fsm_state9 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state9))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state10;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state9;
                end if;
            when ap_ST_iter0_fsm_state10 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state10))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state11;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state10;
                end if;
            when ap_ST_iter0_fsm_state11 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state11))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state12;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state11;
                end if;
            when ap_ST_iter0_fsm_state12 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state12))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state13;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state12;
                end if;
            when ap_ST_iter0_fsm_state13 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state13))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state14;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state13;
                end if;
            when ap_ST_iter0_fsm_state14 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state14))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state15;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state14;
                end if;
            when ap_ST_iter0_fsm_state15 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state15))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state16;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state15;
                end if;
            when ap_ST_iter0_fsm_state16 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state16))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state17;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state16;
                end if;
            when ap_ST_iter0_fsm_state17 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state17))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state18;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state17;
                end if;
            when ap_ST_iter0_fsm_state18 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state18))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state19;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state18;
                end if;
            when ap_ST_iter0_fsm_state19 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state19))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state20;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state19;
                end if;
            when ap_ST_iter0_fsm_state20 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state20))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state21;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state20;
                end if;
            when ap_ST_iter0_fsm_state21 => 
                if (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0))))) then
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state1;
                else
                    ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state21;
                end if;
            when others =>  
                ap_NS_iter0_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    ap_NS_iter1_fsm_assign_proc : process (ap_CS_iter1_fsm, ap_CS_iter1_fsm_state22, ap_CS_iter1_fsm_state23, ap_CS_iter1_fsm_state24, ap_CS_iter1_fsm_state25, ap_CS_iter1_fsm_state26, ap_CS_iter1_fsm_state27, ap_CS_iter1_fsm_state28, ap_CS_iter1_fsm_state29, ap_CS_iter1_fsm_state30, ap_CS_iter1_fsm_state31, ap_CS_iter1_fsm_state32, ap_CS_iter1_fsm_state33, ap_CS_iter1_fsm_state34, ap_CS_iter1_fsm_state35, ap_CS_iter1_fsm_state36, ap_CS_iter1_fsm_state37, ap_CS_iter1_fsm_state38, ap_CS_iter1_fsm_state39, ap_CS_iter1_fsm_state40, ap_CS_iter1_fsm_state41, ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, ap_CS_iter0_fsm_state21, output_r_TREADY_int_regslice)
    begin
        case ap_CS_iter1_fsm is
            when ap_ST_iter1_fsm_state22 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state22))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state23;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state22;
                end if;
            when ap_ST_iter1_fsm_state23 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state23))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state24;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state23;
                end if;
            when ap_ST_iter1_fsm_state24 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state24))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state25;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state24;
                end if;
            when ap_ST_iter1_fsm_state25 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state25))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state26;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state25;
                end if;
            when ap_ST_iter1_fsm_state26 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state26))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state27;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state26;
                end if;
            when ap_ST_iter1_fsm_state27 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state27))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state28;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state27;
                end if;
            when ap_ST_iter1_fsm_state28 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state28))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state29;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state28;
                end if;
            when ap_ST_iter1_fsm_state29 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state29))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state30;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state29;
                end if;
            when ap_ST_iter1_fsm_state30 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state30))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state31;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state30;
                end if;
            when ap_ST_iter1_fsm_state31 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state31))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state32;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state31;
                end if;
            when ap_ST_iter1_fsm_state32 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state32))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state33;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state32;
                end if;
            when ap_ST_iter1_fsm_state33 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state33))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state34;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state33;
                end if;
            when ap_ST_iter1_fsm_state34 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state34))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state35;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state34;
                end if;
            when ap_ST_iter1_fsm_state35 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state35))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state36;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state35;
                end if;
            when ap_ST_iter1_fsm_state36 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state36))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state37;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state36;
                end if;
            when ap_ST_iter1_fsm_state37 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state37))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state38;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state37;
                end if;
            when ap_ST_iter1_fsm_state38 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state38))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state39;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state38;
                end if;
            when ap_ST_iter1_fsm_state39 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state39))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state40;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state39;
                end if;
            when ap_ST_iter1_fsm_state40 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state40))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state41;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state40;
                end if;
            when ap_ST_iter1_fsm_state41 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state41))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state42;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state41;
                end if;
            when ap_ST_iter1_fsm_state42 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state21))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state22;
                elsif ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_0 = ap_CS_iter0_fsm_state21))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state42;
                end if;
            when ap_ST_iter1_fsm_state0 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state21))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state22;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter1_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    ap_NS_iter2_fsm_assign_proc : process (ap_CS_iter1_fsm_state42, ap_CS_iter2_fsm, ap_CS_iter2_fsm_state43, ap_CS_iter2_fsm_state44, ap_CS_iter2_fsm_state45, ap_CS_iter2_fsm_state46, ap_CS_iter2_fsm_state47, ap_CS_iter2_fsm_state48, ap_CS_iter2_fsm_state49, ap_CS_iter2_fsm_state50, ap_CS_iter2_fsm_state51, ap_CS_iter2_fsm_state52, ap_CS_iter2_fsm_state53, ap_CS_iter2_fsm_state54, ap_CS_iter2_fsm_state55, ap_CS_iter2_fsm_state56, ap_CS_iter2_fsm_state57, ap_CS_iter2_fsm_state58, ap_CS_iter2_fsm_state59, ap_CS_iter2_fsm_state60, ap_CS_iter2_fsm_state61, ap_CS_iter2_fsm_state62, ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
        case ap_CS_iter2_fsm is
            when ap_ST_iter2_fsm_state43 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state43))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state44;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state43;
                end if;
            when ap_ST_iter2_fsm_state44 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state44))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state45;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state44;
                end if;
            when ap_ST_iter2_fsm_state45 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state45))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state46;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state45;
                end if;
            when ap_ST_iter2_fsm_state46 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state46))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state47;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state46;
                end if;
            when ap_ST_iter2_fsm_state47 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state47))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state48;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state47;
                end if;
            when ap_ST_iter2_fsm_state48 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state48))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state49;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state48;
                end if;
            when ap_ST_iter2_fsm_state49 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state49))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state50;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state49;
                end if;
            when ap_ST_iter2_fsm_state50 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state50))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state51;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state50;
                end if;
            when ap_ST_iter2_fsm_state51 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state51))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state52;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state51;
                end if;
            when ap_ST_iter2_fsm_state52 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state52))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state53;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state52;
                end if;
            when ap_ST_iter2_fsm_state53 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state53))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state54;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state53;
                end if;
            when ap_ST_iter2_fsm_state54 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state54))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state55;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state54;
                end if;
            when ap_ST_iter2_fsm_state55 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state55))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state56;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state55;
                end if;
            when ap_ST_iter2_fsm_state56 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state56))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state57;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state56;
                end if;
            when ap_ST_iter2_fsm_state57 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state57))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state58;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state57;
                end if;
            when ap_ST_iter2_fsm_state58 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state58))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state59;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state58;
                end if;
            when ap_ST_iter2_fsm_state59 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state59))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state60;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state59;
                end if;
            when ap_ST_iter2_fsm_state60 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state60))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state61;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state60;
                end if;
            when ap_ST_iter2_fsm_state61 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state61))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state62;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state61;
                end if;
            when ap_ST_iter2_fsm_state62 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state62))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state63;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state62;
                end if;
            when ap_ST_iter2_fsm_state63 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state42))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state43;
                elsif ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_0 = ap_CS_iter1_fsm_state42))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state63;
                end if;
            when ap_ST_iter2_fsm_state0 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state42))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state43;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter2_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    ap_NS_iter3_fsm_assign_proc : process (ap_CS_iter2_fsm_state63, ap_CS_iter3_fsm, ap_CS_iter3_fsm_state64, ap_CS_iter3_fsm_state65, ap_CS_iter3_fsm_state66, ap_CS_iter3_fsm_state67, ap_CS_iter3_fsm_state68, ap_CS_iter3_fsm_state69, ap_CS_iter3_fsm_state70, ap_CS_iter3_fsm_state71, ap_CS_iter3_fsm_state72, ap_CS_iter3_fsm_state73, ap_CS_iter3_fsm_state74, ap_CS_iter3_fsm_state75, ap_CS_iter3_fsm_state76, ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter3_fsm_state79, ap_CS_iter3_fsm_state80, ap_CS_iter3_fsm_state81, ap_CS_iter3_fsm_state82, ap_CS_iter3_fsm_state83, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
        case ap_CS_iter3_fsm is
            when ap_ST_iter3_fsm_state64 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state64))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state65;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state64;
                end if;
            when ap_ST_iter3_fsm_state65 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state65))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state66;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state65;
                end if;
            when ap_ST_iter3_fsm_state66 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state66))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state67;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state66;
                end if;
            when ap_ST_iter3_fsm_state67 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state67))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state68;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state67;
                end if;
            when ap_ST_iter3_fsm_state68 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state68))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state69;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state68;
                end if;
            when ap_ST_iter3_fsm_state69 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state69))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state70;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state69;
                end if;
            when ap_ST_iter3_fsm_state70 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state70))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state71;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state70;
                end if;
            when ap_ST_iter3_fsm_state71 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state71))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state72;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state71;
                end if;
            when ap_ST_iter3_fsm_state72 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state72))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state73;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state72;
                end if;
            when ap_ST_iter3_fsm_state73 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state73))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state74;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state73;
                end if;
            when ap_ST_iter3_fsm_state74 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state74))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state75;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state74;
                end if;
            when ap_ST_iter3_fsm_state75 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state75))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state76;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state75;
                end if;
            when ap_ST_iter3_fsm_state76 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state76))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state77;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state76;
                end if;
            when ap_ST_iter3_fsm_state77 => 
                if ((not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state77))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state78;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state77;
                end if;
            when ap_ST_iter3_fsm_state78 => 
                if ((not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state78))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state79;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state78;
                end if;
            when ap_ST_iter3_fsm_state79 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state79))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state80;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state79;
                end if;
            when ap_ST_iter3_fsm_state80 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state80))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state81;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state80;
                end if;
            when ap_ST_iter3_fsm_state81 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state81))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state82;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state81;
                end if;
            when ap_ST_iter3_fsm_state82 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state82))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state83;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state82;
                end if;
            when ap_ST_iter3_fsm_state83 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state83))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state84;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state83;
                end if;
            when ap_ST_iter3_fsm_state84 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state63))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state64;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_0 = ap_CS_iter2_fsm_state63))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state0;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state84;
                end if;
            when ap_ST_iter3_fsm_state0 => 
                if ((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state63))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state64;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter3_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    ap_NS_iter4_fsm_assign_proc : process (ap_CS_iter3_fsm_state84, ap_CS_iter4_fsm, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        case ap_CS_iter4_fsm is
            when ap_ST_iter4_fsm_state85 => 
                ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state86;
            when ap_ST_iter4_fsm_state86 => 
                ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state87;
            when ap_ST_iter4_fsm_state87 => 
                if (((ap_const_logic_1 = ap_CS_iter3_fsm_state84) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_0))) then
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state85;
                elsif (((ap_const_logic_0 = ap_CS_iter3_fsm_state84) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_0))) then
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state0;
                else
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state87;
                end if;
            when ap_ST_iter4_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state84))) then
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state85;
                else
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter4_fsm <= "XXXX";
        end case;
    end process;
    Range1_all_ones_3_fu_1650_p2 <= "1" when (p_Result_3_fu_1641_p4 = ap_const_lv17_1FFFF) else "0";
    Range1_all_ones_fu_1560_p2 <= "1" when (p_Result_1_fu_1551_p4 = ap_const_lv17_1FFFF) else "0";
    Range1_all_zeros_1_fu_1656_p2 <= "1" when (p_Result_3_fu_1641_p4 = ap_const_lv17_0) else "0";
    Range1_all_zeros_fu_1566_p2 <= "1" when (p_Result_1_fu_1551_p4 = ap_const_lv17_0) else "0";
    Range2_all_ones_1_fu_1635_p2 <= "1" when (p_Result_2_fu_1626_p4 = ap_const_lv16_FFFF) else "0";
    Range2_all_ones_fu_1545_p2 <= "1" when (p_Result_s_18_fu_1536_p4 = ap_const_lv16_FFFF) else "0";
    add_ln1245_10_fu_2001_p2 <= std_logic_vector(signed(sext_ln712_14_fu_1998_p1) + signed(sext_ln712_13_fu_1995_p1));
    add_ln1245_1_fu_946_p2 <= std_logic_vector(signed(sext_ln1245_fu_943_p1) + signed(sext_ln712_3_fu_940_p1));
    add_ln1245_2_fu_1127_p2 <= std_logic_vector(unsigned(sub_ln1246_2_reg_3051) + unsigned(sext_ln712_5_fu_1124_p1));
    add_ln1245_3_fu_1168_p2 <= std_logic_vector(signed(sext_ln1245_1_fu_1165_p1) + signed(sext_ln712_6_fu_1162_p1));
    add_ln1245_6_fu_729_p2 <= std_logic_vector(signed(add_ln1245_5_reg_2808) + signed(add_ln1245_4_reg_2797));
    add_ln1245_7_fu_1985_p2 <= std_logic_vector(signed(sext_ln712_10_fu_1982_p1) + signed(sext_ln712_9_fu_1979_p1));
    add_ln1245_fu_905_p2 <= std_logic_vector(unsigned(sub_ln1246_1_reg_2970) + unsigned(sext_ln712_2_fu_902_p1));
    add_ln712_1_fu_960_p2 <= std_logic_vector(unsigned(trunc_ln1245_3_reg_2985) + unsigned(select_ln384_3_reg_2786_pp0_iter2_reg));
    add_ln712_2_fu_1140_p2 <= std_logic_vector(unsigned(trunc_ln1245_4_reg_3056) + unsigned(select_ln384_5_reg_3061));
    add_ln712_3_fu_1182_p2 <= std_logic_vector(unsigned(trunc_ln1245_5_reg_3000) + unsigned(select_ln384_7_reg_3067));
    add_ln712_fu_918_p2 <= std_logic_vector(unsigned(trunc_ln1245_2_reg_2975) + unsigned(select_ln384_1_reg_2802_pp0_iter2_reg));
    and_ln406_1_fu_1602_p2 <= (p_Result_11_fu_1581_p3 and or_ln406_1_fu_1597_p2);
    and_ln406_fu_1512_p2 <= (p_Result_8_fu_1491_p3 and or_ln406_fu_1507_p2);
    and_ln789_1_fu_1882_p2 <= (xor_ln789_1_fu_1876_p2 and Range2_all_ones_1_reg_3247);
    and_ln789_fu_1769_p2 <= (xor_ln789_fu_1763_p2 and Range2_all_ones_reg_3218);
    and_ln790_1_fu_1894_p2 <= (carry_3_fu_1857_p2 and Range1_all_ones_3_reg_3252);
    and_ln790_fu_1781_p2 <= (carry_1_fu_1744_p2 and Range1_all_ones_reg_3223);
    and_ln794_10_fu_2357_p2 <= (xor_ln794_12_fu_2352_p2 and or_ln794_10_fu_2347_p2);
    and_ln794_11_fu_2399_p2 <= (xor_ln794_13_fu_2394_p2 and or_ln794_11_fu_2389_p2);
    and_ln794_1_fu_613_p2 <= (xor_ln794_3_fu_608_p2 and or_ln794_1_fu_603_p2);
    and_ln794_2_fu_1013_p2 <= (xor_ln794_4_fu_1008_p2 and or_ln794_2_fu_1003_p2);
    and_ln794_3_fu_1076_p2 <= (xor_ln794_7_fu_1071_p2 and or_ln794_5_fu_1066_p2);
    and_ln794_4_fu_1219_p2 <= (xor_ln794_8_fu_1214_p2 and or_ln794_6_fu_1209_p2);
    and_ln794_5_fu_1282_p2 <= (xor_ln794_9_fu_1277_p2 and or_ln794_7_fu_1272_p2);
    and_ln794_8_fu_2273_p2 <= (xor_ln794_10_fu_2268_p2 and or_ln794_8_fu_2263_p2);
    and_ln794_9_fu_2315_p2 <= (xor_ln794_11_fu_2310_p2 and or_ln794_9_fu_2305_p2);
    and_ln794_fu_680_p2 <= (xor_ln794_2_fu_675_p2 and or_ln794_fu_670_p2);
    and_ln795_10_fu_2379_p2 <= (tmp_31_reg_3481 and or_ln795_8_fu_2373_p2);
    and_ln795_11_fu_2421_p2 <= (tmp_33_reg_3505 and or_ln795_9_fu_2415_p2);
    and_ln795_12_fu_357_p2 <= (xor_ln795_10_fu_351_p2 and tmp_35_fu_329_p3);
    and_ln795_13_fu_427_p2 <= (xor_ln795_11_fu_421_p2 and tmp_37_fu_399_p3);
    and_ln795_1_fu_702_p2 <= (tmp_2_reg_2768 and or_ln795_fu_696_p2);
    and_ln795_2_fu_1915_p2 <= (p_Result_13_reg_3240 and deleted_ones_3_fu_1887_p3);
    and_ln795_3_fu_635_p2 <= (tmp_11_reg_2740 and or_ln795_1_fu_629_p2);
    and_ln795_4_fu_1035_p2 <= (tmp_14_reg_3005 and or_ln795_2_fu_1029_p2);
    and_ln795_5_fu_1098_p2 <= (tmp_16_reg_3028 and or_ln795_3_fu_1092_p2);
    and_ln795_6_fu_1241_p2 <= (tmp_18_reg_3073 and or_ln795_4_fu_1235_p2);
    and_ln795_7_fu_1304_p2 <= (tmp_20_reg_3096 and or_ln795_5_fu_1298_p2);
    and_ln795_8_fu_2295_p2 <= (tmp_27_reg_3433 and or_ln795_6_fu_2289_p2);
    and_ln795_9_fu_2337_p2 <= (tmp_29_reg_3457 and or_ln795_7_fu_2331_p2);
    and_ln795_fu_1802_p2 <= (p_Result_10_reg_3211 and deleted_ones_fu_1774_p3);
    ap_CS_iter0_fsm_state1 <= ap_CS_iter0_fsm(0);
    ap_CS_iter0_fsm_state10 <= ap_CS_iter0_fsm(9);
    ap_CS_iter0_fsm_state11 <= ap_CS_iter0_fsm(10);
    ap_CS_iter0_fsm_state12 <= ap_CS_iter0_fsm(11);
    ap_CS_iter0_fsm_state13 <= ap_CS_iter0_fsm(12);
    ap_CS_iter0_fsm_state14 <= ap_CS_iter0_fsm(13);
    ap_CS_iter0_fsm_state15 <= ap_CS_iter0_fsm(14);
    ap_CS_iter0_fsm_state16 <= ap_CS_iter0_fsm(15);
    ap_CS_iter0_fsm_state17 <= ap_CS_iter0_fsm(16);
    ap_CS_iter0_fsm_state18 <= ap_CS_iter0_fsm(17);
    ap_CS_iter0_fsm_state19 <= ap_CS_iter0_fsm(18);
    ap_CS_iter0_fsm_state2 <= ap_CS_iter0_fsm(1);
    ap_CS_iter0_fsm_state20 <= ap_CS_iter0_fsm(19);
    ap_CS_iter0_fsm_state21 <= ap_CS_iter0_fsm(20);
    ap_CS_iter0_fsm_state3 <= ap_CS_iter0_fsm(2);
    ap_CS_iter0_fsm_state4 <= ap_CS_iter0_fsm(3);
    ap_CS_iter0_fsm_state5 <= ap_CS_iter0_fsm(4);
    ap_CS_iter0_fsm_state6 <= ap_CS_iter0_fsm(5);
    ap_CS_iter0_fsm_state7 <= ap_CS_iter0_fsm(6);
    ap_CS_iter0_fsm_state8 <= ap_CS_iter0_fsm(7);
    ap_CS_iter0_fsm_state9 <= ap_CS_iter0_fsm(8);
    ap_CS_iter1_fsm_state22 <= ap_CS_iter1_fsm(1);
    ap_CS_iter1_fsm_state23 <= ap_CS_iter1_fsm(2);
    ap_CS_iter1_fsm_state24 <= ap_CS_iter1_fsm(3);
    ap_CS_iter1_fsm_state25 <= ap_CS_iter1_fsm(4);
    ap_CS_iter1_fsm_state26 <= ap_CS_iter1_fsm(5);
    ap_CS_iter1_fsm_state27 <= ap_CS_iter1_fsm(6);
    ap_CS_iter1_fsm_state28 <= ap_CS_iter1_fsm(7);
    ap_CS_iter1_fsm_state29 <= ap_CS_iter1_fsm(8);
    ap_CS_iter1_fsm_state30 <= ap_CS_iter1_fsm(9);
    ap_CS_iter1_fsm_state31 <= ap_CS_iter1_fsm(10);
    ap_CS_iter1_fsm_state32 <= ap_CS_iter1_fsm(11);
    ap_CS_iter1_fsm_state33 <= ap_CS_iter1_fsm(12);
    ap_CS_iter1_fsm_state34 <= ap_CS_iter1_fsm(13);
    ap_CS_iter1_fsm_state35 <= ap_CS_iter1_fsm(14);
    ap_CS_iter1_fsm_state36 <= ap_CS_iter1_fsm(15);
    ap_CS_iter1_fsm_state37 <= ap_CS_iter1_fsm(16);
    ap_CS_iter1_fsm_state38 <= ap_CS_iter1_fsm(17);
    ap_CS_iter1_fsm_state39 <= ap_CS_iter1_fsm(18);
    ap_CS_iter1_fsm_state40 <= ap_CS_iter1_fsm(19);
    ap_CS_iter1_fsm_state41 <= ap_CS_iter1_fsm(20);
    ap_CS_iter1_fsm_state42 <= ap_CS_iter1_fsm(21);
    ap_CS_iter2_fsm_state43 <= ap_CS_iter2_fsm(1);
    ap_CS_iter2_fsm_state44 <= ap_CS_iter2_fsm(2);
    ap_CS_iter2_fsm_state45 <= ap_CS_iter2_fsm(3);
    ap_CS_iter2_fsm_state46 <= ap_CS_iter2_fsm(4);
    ap_CS_iter2_fsm_state47 <= ap_CS_iter2_fsm(5);
    ap_CS_iter2_fsm_state48 <= ap_CS_iter2_fsm(6);
    ap_CS_iter2_fsm_state49 <= ap_CS_iter2_fsm(7);
    ap_CS_iter2_fsm_state50 <= ap_CS_iter2_fsm(8);
    ap_CS_iter2_fsm_state51 <= ap_CS_iter2_fsm(9);
    ap_CS_iter2_fsm_state52 <= ap_CS_iter2_fsm(10);
    ap_CS_iter2_fsm_state53 <= ap_CS_iter2_fsm(11);
    ap_CS_iter2_fsm_state54 <= ap_CS_iter2_fsm(12);
    ap_CS_iter2_fsm_state55 <= ap_CS_iter2_fsm(13);
    ap_CS_iter2_fsm_state56 <= ap_CS_iter2_fsm(14);
    ap_CS_iter2_fsm_state57 <= ap_CS_iter2_fsm(15);
    ap_CS_iter2_fsm_state58 <= ap_CS_iter2_fsm(16);
    ap_CS_iter2_fsm_state59 <= ap_CS_iter2_fsm(17);
    ap_CS_iter2_fsm_state60 <= ap_CS_iter2_fsm(18);
    ap_CS_iter2_fsm_state61 <= ap_CS_iter2_fsm(19);
    ap_CS_iter2_fsm_state62 <= ap_CS_iter2_fsm(20);
    ap_CS_iter2_fsm_state63 <= ap_CS_iter2_fsm(21);
    ap_CS_iter3_fsm_state64 <= ap_CS_iter3_fsm(1);
    ap_CS_iter3_fsm_state65 <= ap_CS_iter3_fsm(2);
    ap_CS_iter3_fsm_state66 <= ap_CS_iter3_fsm(3);
    ap_CS_iter3_fsm_state67 <= ap_CS_iter3_fsm(4);
    ap_CS_iter3_fsm_state68 <= ap_CS_iter3_fsm(5);
    ap_CS_iter3_fsm_state69 <= ap_CS_iter3_fsm(6);
    ap_CS_iter3_fsm_state70 <= ap_CS_iter3_fsm(7);
    ap_CS_iter3_fsm_state71 <= ap_CS_iter3_fsm(8);
    ap_CS_iter3_fsm_state72 <= ap_CS_iter3_fsm(9);
    ap_CS_iter3_fsm_state73 <= ap_CS_iter3_fsm(10);
    ap_CS_iter3_fsm_state74 <= ap_CS_iter3_fsm(11);
    ap_CS_iter3_fsm_state75 <= ap_CS_iter3_fsm(12);
    ap_CS_iter3_fsm_state76 <= ap_CS_iter3_fsm(13);
    ap_CS_iter3_fsm_state77 <= ap_CS_iter3_fsm(14);
    ap_CS_iter3_fsm_state78 <= ap_CS_iter3_fsm(15);
    ap_CS_iter3_fsm_state79 <= ap_CS_iter3_fsm(16);
    ap_CS_iter3_fsm_state80 <= ap_CS_iter3_fsm(17);
    ap_CS_iter3_fsm_state81 <= ap_CS_iter3_fsm(18);
    ap_CS_iter3_fsm_state82 <= ap_CS_iter3_fsm(19);
    ap_CS_iter3_fsm_state83 <= ap_CS_iter3_fsm(20);
    ap_CS_iter3_fsm_state84 <= ap_CS_iter3_fsm(21);
    ap_CS_iter4_fsm_state85 <= ap_CS_iter4_fsm(1);
    ap_CS_iter4_fsm_state86 <= ap_CS_iter4_fsm(2);
    ap_CS_iter4_fsm_state87 <= ap_CS_iter4_fsm(3);
    ap_ST_iter0_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_iter0_fsm_state1_blk_assign_proc : process(main_in_TVALID_int_regslice, aux_in_TVALID_int_regslice)
    begin
        if (((aux_in_TVALID_int_regslice = ap_const_logic_0) or (main_in_TVALID_int_regslice = ap_const_logic_0))) then 
            ap_ST_iter0_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_iter0_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_iter0_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_iter0_fsm_state9_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_iter1_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state76_blk <= ap_const_logic_0;

    ap_ST_iter3_fsm_state77_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_iter3_fsm_state77_blk <= ap_const_logic_1;
        else 
            ap_ST_iter3_fsm_state77_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_iter3_fsm_state78_blk_assign_proc : process(output_r_TREADY_int_regslice)
    begin
        if ((output_r_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_iter3_fsm_state78_blk <= ap_const_logic_1;
        else 
            ap_ST_iter3_fsm_state78_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_iter3_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state80_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state84_blk <= ap_const_logic_0;
    ap_ST_iter4_fsm_state85_blk <= ap_const_logic_0;
    ap_ST_iter4_fsm_state86_blk <= ap_const_logic_0;

    ap_ST_iter4_fsm_state87_blk_assign_proc : process(regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_iter4_fsm_state87_blk <= ap_const_logic_1;
        else 
            ap_ST_iter4_fsm_state87_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(main_in_TVALID_int_regslice, aux_in_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((aux_in_TVALID_int_regslice = ap_const_logic_0) or (main_in_TVALID_int_regslice = ap_const_logic_0));
    end process;

        ap_block_state20_pp0_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage20_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage12_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage13_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage14_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage15_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage16_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage17_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage18_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage19_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage20_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage8_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage9_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage10_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage11_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage12_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage13_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage14_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage15_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage16_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp0_stage17_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage18_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp0_stage19_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp0_stage20_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp0_stage5_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp0_stage6_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp0_stage7_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp0_stage8_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp0_stage9_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp0_stage10_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp0_stage11_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp0_stage12_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state77_pp0_stage13_iter3_assign_proc : process(output_r_TREADY_int_regslice)
    begin
                ap_block_state77_pp0_stage13_iter3 <= (output_r_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state78_pp0_stage14_iter3_assign_proc : process(output_r_TREADY_int_regslice)
    begin
                ap_block_state78_pp0_stage14_iter3 <= (output_r_TREADY_int_regslice = ap_const_logic_0);
    end process;

        ap_block_state79_pp0_stage15_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp0_stage16_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state81_pp0_stage17_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state82_pp0_stage18_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state83_pp0_stage19_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state84_pp0_stage20_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state85_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state86_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state87_pp0_stage2_iter4_assign_proc : process(regslice_both_output_V_data_V_U_apdone_blk)
    begin
                ap_block_state87_pp0_stage2_iter4 <= (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1);
    end process;

        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_phi_mux_p_Val2_4_phi_fu_228_p4_assign_proc : process(icmp_ln1551_reg_2819_pp0_iter2_reg, trunc_ln56_fu_1662_p1)
    begin
        if ((icmp_ln1551_reg_2819_pp0_iter2_reg = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_4_phi_fu_228_p4 <= trunc_ln56_fu_1662_p1;
        else 
            ap_phi_mux_p_Val2_4_phi_fu_228_p4 <= ap_const_lv64_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_allocacmp_lms_weights_imag_V_1_load_assign_proc : process(lms_weights_imag_V_1, ap_CS_iter4_fsm_state87, select_ln340_12_fu_2576_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_iter4_fsm_state87)) then 
            ap_sig_allocacmp_lms_weights_imag_V_1_load <= select_ln340_12_fu_2576_p3;
        else 
            ap_sig_allocacmp_lms_weights_imag_V_1_load <= lms_weights_imag_V_1;
        end if; 
    end process;


    aux_in_TDATA_blk_n_assign_proc : process(ap_CS_iter0_fsm_state1, aux_in_TVALID_int_regslice)
    begin
        if ((ap_const_logic_1 = ap_CS_iter0_fsm_state1)) then 
            aux_in_TDATA_blk_n <= aux_in_TVALID_int_regslice;
        else 
            aux_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aux_in_TREADY <= regslice_both_aux_in_V_data_V_U_ack_in;

    aux_in_TREADY_int_regslice_assign_proc : process(ap_CS_iter0_fsm_state1, ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, main_in_TVALID_int_regslice, aux_in_TVALID_int_regslice, output_r_TREADY_int_regslice)
    begin
        if ((not(((aux_in_TVALID_int_regslice = ap_const_logic_0) or (main_in_TVALID_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            aux_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            aux_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    aux_tmp_data_M_real_V_fu_247_p1 <= aux_in_TDATA_int_regslice(16 - 1 downto 0);
    carry_1_fu_1744_p2 <= (xor_ln416_fu_1739_p2 and p_Result_9_fu_1732_p3);
    carry_3_fu_1857_p2 <= (xor_ln416_1_fu_1852_p2 and p_Result_12_fu_1845_p3);
        conv7_i205_i_fu_1689_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(error_imag_V_reg_3196),80));

        conv7_i221_i_fu_1686_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(error_real_V_reg_3186),80));

    deleted_ones_3_fu_1887_p3 <= 
        and_ln789_1_fu_1882_p2 when (carry_3_fu_1857_p2(0) = '1') else 
        Range1_all_ones_3_reg_3252;
    deleted_ones_fu_1774_p3 <= 
        and_ln789_fu_1769_p2 when (carry_1_fu_1744_p2(0) = '1') else 
        Range1_all_ones_reg_3223;
    deleted_zeros_1_fu_1863_p3 <= 
        Range1_all_ones_3_reg_3252 when (carry_3_fu_1857_p2(0) = '1') else 
        Range1_all_zeros_1_reg_3259;
    deleted_zeros_fu_1750_p3 <= 
        Range1_all_ones_reg_3223 when (carry_1_fu_1744_p2(0) = '1') else 
        Range1_all_zeros_reg_3230;
    error_imag_V_fu_1474_p3 <= 
        select_ln384_13_fu_1466_p3 when (xor_ln340_1_fu_1462_p2(0) = '1') else 
        p_Val2_3_fu_1449_p1;
    error_real_V_fu_1441_p3 <= 
        select_ln384_12_fu_1433_p3 when (xor_ln340_fu_1429_p2(0) = '1') else 
        p_Val2_1_fu_1416_p1;

    grp_fu_1692_ce_assign_proc : process(ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter3_fsm_state79, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state79)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state78)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state77)))) then 
            grp_fu_1692_ce <= ap_const_logic_1;
        else 
            grp_fu_1692_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1692_p0 <= conv7_i221_i_fu_1686_p1(64 - 1 downto 0);
    grp_fu_1692_p1 <= sext_ln1169_2_reg_2879(16 - 1 downto 0);

    grp_fu_1697_ce_assign_proc : process(ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter3_fsm_state79, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state79)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state78)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state77)))) then 
            grp_fu_1697_ce <= ap_const_logic_1;
        else 
            grp_fu_1697_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1697_p0 <= conv7_i205_i_fu_1689_p1(64 - 1 downto 0);
    grp_fu_1697_p1 <= sext_ln1171_10_reg_2913(16 - 1 downto 0);

    grp_fu_1702_ce_assign_proc : process(ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter3_fsm_state79, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state79)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state78)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state77)))) then 
            grp_fu_1702_ce <= ap_const_logic_1;
        else 
            grp_fu_1702_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1702_p0 <= conv7_i221_i_fu_1686_p1(64 - 1 downto 0);
    grp_fu_1702_p1 <= sext_ln1171_10_reg_2913(16 - 1 downto 0);

    grp_fu_1707_ce_assign_proc : process(ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter3_fsm_state79, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state79)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state78)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state77)))) then 
            grp_fu_1707_ce <= ap_const_logic_1;
        else 
            grp_fu_1707_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1707_p0 <= conv7_i205_i_fu_1689_p1(64 - 1 downto 0);
    grp_fu_1707_p1 <= sext_ln1169_2_reg_2879(16 - 1 downto 0);

    grp_fu_1712_ce_assign_proc : process(ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter3_fsm_state79, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state79)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state78)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state77)))) then 
            grp_fu_1712_ce <= ap_const_logic_1;
        else 
            grp_fu_1712_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1712_p0 <= conv7_i221_i_fu_1686_p1(64 - 1 downto 0);
    grp_fu_1712_p1 <= sext_ln1169_1_reg_2833(16 - 1 downto 0);

    grp_fu_1717_ce_assign_proc : process(ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter3_fsm_state79, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state79)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state78)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state77)))) then 
            grp_fu_1717_ce <= ap_const_logic_1;
        else 
            grp_fu_1717_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1717_p0 <= conv7_i205_i_fu_1689_p1(64 - 1 downto 0);
    grp_fu_1717_p1 <= sext_ln1171_6_reg_2872(16 - 1 downto 0);

    grp_fu_1722_ce_assign_proc : process(ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter3_fsm_state79, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state79)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state78)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state77)))) then 
            grp_fu_1722_ce <= ap_const_logic_1;
        else 
            grp_fu_1722_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1722_p0 <= conv7_i221_i_fu_1686_p1(64 - 1 downto 0);
    grp_fu_1722_p1 <= sext_ln1171_6_reg_2872(16 - 1 downto 0);

    grp_fu_1727_ce_assign_proc : process(ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter3_fsm_state79, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state79)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state78)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state77)))) then 
            grp_fu_1727_ce <= ap_const_logic_1;
        else 
            grp_fu_1727_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1727_p0 <= conv7_i205_i_fu_1689_p1(64 - 1 downto 0);
    grp_fu_1727_p1 <= sext_ln1169_1_reg_2833(16 - 1 downto 0);

    grp_fu_1973_ce_assign_proc : process(ap_CS_iter3_fsm_state78, ap_CS_iter3_fsm_state79, ap_CS_iter3_fsm_state80, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state80)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state79)) or (not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state78)))) then 
            grp_fu_1973_ce <= ap_const_logic_1;
        else 
            grp_fu_1973_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1973_p0 <= grp_fu_1973_p00(63 - 1 downto 0);
    grp_fu_1973_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln340_reg_3264),95));
    grp_fu_1973_p1 <= grp_fu_1973_p10(32 - 1 downto 0);
    grp_fu_1973_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mu_read_reg_2828_pp0_iter2_reg),95));

    grp_fu_2017_ce_assign_proc : process(ap_CS_iter3_fsm_state81, ap_CS_iter3_fsm_state82, ap_CS_iter3_fsm_state83, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state83)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state82)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state81)))) then 
            grp_fu_2017_ce <= ap_const_logic_1;
        else 
            grp_fu_2017_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2017_p0 <= zext_ln1171_fu_2011_p1(95 - 1 downto 0);

    grp_fu_2026_ce_assign_proc : process(ap_CS_iter3_fsm_state81, ap_CS_iter3_fsm_state82, ap_CS_iter3_fsm_state83, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state83)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state82)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state81)))) then 
            grp_fu_2026_ce <= ap_const_logic_1;
        else 
            grp_fu_2026_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2026_p0 <= zext_ln1171_fu_2011_p1(95 - 1 downto 0);

    grp_fu_2035_ce_assign_proc : process(ap_CS_iter3_fsm_state81, ap_CS_iter3_fsm_state82, ap_CS_iter3_fsm_state83, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state83)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state82)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state81)))) then 
            grp_fu_2035_ce <= ap_const_logic_1;
        else 
            grp_fu_2035_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2035_p0 <= zext_ln1171_fu_2011_p1(95 - 1 downto 0);

    grp_fu_2044_ce_assign_proc : process(ap_CS_iter3_fsm_state81, ap_CS_iter3_fsm_state82, ap_CS_iter3_fsm_state83, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state83)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state82)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state81)))) then 
            grp_fu_2044_ce <= ap_const_logic_1;
        else 
            grp_fu_2044_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2044_p0 <= zext_ln1171_fu_2011_p1(95 - 1 downto 0);

    grp_fu_2061_ce_assign_proc : process(ap_CS_iter3_fsm_state84, ap_CS_iter4_fsm_state85, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_iter4_fsm_state85) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state84)))) then 
            grp_fu_2061_ce <= ap_const_logic_1;
        else 
            grp_fu_2061_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_2061_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_2050_p3),175));


    grp_fu_2077_ce_assign_proc : process(ap_CS_iter3_fsm_state84, ap_CS_iter4_fsm_state85, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_iter4_fsm_state85) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state84)))) then 
            grp_fu_2077_ce <= ap_const_logic_1;
        else 
            grp_fu_2077_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_2077_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln737_1_fu_2066_p3),175));


    grp_fu_2093_ce_assign_proc : process(ap_CS_iter3_fsm_state84, ap_CS_iter4_fsm_state85, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_iter4_fsm_state85) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state84)))) then 
            grp_fu_2093_ce <= ap_const_logic_1;
        else 
            grp_fu_2093_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_2093_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln737_2_fu_2082_p3),175));


    grp_fu_2109_ce_assign_proc : process(ap_CS_iter3_fsm_state84, ap_CS_iter4_fsm_state85, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_iter4_fsm_state85) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state84)))) then 
            grp_fu_2109_ce <= ap_const_logic_1;
        else 
            grp_fu_2109_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_2109_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln737_3_fu_2098_p3),175));


    grp_fu_2590_ce_assign_proc : process(ap_CS_iter0_fsm_state1, ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, ap_CS_iter0_fsm_state2, ap_CS_iter0_fsm_state3, ap_CS_iter0_fsm_state4, main_in_TVALID_int_regslice, aux_in_TVALID_int_regslice, output_r_TREADY_int_regslice)
    begin
        if (((not(((aux_in_TVALID_int_regslice = ap_const_logic_0) or (main_in_TVALID_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state4)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state3)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state2)))) then 
            grp_fu_2590_ce <= ap_const_logic_1;
        else 
            grp_fu_2590_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2590_p0 <= sext_ln1169_3_fu_325_p1(16 - 1 downto 0);
    grp_fu_2590_p1 <= sext_ln1169_3_fu_325_p1(16 - 1 downto 0);

    grp_fu_2596_ce_assign_proc : process(ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, ap_CS_iter0_fsm_state2, ap_CS_iter0_fsm_state3, ap_CS_iter0_fsm_state4, ap_CS_iter0_fsm_state5, output_r_TREADY_int_regslice)
    begin
        if (((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state5)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state4)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state3)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state2)))) then 
            grp_fu_2596_ce <= ap_const_logic_1;
        else 
            grp_fu_2596_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2596_p0 <= sext_ln1169_4_fu_496_p1(16 - 1 downto 0);
    grp_fu_2596_p1 <= sext_ln1169_4_fu_496_p1(16 - 1 downto 0);

    grp_fu_2602_ce_assign_proc : process(ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, ap_CS_iter0_fsm_state2, ap_CS_iter0_fsm_state3, ap_CS_iter0_fsm_state4, ap_CS_iter0_fsm_state5, output_r_TREADY_int_regslice)
    begin
        if (((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state5)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state4)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state3)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state2)))) then 
            grp_fu_2602_ce <= ap_const_logic_1;
        else 
            grp_fu_2602_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2602_p0 <= sext_ln1169_5_fu_499_p1(16 - 1 downto 0);
    grp_fu_2602_p1 <= sext_ln1169_5_fu_499_p1(16 - 1 downto 0);

    grp_fu_2610_ce_assign_proc : process(ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, ap_CS_iter0_fsm_state3, ap_CS_iter0_fsm_state4, ap_CS_iter0_fsm_state5, ap_CS_iter0_fsm_state6, output_r_TREADY_int_regslice)
    begin
        if (((not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state6)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state5)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state4)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state3)))) then 
            grp_fu_2610_ce <= ap_const_logic_1;
        else 
            grp_fu_2610_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2610_p0 <= sext_ln1169_6_fu_518_p1(16 - 1 downto 0);
    grp_fu_2610_p1 <= sext_ln1169_6_fu_518_p1(16 - 1 downto 0);

    grp_fu_281_ce_assign_proc : process(ap_CS_iter0_fsm_state1, ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, ap_CS_iter0_fsm_state2, ap_CS_iter0_fsm_state3, main_in_TVALID_int_regslice, aux_in_TVALID_int_regslice, output_r_TREADY_int_regslice)
    begin
        if (((not(((aux_in_TVALID_int_regslice = ap_const_logic_0) or (main_in_TVALID_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state3)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state2)))) then 
            grp_fu_281_ce <= ap_const_logic_1;
        else 
            grp_fu_281_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_281_p0 <= sext_ln1171_fu_277_p1(64 - 1 downto 0);
    grp_fu_281_p1 <= sext_ln1169_fu_269_p1(16 - 1 downto 0);

    grp_fu_307_ce_assign_proc : process(ap_CS_iter0_fsm_state1, ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, ap_CS_iter0_fsm_state2, ap_CS_iter0_fsm_state3, main_in_TVALID_int_regslice, aux_in_TVALID_int_regslice, output_r_TREADY_int_regslice)
    begin
        if (((not(((aux_in_TVALID_int_regslice = ap_const_logic_0) or (main_in_TVALID_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state3)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state2)))) then 
            grp_fu_307_ce <= ap_const_logic_1;
        else 
            grp_fu_307_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_313_ce_assign_proc : process(ap_CS_iter0_fsm_state1, ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, ap_CS_iter0_fsm_state2, ap_CS_iter0_fsm_state3, main_in_TVALID_int_regslice, aux_in_TVALID_int_regslice, output_r_TREADY_int_regslice)
    begin
        if (((not(((aux_in_TVALID_int_regslice = ap_const_logic_0) or (main_in_TVALID_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state3)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state2)))) then 
            grp_fu_313_ce <= ap_const_logic_1;
        else 
            grp_fu_313_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_313_p1 <= sext_ln1169_fu_269_p1(16 - 1 downto 0);

    grp_fu_319_ce_assign_proc : process(ap_CS_iter0_fsm_state1, ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, ap_CS_iter0_fsm_state2, ap_CS_iter0_fsm_state3, main_in_TVALID_int_regslice, aux_in_TVALID_int_regslice, output_r_TREADY_int_regslice)
    begin
        if (((not(((aux_in_TVALID_int_regslice = ap_const_logic_0) or (main_in_TVALID_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state3)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state2)))) then 
            grp_fu_319_ce <= ap_const_logic_1;
        else 
            grp_fu_319_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_319_p0 <= sext_ln1171_fu_277_p1(64 - 1 downto 0);

    grp_fu_749_ce_assign_proc : process(ap_CS_iter1_fsm_state22, ap_CS_iter1_fsm_state23, ap_CS_iter1_fsm_state24, ap_CS_iter1_fsm_state25, ap_CS_iter1_fsm_state26, ap_CS_iter1_fsm_state27, ap_CS_iter1_fsm_state28, ap_CS_iter1_fsm_state29, ap_CS_iter1_fsm_state30, ap_CS_iter1_fsm_state31, ap_CS_iter1_fsm_state32, ap_CS_iter1_fsm_state33, ap_CS_iter1_fsm_state34, ap_CS_iter1_fsm_state35, ap_CS_iter1_fsm_state36, ap_CS_iter1_fsm_state37, ap_CS_iter1_fsm_state38, ap_CS_iter1_fsm_state39, ap_CS_iter1_fsm_state40, ap_CS_iter1_fsm_state41, ap_CS_iter1_fsm_state42, ap_CS_iter2_fsm_state43, ap_CS_iter2_fsm_state44, ap_CS_iter2_fsm_state45, ap_CS_iter2_fsm_state46, ap_CS_iter2_fsm_state47, ap_CS_iter2_fsm_state48, ap_CS_iter2_fsm_state49, ap_CS_iter2_fsm_state50, ap_CS_iter2_fsm_state51, ap_CS_iter2_fsm_state52, ap_CS_iter2_fsm_state53, ap_CS_iter2_fsm_state54, ap_CS_iter2_fsm_state55, ap_CS_iter2_fsm_state56, ap_CS_iter2_fsm_state57, ap_CS_iter2_fsm_state58, ap_CS_iter2_fsm_state59, ap_CS_iter2_fsm_state60, ap_CS_iter2_fsm_state61, ap_CS_iter2_fsm_state62, ap_CS_iter2_fsm_state63, ap_CS_iter3_fsm_state64, ap_CS_iter3_fsm_state65, ap_CS_iter3_fsm_state66, ap_CS_iter3_fsm_state67, ap_CS_iter3_fsm_state68, ap_CS_iter3_fsm_state69, ap_CS_iter3_fsm_state70, ap_CS_iter3_fsm_state71, ap_CS_iter3_fsm_state72, ap_CS_iter3_fsm_state73, ap_CS_iter3_fsm_state74, ap_CS_iter3_fsm_state75, ap_CS_iter3_fsm_state76, ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, ap_CS_iter0_fsm_state21, ap_CS_iter0_fsm_state8, ap_CS_iter0_fsm_state9, ap_CS_iter0_fsm_state10, ap_CS_iter0_fsm_state11, ap_CS_iter0_fsm_state12, ap_CS_iter0_fsm_state13, ap_CS_iter0_fsm_state14, ap_CS_iter0_fsm_state15, ap_CS_iter0_fsm_state16, ap_CS_iter0_fsm_state17, ap_CS_iter0_fsm_state18, ap_CS_iter0_fsm_state19, ap_CS_iter0_fsm_state20, output_r_TREADY_int_regslice)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state76)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state75)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state74)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state73)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state72)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state71)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state70)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state69)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state68)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state67)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state66)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state65)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state64)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state8)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state21)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state63)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state62)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state61)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state60)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state59)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state58)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state57)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state56)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state55)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state54)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state53)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state52)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state51)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state50)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state49)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state48)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state47)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state46)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state45)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state44)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state43)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state42)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state41)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state40)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state39)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state38)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state20)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state19)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state37)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state18)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state17)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state16)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state15)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state14)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state13)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state12)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state36)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state11)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state10)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state9)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state35)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state34)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state33)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state32)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state31)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state30)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state29)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state28)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state27)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state26)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state25)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state24)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state23)) or (not((((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state22)))) then 
            grp_fu_749_ce <= ap_const_logic_1;
        else 
            grp_fu_749_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_749_p1 <= grp_fu_749_p10(64 - 1 downto 0);
    grp_fu_749_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(innerP_V_fu_733_p3),65));

    grp_fu_773_ce_assign_proc : process(ap_CS_iter3_fsm_state66, ap_CS_iter3_fsm_state67, ap_CS_iter3_fsm_state68, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state68)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state67)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state66)))) then 
            grp_fu_773_ce <= ap_const_logic_1;
        else 
            grp_fu_773_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_779_ce_assign_proc : process(ap_CS_iter3_fsm_state66, ap_CS_iter3_fsm_state67, ap_CS_iter3_fsm_state68, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state68)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state67)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state66)))) then 
            grp_fu_779_ce <= ap_const_logic_1;
        else 
            grp_fu_779_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_793_ce_assign_proc : process(ap_CS_iter3_fsm_state67, ap_CS_iter3_fsm_state68, ap_CS_iter3_fsm_state69, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state69)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state68)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state67)))) then 
            grp_fu_793_ce <= ap_const_logic_1;
        else 
            grp_fu_793_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_793_p0 <= sext_ln1171_1_fu_789_p1(64 - 1 downto 0);
    grp_fu_793_p1 <= sext_ln1169_1_reg_2833(16 - 1 downto 0);

    grp_fu_801_ce_assign_proc : process(ap_CS_iter3_fsm_state67, ap_CS_iter3_fsm_state68, ap_CS_iter3_fsm_state69, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state69)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state68)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state67)))) then 
            grp_fu_801_ce <= ap_const_logic_1;
        else 
            grp_fu_801_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_801_p0 <= sext_ln1171_1_fu_789_p1(64 - 1 downto 0);

    grp_fu_818_ce_assign_proc : process(ap_CS_iter3_fsm_state67, ap_CS_iter3_fsm_state68, ap_CS_iter3_fsm_state69, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state69)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state68)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state67)))) then 
            grp_fu_818_ce <= ap_const_logic_1;
        else 
            grp_fu_818_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_818_p0 <= sext_ln1171_8_fu_814_p1(64 - 1 downto 0);
    grp_fu_818_p1 <= sext_ln1169_2_fu_807_p1(16 - 1 downto 0);

    grp_fu_842_ce_assign_proc : process(ap_CS_iter3_fsm_state67, ap_CS_iter3_fsm_state68, ap_CS_iter3_fsm_state69, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state69)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state68)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state67)))) then 
            grp_fu_842_ce <= ap_const_logic_1;
        else 
            grp_fu_842_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_848_ce_assign_proc : process(ap_CS_iter3_fsm_state67, ap_CS_iter3_fsm_state68, ap_CS_iter3_fsm_state69, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state69)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state68)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state67)))) then 
            grp_fu_848_ce <= ap_const_logic_1;
        else 
            grp_fu_848_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_848_p1 <= sext_ln1169_2_fu_807_p1(16 - 1 downto 0);

    grp_fu_854_ce_assign_proc : process(ap_CS_iter3_fsm_state67, ap_CS_iter3_fsm_state68, ap_CS_iter3_fsm_state69, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state69)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state68)) or (not(((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state67)))) then 
            grp_fu_854_ce <= ap_const_logic_1;
        else 
            grp_fu_854_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_854_p0 <= sext_ln1171_8_fu_814_p1(64 - 1 downto 0);
    icmp_ln1551_fu_740_p2 <= "1" when (add_ln1245_6_reg_2813 = ap_const_lv32_0) else "0";
    icmp_ln777_1_fu_598_p2 <= "0" when (tmp_1_reg_2752 = ap_const_lv16_0) else "1";
    icmp_ln777_2_fu_1204_p2 <= "0" when (tmp_6_reg_3090 = ap_const_lv17_0) else "1";
    icmp_ln777_3_fu_998_p2 <= "0" when (tmp_4_reg_3022 = ap_const_lv17_0) else "1";
    icmp_ln777_4_fu_1061_p2 <= "0" when (tmp_5_reg_3045 = ap_const_lv17_0) else "1";
    icmp_ln777_5_fu_1267_p2 <= "0" when (tmp_7_reg_3113 = ap_const_lv17_0) else "1";
    icmp_ln777_6_fu_2258_p2 <= "0" when (tmp_8_reg_3451 = ap_const_lv47_0) else "1";
    icmp_ln777_7_fu_2300_p2 <= "0" when (tmp_9_reg_3475 = ap_const_lv47_0) else "1";
    icmp_ln777_8_fu_2342_p2 <= "0" when (tmp_s_reg_3499 = ap_const_lv47_0) else "1";
    icmp_ln777_9_fu_2384_p2 <= "0" when (tmp_10_reg_3523 = ap_const_lv47_0) else "1";
    icmp_ln777_fu_665_p2 <= "0" when (tmp_reg_2780 = ap_const_lv17_0) else "1";
    icmp_ln795_1_fu_624_p2 <= "0" when (tmp_1_reg_2752 = ap_const_lv16_FFFF) else "1";
    icmp_ln795_2_fu_1024_p2 <= "0" when (tmp_4_reg_3022 = ap_const_lv17_1FFFF) else "1";
    icmp_ln795_3_fu_1087_p2 <= "0" when (tmp_5_reg_3045 = ap_const_lv17_1FFFF) else "1";
    icmp_ln795_4_fu_1230_p2 <= "0" when (tmp_6_reg_3090 = ap_const_lv17_1FFFF) else "1";
    icmp_ln795_5_fu_1293_p2 <= "0" when (tmp_7_reg_3113 = ap_const_lv17_1FFFF) else "1";
    icmp_ln795_6_fu_2284_p2 <= "0" when (tmp_8_reg_3451 = ap_const_lv47_7FFFFFFFFFFF) else "1";
    icmp_ln795_7_fu_2326_p2 <= "0" when (tmp_9_reg_3475 = ap_const_lv47_7FFFFFFFFFFF) else "1";
    icmp_ln795_8_fu_2368_p2 <= "0" when (tmp_s_reg_3499 = ap_const_lv47_7FFFFFFFFFFF) else "1";
    icmp_ln795_9_fu_2410_p2 <= "0" when (tmp_10_reg_3523 = ap_const_lv47_7FFFFFFFFFFF) else "1";
    icmp_ln795_fu_691_p2 <= "0" when (tmp_reg_2780 = ap_const_lv17_1FFFF) else "1";
    innerP_V_fu_733_p3 <= (add_ln1245_6_reg_2813 & ap_const_lv32_0);
    lhs_2_fu_1379_p3 <= (tmp_13_fu_1370_p4 & ap_const_lv32_0);
    lhs_fu_1333_p3 <= (trunc_ln737_fu_1330_p1 & ap_const_lv32_0);

    main_in_TDATA_blk_n_assign_proc : process(ap_CS_iter0_fsm_state1, main_in_TVALID_int_regslice)
    begin
        if ((ap_const_logic_1 = ap_CS_iter0_fsm_state1)) then 
            main_in_TDATA_blk_n <= main_in_TVALID_int_regslice;
        else 
            main_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    main_in_TREADY <= regslice_both_main_in_V_data_V_U_ack_in;

    main_in_TREADY_int_regslice_assign_proc : process(ap_CS_iter0_fsm_state1, ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, main_in_TVALID_int_regslice, aux_in_TVALID_int_regslice, output_r_TREADY_int_regslice)
    begin
        if ((not(((aux_in_TVALID_int_regslice = ap_const_logic_0) or (main_in_TVALID_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state78) and (output_r_TREADY_int_regslice = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter3_fsm_state77) and (output_r_TREADY_int_regslice = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            main_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            main_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    or_ln340_1_fu_2461_p2 <= (and_ln795_9_reg_3548 or and_ln794_9_reg_3542);
    or_ln340_2_fu_2502_p2 <= (and_ln795_10_reg_3561 or and_ln794_10_reg_3555);
    or_ln340_3_fu_2543_p2 <= (and_ln795_11_reg_3574 or and_ln794_11_reg_3568);
    or_ln340_4_fu_2435_p2 <= (xor_ln340_2_fu_2430_p2 or and_ln794_8_reg_3529);
    or_ln340_5_fu_2476_p2 <= (xor_ln340_3_fu_2471_p2 or and_ln794_9_reg_3542);
    or_ln340_6_fu_2517_p2 <= (xor_ln340_4_fu_2512_p2 or and_ln794_10_reg_3555);
    or_ln340_7_fu_2558_p2 <= (xor_ln340_5_fu_2553_p2 or and_ln794_11_reg_3568);
    or_ln340_8_fu_369_p2 <= (xor_ln794_14_fu_345_p2 or tmp_36_fu_337_p3);
    or_ln340_9_fu_445_p2 <= (xor_ln794_15_fu_415_p2 or tmp_38_fu_407_p3);
    or_ln340_fu_2426_p2 <= (and_ln795_8_reg_3535 or and_ln794_8_reg_3529);
    or_ln384_1_fu_648_p2 <= (and_ln795_3_fu_635_p2 or and_ln794_1_fu_613_p2);
    or_ln384_2_fu_1048_p2 <= (and_ln795_4_fu_1035_p2 or and_ln794_2_fu_1013_p2);
    or_ln384_3_fu_1111_p2 <= (and_ln795_5_fu_1098_p2 or and_ln794_3_fu_1076_p2);
    or_ln384_4_fu_1254_p2 <= (and_ln795_6_fu_1241_p2 or and_ln794_4_fu_1219_p2);
    or_ln384_5_fu_1317_p2 <= (and_ln795_7_fu_1304_p2 or and_ln794_5_fu_1282_p2);
    or_ln384_6_fu_1832_p2 <= (underflow_fu_1819_p2 or overflow_3_fu_1797_p2);
    or_ln384_7_fu_1945_p2 <= (underflow_1_fu_1932_p2 or overflow_4_fu_1910_p2);
    or_ln384_fu_715_p2 <= (and_ln795_1_fu_702_p2 or and_ln794_fu_680_p2);
    or_ln406_1_fu_1597_p2 <= (r_1_fu_1591_p2 or p_Result_5_reg_3167);
    or_ln406_fu_1507_p2 <= (r_fu_1501_p2 or p_Result_s_reg_3141);
    or_ln794_10_fu_2347_p2 <= (tmp_32_reg_3493 or icmp_ln777_8_fu_2342_p2);
    or_ln794_11_fu_2389_p2 <= (tmp_34_reg_3517 or icmp_ln777_9_fu_2384_p2);
    or_ln794_1_fu_603_p2 <= (tmp_12_reg_2746 or icmp_ln777_1_fu_598_p2);
    or_ln794_2_fu_1003_p2 <= (tmp_15_reg_3016 or icmp_ln777_3_fu_998_p2);
    or_ln794_3_fu_1792_p2 <= (xor_ln794_5_fu_1786_p2 or p_Result_10_reg_3211);
    or_ln794_4_fu_1905_p2 <= (xor_ln794_6_fu_1899_p2 or p_Result_13_reg_3240);
    or_ln794_5_fu_1066_p2 <= (tmp_17_reg_3039 or icmp_ln777_4_fu_1061_p2);
    or_ln794_6_fu_1209_p2 <= (tmp_19_reg_3084 or icmp_ln777_2_fu_1204_p2);
    or_ln794_7_fu_1272_p2 <= (tmp_21_reg_3107 or icmp_ln777_5_fu_1267_p2);
    or_ln794_8_fu_2263_p2 <= (tmp_28_reg_3445 or icmp_ln777_6_fu_2258_p2);
    or_ln794_9_fu_2305_p2 <= (tmp_30_reg_3469 or icmp_ln777_7_fu_2300_p2);
    or_ln794_fu_670_p2 <= (tmp_3_reg_2774 or icmp_ln777_fu_665_p2);
    or_ln795_10_fu_1807_p2 <= (and_ln795_fu_1802_p2 or and_ln790_fu_1781_p2);
    or_ln795_11_fu_1920_p2 <= (and_ln795_2_fu_1915_p2 or and_ln790_1_fu_1894_p2);
    or_ln795_1_fu_629_p2 <= (xor_ln795_1_fu_619_p2 or icmp_ln795_1_fu_624_p2);
    or_ln795_2_fu_1029_p2 <= (xor_ln795_2_fu_1019_p2 or icmp_ln795_2_fu_1024_p2);
    or_ln795_3_fu_1092_p2 <= (xor_ln795_3_fu_1082_p2 or icmp_ln795_3_fu_1087_p2);
    or_ln795_4_fu_1235_p2 <= (xor_ln795_4_fu_1225_p2 or icmp_ln795_4_fu_1230_p2);
    or_ln795_5_fu_1298_p2 <= (xor_ln795_5_fu_1288_p2 or icmp_ln795_5_fu_1293_p2);
    or_ln795_6_fu_2289_p2 <= (xor_ln795_6_fu_2279_p2 or icmp_ln795_6_fu_2284_p2);
    or_ln795_7_fu_2331_p2 <= (xor_ln795_7_fu_2321_p2 or icmp_ln795_7_fu_2326_p2);
    or_ln795_8_fu_2373_p2 <= (xor_ln795_8_fu_2363_p2 or icmp_ln795_8_fu_2368_p2);
    or_ln795_9_fu_2415_p2 <= (xor_ln795_9_fu_2405_p2 or icmp_ln795_9_fu_2410_p2);
    or_ln795_fu_696_p2 <= (xor_ln795_fu_686_p2 or icmp_ln795_fu_691_p2);

    output_r_TDATA_blk_n_assign_proc : process(ap_CS_iter3_fsm_state77, ap_CS_iter3_fsm_state78, output_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_iter3_fsm_state78) or (ap_const_logic_1 = ap_CS_iter3_fsm_state77))) then 
            output_r_TDATA_blk_n <= output_r_TREADY_int_regslice;
        else 
            output_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_r_TDATA_int_regslice <= (output_tmp_data_M_imag_V_fu_1951_p3 & output_tmp_data_M_real_V_fu_1838_p3);
    output_r_TVALID <= regslice_both_output_V_data_V_U_vld_out;

    output_r_TVALID_int_regslice_assign_proc : process(ap_CS_iter3_fsm_state77, ap_CS_iter4_fsm_state87, regslice_both_output_V_data_V_U_apdone_blk, output_r_TREADY_int_regslice)
    begin
        if ((not(((output_r_TREADY_int_regslice = ap_const_logic_0) or ((ap_const_logic_1 = ap_CS_iter4_fsm_state87) and (regslice_both_output_V_data_V_U_apdone_blk = ap_const_logic_1)))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state77))) then 
            output_r_TVALID_int_regslice <= ap_const_logic_1;
        else 
            output_r_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    output_tmp_data_M_imag_V_fu_1951_p3 <= 
        select_ln384_16_fu_1937_p3 when (or_ln384_7_fu_1945_p2(0) = '1') else 
        p_Val2_9_reg_3235;
    output_tmp_data_M_real_V_fu_1838_p3 <= 
        select_ln384_14_fu_1824_p3 when (or_ln384_6_fu_1832_p2(0) = '1') else 
        p_Val2_6_reg_3206;
    overflow_1_fu_1457_p2 <= (xor_ln794_1_fu_1452_p2 and p_Result_6_reg_3175);
    overflow_3_fu_1797_p2 <= (xor_ln794_reg_3181 and or_ln794_3_fu_1792_p2);
    overflow_4_fu_1910_p2 <= (xor_ln794_1_reg_3191 and or_ln794_4_fu_1905_p2);
    overflow_fu_1424_p2 <= (xor_ln794_fu_1419_p2 and p_Result_4_reg_3149);
    p_Result_11_fu_1581_p3 <= ret_V_1_reg_3155(31 downto 31);
    p_Result_12_fu_1845_p3 <= ret_V_1_reg_3155(47 downto 47);
    p_Result_1_fu_1551_p4 <= ret_V_reg_3129(64 downto 48);
    p_Result_2_fu_1626_p4 <= ret_V_1_reg_3155(64 downto 49);
    p_Result_3_fu_1641_p4 <= ret_V_1_reg_3155(64 downto 48);
    p_Result_7_fu_1670_p3 <= ap_phi_mux_p_Val2_4_phi_fu_228_p4(63 downto 63);
    p_Result_8_fu_1491_p3 <= ret_V_reg_3129(31 downto 31);
    p_Result_9_fu_1732_p3 <= ret_V_reg_3129(47 downto 47);
    p_Result_s_18_fu_1536_p4 <= ret_V_reg_3129(64 downto 49);
    p_Val2_1_fu_1416_p1 <= ret_V_reg_3129(64 - 1 downto 0);
    p_Val2_3_fu_1449_p1 <= ret_V_1_reg_3155(64 - 1 downto 0);
    p_Val2_5_fu_1482_p4 <= ret_V_reg_3129(47 downto 32);
    p_Val2_6_fu_1522_p2 <= std_logic_vector(unsigned(p_Val2_5_fu_1482_p4) + unsigned(zext_ln415_fu_1518_p1));
    p_Val2_8_fu_1572_p4 <= ret_V_1_reg_3155(47 downto 32);
    p_Val2_9_fu_1612_p2 <= std_logic_vector(unsigned(p_Val2_8_fu_1572_p4) + unsigned(zext_ln415_1_fu_1608_p1));
    r_1_fu_1591_p2 <= "0" when (trunc_ln727_1_fu_1588_p1 = ap_const_lv31_0) else "1";
    r_fu_1501_p2 <= "0" when (trunc_ln727_fu_1498_p1 = ap_const_lv31_0) else "1";
    ret_V_1_fu_1394_p2 <= std_logic_vector(signed(sext_ln1246_4_fu_1387_p1) - signed(sext_ln712_8_fu_1391_p1));
    ret_V_fu_1348_p2 <= std_logic_vector(signed(sext_ln1246_3_fu_1341_p1) - signed(sext_ln712_7_fu_1345_p1));
    rhs_1_fu_1323_p3 <= 
        select_ln384_10_fu_1309_p3 when (or_ln384_5_fu_1317_p2(0) = '1') else 
        add_ln712_3_reg_3102;
    rhs_fu_1260_p3 <= 
        select_ln384_8_fu_1246_p3 when (or_ln384_4_fu_1254_p2(0) = '1') else 
        add_ln712_2_reg_3079;
    select_ln340_10_fu_2494_p3 <= 
        select_ln340_4_fu_2481_p3 when (or_ln340_5_fu_2476_p2(0) = '1') else 
        select_ln388_1_fu_2488_p3;
    select_ln340_11_fu_2535_p3 <= 
        select_ln340_5_fu_2522_p3 when (or_ln340_6_fu_2517_p2(0) = '1') else 
        select_ln388_2_fu_2529_p3;
    select_ln340_12_fu_2576_p3 <= 
        select_ln340_6_fu_2563_p3 when (or_ln340_7_fu_2558_p2(0) = '1') else 
        select_ln388_3_fu_2570_p3;
    select_ln340_13_fu_391_p3 <= 
        select_ln340_7_fu_375_p3 when (or_ln340_8_fu_369_p2(0) = '1') else 
        select_ln388_4_fu_383_p3;
    select_ln340_14_fu_467_p3 <= 
        select_ln340_8_fu_451_p3 when (or_ln340_9_fu_445_p2(0) = '1') else 
        select_ln388_5_fu_459_p3;
    select_ln340_3_fu_2440_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (or_ln340_fu_2426_p2(0) = '1') else 
        trunc_ln4_reg_3439;
    select_ln340_4_fu_2481_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (or_ln340_1_fu_2461_p2(0) = '1') else 
        trunc_ln717_1_reg_3463;
    select_ln340_5_fu_2522_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (or_ln340_2_fu_2502_p2(0) = '1') else 
        trunc_ln717_2_reg_3487;
    select_ln340_6_fu_2563_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (or_ln340_3_fu_2543_p2(0) = '1') else 
        trunc_ln717_3_reg_3511;
    select_ln340_7_fu_375_p2 <= lms_weights_real_V_2;
    select_ln340_7_fu_375_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (xor_ln340_6_fu_363_p2(0) = '1') else 
        select_ln340_7_fu_375_p2;
    select_ln340_8_fu_451_p2 <= lms_weights_imag_V_2;
    select_ln340_8_fu_451_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (xor_ln340_7_fu_433_p2(0) = '1') else 
        select_ln340_8_fu_451_p2;
    select_ln340_9_fu_2453_p3 <= 
        select_ln340_3_fu_2440_p3 when (or_ln340_4_fu_2435_p2(0) = '1') else 
        select_ln388_fu_2447_p3;
    select_ln340_fu_1678_p3 <= 
        ap_const_lv63_7FFFFFFFFFFFFFFF when (p_Result_7_fu_1670_p3(0) = '1') else 
        trunc_ln755_fu_1666_p1;
    select_ln384_10_fu_1309_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (and_ln794_5_fu_1282_p2(0) = '1') else 
        ap_const_lv64_8000000000000000;
    select_ln384_12_fu_1433_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (overflow_fu_1424_p2(0) = '1') else 
        ap_const_lv64_8000000000000000;
    select_ln384_13_fu_1466_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (overflow_1_fu_1457_p2(0) = '1') else 
        ap_const_lv64_8000000000000000;
    select_ln384_14_fu_1824_p3 <= 
        ap_const_lv16_7FFF when (overflow_3_fu_1797_p2(0) = '1') else 
        ap_const_lv16_8000;
    select_ln384_16_fu_1937_p3 <= 
        ap_const_lv16_7FFF when (overflow_4_fu_1910_p2(0) = '1') else 
        ap_const_lv16_8000;
    select_ln384_1_fu_721_p3 <= 
        select_ln384_fu_707_p3 when (or_ln384_fu_715_p2(0) = '1') else 
        trunc_ln1245_fu_662_p1;
    select_ln384_2_fu_640_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (and_ln794_1_fu_613_p2(0) = '1') else 
        ap_const_lv64_8000000000000000;
    select_ln384_3_fu_654_p3 <= 
        select_ln384_2_fu_640_p3 when (or_ln384_1_fu_648_p2(0) = '1') else 
        trunc_ln1245_1_fu_595_p1;
    select_ln384_4_fu_1040_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (and_ln794_2_fu_1013_p2(0) = '1') else 
        ap_const_lv64_8000000000000000;
    select_ln384_5_fu_1054_p3 <= 
        select_ln384_4_fu_1040_p3 when (or_ln384_2_fu_1048_p2(0) = '1') else 
        add_ln712_reg_3011;
    select_ln384_6_fu_1103_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (and_ln794_3_fu_1076_p2(0) = '1') else 
        ap_const_lv64_8000000000000000;
    select_ln384_7_fu_1117_p3 <= 
        select_ln384_6_fu_1103_p3 when (or_ln384_3_fu_1111_p2(0) = '1') else 
        add_ln712_1_reg_3034;
    select_ln384_8_fu_1246_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (and_ln794_4_fu_1219_p2(0) = '1') else 
        ap_const_lv64_8000000000000000;
    select_ln384_fu_707_p3 <= 
        ap_const_lv64_7FFFFFFFFFFFFFFF when (and_ln794_fu_680_p2(0) = '1') else 
        ap_const_lv64_8000000000000000;
    select_ln388_1_fu_2488_p3 <= 
        ap_const_lv64_8000000000000000 when (and_ln795_9_reg_3548(0) = '1') else 
        trunc_ln717_1_reg_3463;
    select_ln388_2_fu_2529_p3 <= 
        ap_const_lv64_8000000000000000 when (and_ln795_10_reg_3561(0) = '1') else 
        trunc_ln717_2_reg_3487;
    select_ln388_3_fu_2570_p3 <= 
        ap_const_lv64_8000000000000000 when (and_ln795_11_reg_3574(0) = '1') else 
        trunc_ln717_3_reg_3511;
    select_ln388_4_fu_383_p2 <= lms_weights_real_V_2;
    select_ln388_4_fu_383_p3 <= 
        ap_const_lv64_8000000000000000 when (and_ln795_12_fu_357_p2(0) = '1') else 
        select_ln388_4_fu_383_p2;
    select_ln388_5_fu_459_p2 <= lms_weights_imag_V_2;
    select_ln388_5_fu_459_p3 <= 
        ap_const_lv64_8000000000000000 when (and_ln795_13_fu_427_p2(0) = '1') else 
        select_ln388_5_fu_459_p2;
    select_ln388_fu_2447_p3 <= 
        ap_const_lv64_8000000000000000 when (and_ln795_8_reg_3535(0) = '1') else 
        trunc_ln4_reg_3439;
        sext_ln1169_1_fu_755_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_4_reg_2681_pp0_iter2_reg),80));

        sext_ln1169_2_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(aux_tmp_data_M_real_V_reg_2629_pp0_iter2_reg),80));

        sext_ln1169_3_fu_325_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(aux_tmp_data_M_real_V_fu_247_p1),32));

        sext_ln1169_4_fu_496_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(aux_tmp_data_M_imag_V_reg_2635),32));

    sext_ln1169_5_fu_499_p0 <= lms_aux_reg_M_real_V_0;
        sext_ln1169_5_fu_499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1169_5_fu_499_p0),32));

    sext_ln1169_6_fu_518_p0 <= lms_aux_reg_M_imag_V_0;
        sext_ln1169_6_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1169_6_fu_518_p0),32));

    sext_ln1169_fu_269_p0 <= lms_aux_reg_M_real_V_1;
        sext_ln1169_fu_269_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1169_fu_269_p0),80));

        sext_ln1171_10_fu_836_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(aux_tmp_data_M_imag_V_reg_2635_pp0_iter2_reg),80));

    sext_ln1171_1_fu_789_p0 <= lms_weights_real_V_1;
        sext_ln1171_1_fu_789_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_1_fu_789_p0),80));

        sext_ln1171_6_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_reg_2718_pp0_iter2_reg),80));

    sext_ln1171_8_fu_814_p0 <= lms_weights_real_V_0;
        sext_ln1171_8_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_8_fu_814_p0),80));

    sext_ln1171_fu_277_p0 <= lms_weights_real_V_2;
        sext_ln1171_fu_277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_fu_277_p0),80));

        sext_ln1245_1_fu_1165_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1245_2_reg_2995),81));

        sext_ln1245_fu_943_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1245_1_reg_2980),81));

        sext_ln1246_1_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1171_1_reg_2940),81));

        sext_ln1246_2_fu_985_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1171_2_reg_2990),81));

        sext_ln1246_3_fu_1341_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_fu_1333_p3),65));

        sext_ln1246_4_fu_1387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_2_fu_1379_p3),65));

        sext_ln1246_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1171_reg_2730),81));

        sext_ln712_10_fu_1982_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_17_reg_3305),81));

        sext_ln712_13_fu_1995_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_22_reg_3320),81));

        sext_ln712_14_fu_1998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_23_reg_3325),81));

        sext_ln712_1_fu_865_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_4_reg_2935),81));

        sext_ln712_2_fu_902_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln384_1_reg_2802_pp0_iter2_reg),81));

        sext_ln712_3_fu_940_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln384_3_reg_2786_pp0_iter2_reg),81));

        sext_ln712_4_fu_982_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_8_reg_2950),81));

        sext_ln712_5_fu_1124_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln384_5_reg_3061),81));

        sext_ln712_6_fu_1162_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln384_7_reg_3067),81));

        sext_ln712_7_fu_1345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_reg_3119),65));

        sext_ln712_8_fu_1391_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_1_reg_3124),65));

        sext_ln712_9_fu_1979_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_16_reg_3300),81));

        sext_ln712_fu_557_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1171_reg_2698),81));

    shl_ln737_1_fu_2066_p3 <= (lms_weights_imag_V_0_load_reg_2898 & ap_const_lv64_0);
    shl_ln737_2_fu_2082_p3 <= (lms_weights_real_V_1_load_reg_2861 & ap_const_lv64_0);
    shl_ln737_3_fu_2098_p3 <= (lms_weights_imag_V_1_load_reg_2841 & ap_const_lv64_0);
    shl_ln_fu_2050_p3 <= (lms_weights_real_V_0_load_reg_2887 & ap_const_lv64_0);
    sub_ln1171_1_fu_860_p2 <= std_logic_vector(unsigned(ap_const_lv79_0) - unsigned(mul_ln1171_5_reg_2925));
    sub_ln1171_2_fu_889_p2 <= std_logic_vector(unsigned(ap_const_lv79_0) - unsigned(mul_ln1171_9_reg_2955));
    sub_ln1171_fu_522_p2 <= std_logic_vector(unsigned(ap_const_lv79_0) - unsigned(mul_ln1171_1_reg_2703));
    sub_ln1245_1_fu_881_p2 <= std_logic_vector(unsigned(mul_ln1171_7_reg_2945) - unsigned(mul_ln1171_6_reg_2930));
    sub_ln1245_2_fu_894_p2 <= std_logic_vector(unsigned(mul_ln1171_11_reg_2965) - unsigned(mul_ln1171_10_reg_2960));
    sub_ln1245_fu_527_p2 <= std_logic_vector(unsigned(mul_ln1171_3_reg_2713) - unsigned(mul_ln1171_2_reg_2708));
    sub_ln1246_1_fu_871_p2 <= std_logic_vector(signed(sext_ln712_1_fu_865_p1) - signed(sext_ln1246_1_fu_868_p1));
    sub_ln1246_2_fu_988_p2 <= std_logic_vector(signed(sext_ln712_4_fu_982_p1) - signed(sext_ln1246_2_fu_985_p1));
    sub_ln1246_5_fu_1991_p2 <= std_logic_vector(unsigned(mul_ln1171_19_reg_3310) - unsigned(mul_ln1171_20_reg_3315));
    sub_ln1246_6_fu_2007_p2 <= std_logic_vector(unsigned(mul_ln1171_25_reg_3330) - unsigned(mul_ln1171_26_reg_3335));
    sub_ln1246_fu_563_p2 <= std_logic_vector(signed(sext_ln712_fu_557_p1) - signed(sext_ln1246_fu_560_p1));
    tmp_13_fu_1370_p4 <= p_0_reg_2618_pp0_iter2_reg(31 downto 16);
    tmp_35_fu_329_p1 <= lms_weights_real_V_2;
    tmp_35_fu_329_p3 <= tmp_35_fu_329_p1(63 downto 63);
    tmp_36_fu_337_p1 <= lms_weights_real_V_2;
    tmp_36_fu_337_p3 <= tmp_36_fu_337_p1(63 downto 63);
    tmp_37_fu_399_p1 <= lms_weights_imag_V_2;
    tmp_37_fu_399_p3 <= tmp_37_fu_399_p1(63 downto 63);
    tmp_38_fu_407_p1 <= lms_weights_imag_V_2;
    tmp_38_fu_407_p3 <= tmp_38_fu_407_p1(63 downto 63);
    tmp_42_fu_1756_p3 <= ret_V_reg_3129(48 downto 48);
    tmp_46_fu_1869_p3 <= ret_V_1_reg_3155(48 downto 48);
    trunc_ln1245_1_fu_595_p1 <= sub_ln1245_reg_2735(64 - 1 downto 0);
    trunc_ln1245_2_fu_877_p1 <= sub_ln1246_1_fu_871_p2(64 - 1 downto 0);
    trunc_ln1245_3_fu_885_p1 <= sub_ln1245_1_fu_881_p2(64 - 1 downto 0);
    trunc_ln1245_4_fu_994_p1 <= sub_ln1246_2_fu_988_p2(64 - 1 downto 0);
    trunc_ln1245_5_fu_898_p1 <= sub_ln1245_2_fu_894_p2(64 - 1 downto 0);
    trunc_ln1245_fu_662_p1 <= sub_ln1246_reg_2763(64 - 1 downto 0);
    trunc_ln56_fu_1662_p1 <= udiv_ln712_reg_3201(64 - 1 downto 0);
    trunc_ln727_1_fu_1588_p1 <= ret_V_1_reg_3155(31 - 1 downto 0);
    trunc_ln727_fu_1498_p1 <= ret_V_reg_3129(31 - 1 downto 0);
    trunc_ln737_fu_1330_p1 <= p_0_reg_2618_pp0_iter2_reg(16 - 1 downto 0);
    trunc_ln755_fu_1666_p1 <= ap_phi_mux_p_Val2_4_phi_fu_228_p4(63 - 1 downto 0);
    underflow_1_fu_1932_p2 <= (xor_ln795_13_fu_1926_p2 and p_Result_5_reg_3167);
    underflow_fu_1819_p2 <= (xor_ln795_12_fu_1813_p2 and p_Result_s_reg_3141);
    xor_ln340_1_fu_1462_p2 <= (p_Result_6_reg_3175 xor p_Result_5_reg_3167);
    xor_ln340_2_fu_2430_p2 <= (ap_const_lv1_1 xor and_ln795_8_reg_3535);
    xor_ln340_3_fu_2471_p2 <= (ap_const_lv1_1 xor and_ln795_9_reg_3548);
    xor_ln340_4_fu_2512_p2 <= (ap_const_lv1_1 xor and_ln795_10_reg_3561);
    xor_ln340_5_fu_2553_p2 <= (ap_const_lv1_1 xor and_ln795_11_reg_3574);
    xor_ln340_6_fu_363_p2 <= (tmp_36_fu_337_p3 xor tmp_35_fu_329_p3);
    xor_ln340_7_fu_433_p2 <= (tmp_38_fu_407_p3 xor tmp_37_fu_399_p3);
    xor_ln340_fu_1429_p2 <= (p_Result_s_reg_3141 xor p_Result_4_reg_3149);
    xor_ln416_1_fu_1852_p2 <= (p_Result_13_reg_3240 xor ap_const_lv1_1);
    xor_ln416_fu_1739_p2 <= (p_Result_10_reg_3211 xor ap_const_lv1_1);
    xor_ln789_1_fu_1876_p2 <= (tmp_46_fu_1869_p3 xor ap_const_lv1_1);
    xor_ln789_fu_1763_p2 <= (tmp_42_fu_1756_p3 xor ap_const_lv1_1);
    xor_ln794_10_fu_2268_p2 <= (tmp_27_reg_3433 xor ap_const_lv1_1);
    xor_ln794_11_fu_2310_p2 <= (tmp_29_reg_3457 xor ap_const_lv1_1);
    xor_ln794_12_fu_2352_p2 <= (tmp_31_reg_3481 xor ap_const_lv1_1);
    xor_ln794_13_fu_2394_p2 <= (tmp_33_reg_3505 xor ap_const_lv1_1);
    xor_ln794_14_fu_345_p2 <= (tmp_35_fu_329_p3 xor ap_const_lv1_1);
    xor_ln794_15_fu_415_p2 <= (tmp_37_fu_399_p3 xor ap_const_lv1_1);
    xor_ln794_1_fu_1452_p2 <= (p_Result_5_reg_3167 xor ap_const_lv1_1);
    xor_ln794_2_fu_675_p2 <= (tmp_2_reg_2768 xor ap_const_lv1_1);
    xor_ln794_3_fu_608_p2 <= (tmp_11_reg_2740 xor ap_const_lv1_1);
    xor_ln794_4_fu_1008_p2 <= (tmp_14_reg_3005 xor ap_const_lv1_1);
    xor_ln794_5_fu_1786_p2 <= (deleted_zeros_fu_1750_p3 xor ap_const_lv1_1);
    xor_ln794_6_fu_1899_p2 <= (deleted_zeros_1_fu_1863_p3 xor ap_const_lv1_1);
    xor_ln794_7_fu_1071_p2 <= (tmp_16_reg_3028 xor ap_const_lv1_1);
    xor_ln794_8_fu_1214_p2 <= (tmp_18_reg_3073 xor ap_const_lv1_1);
    xor_ln794_9_fu_1277_p2 <= (tmp_20_reg_3096 xor ap_const_lv1_1);
    xor_ln794_fu_1419_p2 <= (p_Result_s_reg_3141 xor ap_const_lv1_1);
    xor_ln795_10_fu_351_p2 <= (tmp_36_fu_337_p3 xor ap_const_lv1_1);
    xor_ln795_11_fu_421_p2 <= (tmp_38_fu_407_p3 xor ap_const_lv1_1);
    xor_ln795_12_fu_1813_p2 <= (or_ln795_10_fu_1807_p2 xor ap_const_lv1_1);
    xor_ln795_13_fu_1926_p2 <= (or_ln795_11_fu_1920_p2 xor ap_const_lv1_1);
    xor_ln795_1_fu_619_p2 <= (tmp_12_reg_2746 xor ap_const_lv1_1);
    xor_ln795_2_fu_1019_p2 <= (tmp_15_reg_3016 xor ap_const_lv1_1);
    xor_ln795_3_fu_1082_p2 <= (tmp_17_reg_3039 xor ap_const_lv1_1);
    xor_ln795_4_fu_1225_p2 <= (tmp_19_reg_3084 xor ap_const_lv1_1);
    xor_ln795_5_fu_1288_p2 <= (tmp_21_reg_3107 xor ap_const_lv1_1);
    xor_ln795_6_fu_2279_p2 <= (tmp_28_reg_3445 xor ap_const_lv1_1);
    xor_ln795_7_fu_2321_p2 <= (tmp_30_reg_3469 xor ap_const_lv1_1);
    xor_ln795_8_fu_2363_p2 <= (tmp_32_reg_3493 xor ap_const_lv1_1);
    xor_ln795_9_fu_2405_p2 <= (tmp_34_reg_3517 xor ap_const_lv1_1);
    xor_ln795_fu_686_p2 <= (tmp_3_reg_2774 xor ap_const_lv1_1);
    zext_ln1171_fu_2011_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_8_reg_3340),175));
    zext_ln415_1_fu_1608_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln406_1_fu_1602_p2),16));
    zext_ln415_fu_1518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln406_fu_1512_p2),16));
end behav;
